Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Oct 18 21:24:30 2019
| Host         : nicola-Latitude-E6410 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 112 register/latch pins with no clock driven by root clock pin: fir_p/fir_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 192 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.787     -478.878                    335                21308        0.014        0.000                      0                21292        1.845        0.000                       0                 10853  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_rx                                                                                      {0.000 20.000}       40.000          25.000          
clk_tx_mac                                                                                  {0.000 20.000}       40.000          25.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_pin                                                                                 {0.000 5.000}        10.000          100.000         
  I                                                                                         {0.000 8.000}        16.000          62.500          
  clk_ipb_i                                                                                 {0.000 16.000}       32.000          31.250          
  s_clk_200_in                                                                              {0.000 2.500}        5.000           200.000         
  s_fb_txclk_in                                                                             {0.000 10.000}       20.000          50.000          
  s_phy_clk_in                                                                              {0.000 20.000}       40.000          25.000          
  s_sysclk_x2_in                                                                            {0.000 4.000}        8.000           125.000         
  s_sysclk_x4_in                                                                            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_rx                                                                                           34.948        0.000                      0                 1433        0.066        0.000                      0                 1433       18.750        0.000                       0                   606  
clk_tx_mac                                                                                       32.383        0.000                      0                 1557        0.060        0.000                      0                 1557       19.020        0.000                       0                   675  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.232        0.000                      0                  938        0.076        0.000                      0                  938       15.250        0.000                       0                   491  
sys_clk_pin                                                                                      -3.787     -204.489                     64                 8728        0.014        0.000                      0                 8728        3.000        0.000                       0                  5622  
  I                                                                                              13.538        0.000                      0                   25        0.252        0.000                      0                   25        7.500        0.000                       0                    27  
  clk_ipb_i                                                                                      22.540        0.000                      0                 1095        0.097        0.000                      0                 1095       15.500        0.000                       0                   364  
  s_clk_200_in                                                                                                                                                                                                                                2.845        0.000                       0                     2  
  s_fb_txclk_in                                                                                                                                                                                                                              17.845        0.000                       0                     3  
  s_phy_clk_in                                                                                                                                                                                                                               37.845        0.000                       0                     2  
  s_sysclk_x2_in                                                                                  0.686        0.000                      0                 7067        0.029        0.000                      0                 7067        3.020        0.000                       0                  3059  
  s_sysclk_x4_in                                                                                                                                                                                                                              1.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.574        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  sys_clk_pin                                                                                      31.593        0.000                      0                    8                                                                        
clk_ipb_i                                                                                   sys_clk_pin                                                                                      -1.573     -182.790                    170                  170        0.297        0.000                      0                  170  
sys_clk_pin                                                                                 clk_ipb_i                                                                                        -0.281       -0.281                      1                    1        0.157        0.000                      0                    1  
s_sysclk_x2_in                                                                              clk_ipb_i                                                                                         1.794        0.000                      0                   43        0.197        0.000                      0                   43  
sys_clk_pin                                                                                 s_sysclk_x2_in                                                                                   -0.211       -0.211                      1                    1        0.128        0.000                      0                    1  
clk_ipb_i                                                                                   s_sysclk_x2_in                                                                                    1.479        0.000                      0                    5        0.179        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_rx                                                                                      clk_rx                                                                                           36.653        0.000                      0                    3        0.421        0.000                      0                    3  
**async_default**                                                                           clk_tx_mac                                                                                  clk_tx_mac                                                                                       38.363        0.000                      0                    2        0.472        0.000                      0                    2  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.590        0.000                      0                  100        0.399        0.000                      0                  100  
**async_default**                                                                           clk_ipb_i                                                                                   sys_clk_pin                                                                                      -1.055      -91.106                     99                   99        0.321        0.000                      0                   99  
**async_default**                                                                           sys_clk_pin                                                                                 sys_clk_pin                                                                                       4.197        0.000                      0                  326        0.238        0.000                      0                  326  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       34.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.948ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/rx_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.842ns (17.876%)  route 3.868ns (82.124%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 44.796 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.606     5.156    eth_mac_block_1/trimac_block/rx_mac_aclk_int
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_block/rx_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  eth_mac_block_1/trimac_block/rx_enable_reg/Q
                         net (fo=256, routed)         2.397     7.972    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_ENABLE
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299     8.271 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv111/O
                         net (fo=1, routed)           0.903     9.173    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv11
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124     9.297 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv12/O
                         net (fo=3, routed)           0.568     9.866    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv1
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.426    44.796    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int/C
                         clock pessimism              0.258    45.055    
                         clock uncertainty           -0.035    45.019    
    SLICE_X11Y71         FDRE (Setup_fdre_C_CE)      -0.205    44.814    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
  -------------------------------------------------------------------
                         required time                         44.814    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                 34.948    

Slack (MET) :             34.948ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/rx_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.842ns (17.876%)  route 3.868ns (82.124%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 44.796 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.606     5.156    eth_mac_block_1/trimac_block/rx_mac_aclk_int
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_block/rx_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  eth_mac_block_1/trimac_block/rx_enable_reg/Q
                         net (fo=256, routed)         2.397     7.972    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_ENABLE
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299     8.271 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv111/O
                         net (fo=1, routed)           0.903     9.173    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv11
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124     9.297 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv12/O
                         net (fo=3, routed)           0.568     9.866    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv1
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.426    44.796    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int/C
                         clock pessimism              0.258    45.055    
                         clock uncertainty           -0.035    45.019    
    SLICE_X11Y71         FDRE (Setup_fdre_C_CE)      -0.205    44.814    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
  -------------------------------------------------------------------
                         required time                         44.814    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                 34.948    

Slack (MET) :             34.948ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/rx_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int/CE
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.842ns (17.876%)  route 3.868ns (82.124%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 44.796 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.606     5.156    eth_mac_block_1/trimac_block/rx_mac_aclk_int
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_block/rx_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  eth_mac_block_1/trimac_block/rx_enable_reg/Q
                         net (fo=256, routed)         2.397     7.972    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_ENABLE
    SLICE_X8Y71          LUT3 (Prop_lut3_I0_O)        0.299     8.271 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv111/O
                         net (fo=1, routed)           0.903     9.173    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv11
    SLICE_X7Y71          LUT6 (Prop_lut6_I4_O)        0.124     9.297 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv12/O
                         net (fo=3, routed)           0.568     9.866    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0355_inv1
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.426    44.796    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X11Y71         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int/C
                         clock pessimism              0.258    45.055    
                         clock uncertainty           -0.035    45.019    
    SLICE_X11Y71         FDRE (Setup_fdre_C_CE)      -0.205    44.814    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
  -------------------------------------------------------------------
                         required time                         44.814    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                 34.948    

Slack (MET) :             34.994ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/rx_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG1_OUT/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.718ns (15.918%)  route 3.793ns (84.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.606     5.156    eth_mac_block_1/trimac_block/rx_mac_aclk_int
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_block/rx_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  eth_mac_block_1/trimac_block/rx_enable_reg/Q
                         net (fo=256, routed)         3.006     8.580    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_ENABLE
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.299     8.879 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable111/O
                         net (fo=5, routed)           0.787     9.666    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11
    SLICE_X0Y68          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG1_OUT/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.496    44.866    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X0Y68          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG1_OUT/C
                         clock pessimism              0.258    45.125    
                         clock uncertainty           -0.035    45.089    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    44.660    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG1_OUT
  -------------------------------------------------------------------
                         required time                         44.660    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                 34.994    

Slack (MET) :             34.994ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/rx_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG2_OUT/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.718ns (15.918%)  route 3.793ns (84.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.606     5.156    eth_mac_block_1/trimac_block/rx_mac_aclk_int
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_block/rx_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  eth_mac_block_1/trimac_block/rx_enable_reg/Q
                         net (fo=256, routed)         3.006     8.580    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_ENABLE
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.299     8.879 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable111/O
                         net (fo=5, routed)           0.787     9.666    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11
    SLICE_X0Y68          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG2_OUT/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.496    44.866    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X0Y68          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG2_OUT/C
                         clock pessimism              0.258    45.125    
                         clock uncertainty           -0.035    45.089    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    44.660    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG2_OUT
  -------------------------------------------------------------------
                         required time                         44.660    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                 34.994    

Slack (MET) :             34.994ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/rx_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG3_OUT/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.718ns (15.918%)  route 3.793ns (84.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.606     5.156    eth_mac_block_1/trimac_block/rx_mac_aclk_int
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_block/rx_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  eth_mac_block_1/trimac_block/rx_enable_reg/Q
                         net (fo=256, routed)         3.006     8.580    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_ENABLE
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.299     8.879 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable111/O
                         net (fo=5, routed)           0.787     9.666    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11
    SLICE_X0Y68          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG3_OUT/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.496    44.866    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X0Y68          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG3_OUT/C
                         clock pessimism              0.258    45.125    
                         clock uncertainty           -0.035    45.089    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    44.660    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG3_OUT
  -------------------------------------------------------------------
                         required time                         44.660    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                 34.994    

Slack (MET) :             34.994ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/rx_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG4_OUT/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.718ns (15.918%)  route 3.793ns (84.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.606     5.156    eth_mac_block_1/trimac_block/rx_mac_aclk_int
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_block/rx_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  eth_mac_block_1/trimac_block/rx_enable_reg/Q
                         net (fo=256, routed)         3.006     8.580    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_ENABLE
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.299     8.879 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable111/O
                         net (fo=5, routed)           0.787     9.666    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11
    SLICE_X0Y68          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG4_OUT/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.496    44.866    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X0Y68          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG4_OUT/C
                         clock pessimism              0.258    45.125    
                         clock uncertainty           -0.035    45.089    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    44.660    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG4_OUT
  -------------------------------------------------------------------
                         required time                         44.660    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                 34.994    

Slack (MET) :             34.994ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/rx_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG5_OUT/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 0.718ns (15.918%)  route 3.793ns (84.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.606     5.156    eth_mac_block_1/trimac_block/rx_mac_aclk_int
    SLICE_X1Y76          FDRE                                         r  eth_mac_block_1/trimac_block/rx_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  eth_mac_block_1/trimac_block/rx_enable_reg/Q
                         net (fo=256, routed)         3.006     8.580    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_ENABLE
    SLICE_X0Y68          LUT4 (Prop_lut4_I1_O)        0.299     8.879 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable111/O
                         net (fo=5, routed)           0.787     9.666    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/Reset_OR_DriverANDClockEnable11
    SLICE_X0Y68          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG5_OUT/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.496    44.866    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X0Y68          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG5_OUT/C
                         clock pessimism              0.258    45.125    
                         clock uncertainty           -0.035    45.089    
    SLICE_X0Y68          FDRE (Setup_fdre_C_R)       -0.429    44.660    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/REG5_OUT
  -------------------------------------------------------------------
                         required time                         44.660    
                         arrival time                          -9.666    
  -------------------------------------------------------------------
                         slack                                 34.994    

Slack (MET) :             35.097ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_VALUE_1/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.642ns (14.374%)  route 3.824ns (85.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.543     5.093    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X12Y80         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         3.167     8.778    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X4Y78          LUT4 (Prop_lut4_I3_O)        0.124     8.902 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/Reset_OR_DriverANDClockEnable1/O
                         net (fo=21, routed)          0.657     9.559    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/Reset_OR_DriverANDClockEnable
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_VALUE_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.492    44.862    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_VALUE_1/C
                         clock pessimism              0.258    45.121    
                         clock uncertainty           -0.035    45.085    
    SLICE_X5Y78          FDRE (Setup_fdre_C_R)       -0.429    44.656    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_VALUE_1
  -------------------------------------------------------------------
                         required time                         44.656    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 35.097    

Slack (MET) :             35.097ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_VALUE_11/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.466ns  (logic 0.642ns (14.374%)  route 3.824ns (85.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.543     5.093    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X12Y80         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.611 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         3.167     8.778    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X4Y78          LUT4 (Prop_lut4_I3_O)        0.124     8.902 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/Reset_OR_DriverANDClockEnable1/O
                         net (fo=21, routed)          0.657     9.559    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/Reset_OR_DriverANDClockEnable
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_VALUE_11/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.492    44.862    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y78          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_VALUE_11/C
                         clock pessimism              0.258    45.121    
                         clock uncertainty           -0.035    45.085    
    SLICE_X5Y78          FDRE (Setup_fdre_C_R)       -0.429    44.656    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_VALUE_11
  -------------------------------------------------------------------
                         required time                         44.656    
                         arrival time                          -9.559    
  -------------------------------------------------------------------
                         slack                                 35.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.391%)  route 0.238ns (61.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.555     1.465    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y68         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[6]/Q
                         net (fo=2, routed)           0.238     1.850    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/DIA[6]
    RAMB18_X0Y27         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.865     2.021    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/CLKA
    RAMB18_X0Y27         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.479     1.541    
    RAMB18_X0Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.784    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_7/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.554     1.464    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X10Y69         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tdata_7/Q
                         net (fo=1, routed)           0.110     1.738    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_mac_tdata[7]
    SLICE_X10Y68         SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.822     1.978    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y68         SRL16E                                       r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2/CLK
                         clock pessimism             -0.499     1.479    
    SLICE_X10Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.662    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_pipe_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.208%)  route 0.259ns (64.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.584     1.494    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y66          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/Q
                         net (fo=25, routed)          0.259     1.894    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A1
    SLICE_X6Y66          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.853     2.008    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X6Y66          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y66          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.817    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.208%)  route 0.259ns (64.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.584     1.494    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y66          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/Q
                         net (fo=25, routed)          0.259     1.894    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/A1
    SLICE_X6Y66          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.853     2.008    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X6Y66          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y66          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.817    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.208%)  route 0.259ns (64.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.584     1.494    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y66          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/Q
                         net (fo=25, routed)          0.259     1.894    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A1
    SLICE_X6Y66          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.853     2.008    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X6Y66          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y66          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.817    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.208%)  route 0.259ns (64.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.584     1.494    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y66          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_count_pipe_1/Q
                         net (fo=25, routed)          0.259     1.894    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/A1
    SLICE_X6Y66          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.853     2.008    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X6Y66          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.500     1.508    
    SLICE_X6Y66          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.817    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.451%)  route 0.258ns (63.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.555     1.465    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y68         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[4]/Q
                         net (fo=2, routed)           0.258     1.871    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/DIA[4]
    RAMB18_X0Y26         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.865     2.021    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/CLKA
    RAMB18_X0Y26         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.479     1.541    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.243     1.784    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data_5/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.583     1.493    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X7Y67          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/load_wr_data_5/Q
                         net (fo=2, routed)           0.112     1.746    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/D
    SLICE_X6Y68          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.851     2.006    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X6Y68          RAMD64E                                      r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X6Y68          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.652    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.564%)  route 0.268ns (64.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.555     1.465    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y68         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[7]/Q
                         net (fo=2, routed)           0.268     1.881    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/DIA[7]
    RAMB18_X0Y27         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.865     2.021    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/CLKA
    RAMB18_X0Y27         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.479     1.541    
    RAMB18_X0Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.784    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.148ns (35.233%)  route 0.272ns (64.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.555     1.465    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y68         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y68         FDRE (Prop_fdre_C_Q)         0.148     1.613 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[5]/Q
                         net (fo=2, routed)           0.272     1.885    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/DIA[5]
    RAMB18_X0Y26         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.865     2.021    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/CLKA
    RAMB18_X0Y26         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.479     1.541    
    RAMB18_X0Y26         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.783    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y26    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y27    eth_mac_block_1/user_side_FIFO/rx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/I
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X3Y66     eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X3Y66     eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y72     eth_mac_block_1/trimac_block/mii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y63     eth_mac_block_1/trimac_block/mii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y65     eth_mac_block_1/trimac_block/mii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y63     eth_mac_block_1/trimac_block/mii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y63     eth_mac_block_1/trimac_block/mii_interface/rxd_to_mac_reg[3]/C
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y69     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y69     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y69     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y69     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y67     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y67     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y67     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y67     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y66     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y66     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y68     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y68     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y68     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y68     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y67     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y67     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y67     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y67     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y66     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X6Y66     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       32.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.383ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/SCSH/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.656ns  (logic 1.220ns (15.935%)  route 6.436ns (84.065%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 44.873 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         3.408     8.952    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.204    11.280    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1012_inv_G/O
                         net (fo=1, routed)           0.000    11.404    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/N270
    SLICE_X3Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    11.621 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1012_inv/O
                         net (fo=2, routed)           0.824    12.445    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1012_inv
    SLICE_X3Y94          LUT5 (Prop_lut5_I4_O)        0.299    12.744 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/SCSH_rstpot/O
                         net (fo=1, routed)           0.000    12.744    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/SCSH_rstpot
    SLICE_X3Y94          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/SCSH/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.506    44.873    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X3Y94          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/SCSH/C
                         clock pessimism              0.258    45.131    
                         clock uncertainty           -0.035    45.096    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)        0.031    45.127    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/SCSH
  -------------------------------------------------------------------
                         required time                         45.127    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 32.383    

Slack (MET) :             32.459ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_3/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 0.828ns (10.923%)  route 6.752ns (89.077%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 44.873 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         3.408     8.952    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.293    11.369    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.124    11.493 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08241/O
                         net (fo=2, routed)           1.052    12.545    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0824
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124    12.669 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_3_glue_rst/O
                         net (fo=1, routed)           0.000    12.669    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_3_glue_rst
    SLICE_X3Y95          FDSE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.506    44.873    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X3Y95          FDSE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_3/C
                         clock pessimism              0.258    45.131    
                         clock uncertainty           -0.035    45.096    
    SLICE_X3Y95          FDSE (Setup_fdse_C_D)        0.032    45.128    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_3
  -------------------------------------------------------------------
                         required time                         45.128    
                         arrival time                         -12.669    
  -------------------------------------------------------------------
                         slack                                 32.459    

Slack (MET) :             32.461ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_2/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 0.828ns (10.927%)  route 6.749ns (89.073%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 44.873 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         3.408     8.952    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.293    11.369    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X9Y90          LUT6 (Prop_lut6_I4_O)        0.124    11.493 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n08241/O
                         net (fo=2, routed)           1.049    12.542    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n0824
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.124    12.666 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_2_glue_rst/O
                         net (fo=1, routed)           0.000    12.666    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_2_glue_rst
    SLICE_X3Y95          FDSE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.506    44.873    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X3Y95          FDSE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_2/C
                         clock pessimism              0.258    45.131    
                         clock uncertainty           -0.035    45.096    
    SLICE_X3Y95          FDSE (Setup_fdse_C_D)        0.031    45.127    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_MAX_2
  -------------------------------------------------------------------
                         required time                         45.127    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                 32.461    

Slack (MET) :             32.758ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/MIFG/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 1.220ns (16.756%)  route 6.061ns (83.244%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 44.873 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         3.408     8.952    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.204    11.280    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1012_inv_G/O
                         net (fo=1, routed)           0.000    11.404    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/N270
    SLICE_X3Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    11.621 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1012_inv/O
                         net (fo=2, routed)           0.449    12.070    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/_n1012_inv
    SLICE_X3Y93          LUT3 (Prop_lut3_I2_O)        0.299    12.369 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/MIFG_rstpot/O
                         net (fo=1, routed)           0.000    12.369    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/MIFG_rstpot
    SLICE_X3Y93          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/MIFG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.506    44.873    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X3Y93          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/MIFG/C
                         clock pessimism              0.258    45.131    
                         clock uncertainty           -0.035    45.096    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)        0.031    45.127    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/MIFG
  -------------------------------------------------------------------
                         required time                         45.127    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                 32.758    

Slack (MET) :             32.870ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 0.704ns (9.935%)  route 6.382ns (90.065%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 44.868 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         3.408     8.952    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.076 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.097    11.173    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.124    11.297 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_584_o/O
                         net (fo=2, routed)           0.878    12.174    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH_GND_52_o_MUX_584_o
    SLICE_X5Y88          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.501    44.868    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X5Y88          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH/C
                         clock pessimism              0.258    45.126    
                         clock uncertainty           -0.035    45.091    
    SLICE_X5Y88          FDRE (Setup_fdre_C_D)       -0.047    45.044    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DST_ADDR_BYTE4_MATCH
  -------------------------------------------------------------------
                         required time                         45.044    
                         arrival time                         -12.174    
  -------------------------------------------------------------------
                         slack                                 32.870    

Slack (MET) :             33.078ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_0/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.580ns (9.135%)  route 5.769ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 44.802 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         3.408     8.952    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.361    11.437    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X12Y90         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.435    44.802    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X12Y90         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_0/C
                         clock pessimism              0.272    45.074    
                         clock uncertainty           -0.035    45.039    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.524    44.515    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_0
  -------------------------------------------------------------------
                         required time                         44.515    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                 33.078    

Slack (MET) :             33.078ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_2/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.580ns (9.135%)  route 5.769ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 44.802 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         3.408     8.952    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.361    11.437    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X12Y90         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.435    44.802    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X12Y90         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_2/C
                         clock pessimism              0.272    45.074    
                         clock uncertainty           -0.035    45.039    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.524    44.515    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_2
  -------------------------------------------------------------------
                         required time                         44.515    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                 33.078    

Slack (MET) :             33.078ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_3/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.580ns (9.135%)  route 5.769ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 44.802 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         3.408     8.952    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.361    11.437    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X12Y90         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.435    44.802    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X12Y90         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_3/C
                         clock pessimism              0.272    45.074    
                         clock uncertainty           -0.035    45.039    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.524    44.515    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_3
  -------------------------------------------------------------------
                         required time                         44.515    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                 33.078    

Slack (MET) :             33.078ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_4/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.349ns  (logic 0.580ns (9.135%)  route 5.769ns (90.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 44.802 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         3.408     8.952    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.361    11.437    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X12Y90         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.435    44.802    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X12Y90         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_4/C
                         clock pessimism              0.272    45.074    
                         clock uncertainty           -0.035    45.039    
    SLICE_X12Y90         FDRE (Setup_fdre_C_R)       -0.524    44.515    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_0_4
  -------------------------------------------------------------------
                         required time                         44.515    
                         arrival time                         -11.437    
  -------------------------------------------------------------------
                         slack                                 33.078    

Slack (MET) :             33.192ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_4_1/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 0.580ns (9.229%)  route 5.704ns (90.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 44.866 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         3.408     8.952    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4
    SLICE_X6Y96          LUT2 (Prop_lut2_I1_O)        0.124     9.076 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb1/O
                         net (fo=148, routed)         2.297    11.373    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/RESETb
    SLICE_X6Y86          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_4_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.499    44.866    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X6Y86          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_4_1/C
                         clock pessimism              0.258    45.124    
                         clock uncertainty           -0.035    45.089    
    SLICE_X6Y86          FDRE (Setup_fdre_C_R)       -0.524    44.565    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/DATA_REG_4_1
  -------------------------------------------------------------------
                         required time                         44.565    
                         arrival time                         -11.373    
  -------------------------------------------------------------------
                         slack                                 33.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_7/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_7/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.653%)  route 0.148ns (44.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.673     1.580    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X4Y101         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_7/Q
                         net (fo=1, routed)           0.148     1.869    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED[7]
    SLICE_X5Y99          LUT6 (Prop_lut6_I2_O)        0.045     1.914 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_52_o_mux_33_OUT8/O
                         net (fo=1, routed)           0.000     1.914    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_52_o_mux_33_OUT[7]
    SLICE_X5Y99          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.861     2.013    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X5Y99          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_7/C
                         clock pessimism             -0.250     1.762    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.092     1.854    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_7
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_0/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.322%)  route 0.115ns (33.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.673     1.580    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X4Y101         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.128     1.708 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_0/Q
                         net (fo=1, routed)           0.115     1.823    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD[0]
    SLICE_X5Y99          LUT6 (Prop_lut6_I0_O)        0.099     1.922 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_52_o_mux_33_OUT11/O
                         net (fo=1, routed)           0.000     1.922    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_52_o_mux_33_OUT[0]
    SLICE_X5Y99          FDSE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.861     2.013    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X5Y99          FDSE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_0/C
                         clock pessimism             -0.250     1.762    
    SLICE_X5Y99          FDSE (Hold_fdse_C_D)         0.091     1.853    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_0
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.925%)  route 0.187ns (57.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.557     1.463    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y83          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/Q
                         net (fo=6, routed)           0.187     1.792    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ADDRB[6]
    RAMB18_X0Y32         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.865     2.017    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/CLKB
    RAMB18_X0Y32         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.499     1.518    
    RAMB18_X0Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.701    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.925%)  route 0.187ns (57.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.557     1.463    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X9Y83          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[6]/Q
                         net (fo=6, routed)           0.187     1.792    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ADDRB[6]
    RAMB18_X0Y33         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.865     2.017    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/CLKB
    RAMB18_X0Y33         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
                         clock pessimism             -0.499     1.518    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.701    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_4/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.716%)  route 0.188ns (50.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.673     1.580    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X4Y100         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_4/Q
                         net (fo=1, routed)           0.188     1.909    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED[4]
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.045     1.954 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_52_o_mux_33_OUT51/O
                         net (fo=1, routed)           0.000     1.954    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_52_o_mux_33_OUT[4]
    SLICE_X4Y99          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.861     2.013    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X4Y99          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_4/C
                         clock pessimism             -0.250     1.762    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     1.854    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_4
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_2/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_2/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.248ns (58.758%)  route 0.174ns (41.242%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.673     1.580    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X4Y100         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED_2/Q
                         net (fo=1, routed)           0.174     1.895    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/INT_IFG_DEL_MASKED[2]
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.045     1.940 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_52_o_mux_33_OUT3_F/O
                         net (fo=1, routed)           0.000     1.940    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/N267
    SLICE_X2Y98          MUXF7 (Prop_muxf7_I0_O)      0.062     2.002 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_52_o_mux_33_OUT3/O
                         net (fo=1, routed)           0.000     2.002    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_52_o_mux_33_OUT[2]
    SLICE_X2Y98          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.863     2.015    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X2Y98          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_2/C
                         clock pessimism             -0.250     1.764    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.134     1.898    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_2
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/DATA_CONTROL_5/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.562     1.468    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X13Y94         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_VALUE_HELD_13/Q
                         net (fo=1, routed)           0.054     1.663    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_VALUE_HELD[13]
    SLICE_X12Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.708 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/Mmux_DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT144/O
                         net (fo=1, routed)           0.000     1.708    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/DATA_COUNT[4]_GND_28_o_wide_mux_25_OUT[5]
    SLICE_X12Y94         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/DATA_CONTROL_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.831     1.984    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X12Y94         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/DATA_CONTROL_5/C
                         clock pessimism             -0.502     1.481    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121     1.602    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/DATA_CONTROL_5
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/TXD_REG1_1/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/TXD_REG2_1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.587     1.493    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X3Y84          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/TXD_REG1_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/TXD_REG1_1/Q
                         net (fo=1, routed)           0.056     1.690    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/TXD_REG1[1]
    SLICE_X3Y84          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/TXD_REG2_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.855     2.008    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X3Y84          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/TXD_REG2_1/C
                         clock pessimism             -0.514     1.493    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.075     1.568    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/TXD_REG2_1
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.557     1.463    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X13Y83         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y83         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync/Q
                         net (fo=1, routed)           0.056     1.660    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync1
    SLICE_X13Y83         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.825     1.977    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X13Y83         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg/C
                         clock pessimism             -0.513     1.463    
    SLICE_X13Y83         FDRE (Hold_fdre_C_D)         0.075     1.538    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_1/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.025%)  route 0.210ns (52.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.673     1.580    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X4Y101         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.141     1.721 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD_1/Q
                         net (fo=1, routed)           0.210     1.930    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_DELAY_HELD[1]
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.045     1.975 r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mmux_IFG_COUNT[7]_GND_52_o_mux_33_OUT21/O
                         net (fo=1, routed)           0.000     1.975    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT[7]_GND_52_o_mux_33_OUT[1]
    SLICE_X4Y99          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.861     2.013    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X4Y99          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_1/C
                         clock pessimism             -0.250     1.762    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.091     1.853    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/IFG_COUNT_1
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_mac
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y32    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_l/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y33    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/I
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y83     eth_mac_block_1/trimac_block/mii_interface/mii_tx_en_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y70     eth_mac_block_1/trimac_block/mii_interface/mii_txd_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y83     eth_mac_block_1/trimac_block/mii_interface/mii_txd_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y70     eth_mac_block_1/trimac_block/mii_interface/mii_txd_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y74     eth_mac_block_1/trimac_block/mii_interface/mii_txd_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y95     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/PAUSE_VECTOR_0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y90     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_INT/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y89     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/BYTECNTSRL/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y92    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y92    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y89     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/BYTECNTSRL/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y83     eth_mac_block_1/trimac_block/mii_interface/mii_tx_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y70     eth_mac_block_1/trimac_block/mii_interface/mii_txd_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y83     eth_mac_block_1/trimac_block/mii_interface/mii_txd_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y70     eth_mac_block_1/trimac_block/mii_interface/mii_txd_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74     eth_mac_block_1/trimac_block/mii_interface/mii_txd_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74     eth_mac_block_1/trimac_block/mii_interface/mii_txd_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y89     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/BYTECNTSRL/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y89     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y92    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y92    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/Mshreg_PREAMBLE_PIPE_13/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y70     eth_mac_block_1/trimac_block/mii_interface/mii_txd_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y70     eth_mac_block_1/trimac_block/mii_interface/mii_txd_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y86     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/MUX_CONTROL/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y81     eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX_PAUSE/PAUSE_COUNT_6/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 1.499ns (22.247%)  route 5.239ns (77.753%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.565     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.419     3.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.682     6.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.963     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.594    10.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.254    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X28Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.445    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.360    36.490    
                         clock uncertainty           -0.035    36.455    
    SLICE_X28Y9          FDRE (Setup_fdre_C_D)        0.031    36.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.486    
                         arrival time                         -10.254    
  -------------------------------------------------------------------
                         slack                                 26.232    

Slack (MET) :             26.266ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 1.499ns (22.358%)  route 5.206ns (77.642%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.565     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.419     3.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.682     6.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.963     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.561    10.097    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I2_O)        0.124    10.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.221    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X28Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.445    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.360    36.490    
                         clock uncertainty           -0.035    36.455    
    SLICE_X28Y9          FDRE (Setup_fdre_C_D)        0.032    36.487    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.487    
                         arrival time                         -10.221    
  -------------------------------------------------------------------
                         slack                                 26.266    

Slack (MET) :             26.336ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 1.499ns (22.604%)  route 5.132ns (77.396%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.565     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.419     3.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.682     6.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.963     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.488    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I4_O)        0.124    10.148 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X29Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.445    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.360    36.490    
                         clock uncertainty           -0.035    36.455    
    SLICE_X29Y10         FDRE (Setup_fdre_C_D)        0.029    36.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.484    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                 26.336    

Slack (MET) :             26.490ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 1.499ns (23.135%)  route 4.980ns (76.865%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.565     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.419     3.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.682     6.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.963     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.336     9.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I2_O)        0.124     9.996 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.996    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X28Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.445    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.360    36.490    
                         clock uncertainty           -0.035    36.455    
    SLICE_X28Y9          FDRE (Setup_fdre_C_D)        0.031    36.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.486    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                 26.490    

Slack (MET) :             26.689ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 1.499ns (23.875%)  route 4.779ns (76.125%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.565     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.419     3.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.682     6.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.963     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.135     9.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X28Y9          LUT5 (Prop_lut5_I2_O)        0.124     9.795 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X28Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.445    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.360    36.490    
                         clock uncertainty           -0.035    36.455    
    SLICE_X28Y9          FDRE (Setup_fdre_C_D)        0.029    36.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.484    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                 26.689    

Slack (MET) :             26.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 1.499ns (23.917%)  route 4.768ns (76.083%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.565     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.419     3.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.682     6.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.963     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.123     9.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y9          LUT5 (Prop_lut5_I2_O)        0.124     9.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.784    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X29Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.445    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.360    36.490    
                         clock uncertainty           -0.035    36.455    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.029    36.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.484    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                 26.700    

Slack (MET) :             26.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.294ns  (logic 1.499ns (23.817%)  route 4.795ns (76.183%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 36.131 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.565     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.419     3.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.682     6.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.963     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.150     9.686    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y8          LUT5 (Prop_lut5_I3_O)        0.124     9.810 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.810    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.446    36.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.385    36.516    
                         clock uncertainty           -0.035    36.481    
    SLICE_X29Y8          FDRE (Setup_fdre_C_D)        0.031    36.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.512    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                 26.702    

Slack (MET) :             26.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 1.499ns (23.925%)  route 4.766ns (76.075%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 36.130 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.565     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.419     3.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.682     6.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.963     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.121     9.658    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y9          LUT5 (Prop_lut5_I2_O)        0.124     9.782 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.782    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X29Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.445    36.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y9          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.360    36.490    
                         clock uncertainty           -0.035    36.455    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)        0.031    36.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.486    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                 26.704    

Slack (MET) :             26.937ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 1.499ns (24.749%)  route 4.558ns (75.251%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 36.131 - 33.000 ) 
    Source Clock Delay      (SCD):    3.516ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.565     3.516    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y8          FDRE (Prop_fdre_C_Q)         0.419     3.935 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          2.682     6.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X31Y5          LUT4 (Prop_lut4_I1_O)        0.299     6.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.963     7.879    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X30Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.003 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     8.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.536 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.913     9.449    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.446    36.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X29Y8          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.385    36.516    
                         clock uncertainty           -0.035    36.481    
    SLICE_X29Y8          FDRE (Setup_fdre_C_D)        0.029    36.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.510    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                 26.937    

Slack (MET) :             27.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 0.952ns (18.402%)  route 4.221ns (81.598%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 36.123 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.564     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     3.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.861     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.956 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.667     5.623    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y10         LUT5 (Prop_lut5_I3_O)        0.124     5.747 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.201     6.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X29Y16         LUT4 (Prop_lut4_I1_O)        0.124     7.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.966     8.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X30Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.526     8.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X32Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.438    36.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X32Y16         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.346    36.469    
                         clock uncertainty           -0.035    36.434    
    SLICE_X32Y16         FDRE (Setup_fdre_C_R)       -0.429    36.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.005    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                 27.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.403%)  route 0.243ns (56.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    0.124ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.554     1.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X33Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.462 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/Q
                         net (fo=25, routed)          0.243     1.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/out[0]
    SLICE_X37Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1/O
                         net (fo=1, routed)           0.000     1.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_3
    SLICE_X37Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.820     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X37Y21         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism             -0.124     1.582    
    SLICE_X37Y21         FDCE (Hold_fdce_C_D)         0.092     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.128     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.075     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X12Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.820     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.373     1.333    
    SLICE_X12Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.556     1.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.141     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.386     1.323    
    SLICE_X9Y22          FDCE (Hold_fdce_C_D)         0.076     1.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.556     1.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.141     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.386     1.323    
    SLICE_X9Y22          FDCE (Hold_fdce_C_D)         0.075     1.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.195%)  route 0.075ns (36.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X13Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.128     1.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.075     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X12Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.820     1.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X12Y24         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.373     1.333    
    SLICE_X12Y24         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.400    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.551     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.141     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     1.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X40Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.818     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X40Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.386     1.318    
    SLICE_X40Y23         FDCE (Hold_fdce_C_D)         0.076     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.518    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.556     1.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X13Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.056     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[5]
    SLICE_X13Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X13Y22         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                         clock pessimism             -0.386     1.323    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.071     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.556     1.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.141     1.464 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     1.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.386     1.323    
    SLICE_X9Y22          FDCE (Hold_fdce_C_D)         0.071     1.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.551     1.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X40Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.141     1.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     1.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X40Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.818     1.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X40Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.386     1.318    
    SLICE_X40Y23         FDCE (Hold_fdce_C_D)         0.071     1.389    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.389    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.557     1.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X13Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[27]/Q
                         net (fo=2, routed)           0.068     1.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[27]
    SLICE_X13Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.825     1.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X13Y20         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                         clock pessimism             -0.387     1.324    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.078     1.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X29Y20   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y20   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y20   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y20   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y20   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X32Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X30Y18   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X12Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X14Y24   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           64  Failing Endpoints,  Worst Slack       -3.787ns,  Total Violation     -204.489ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.787ns  (required time - arrival time)
  Source:                 sq_regs/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][107]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.636ns  (logic 6.419ns (74.331%)  route 2.217ns (25.669%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     5.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.601    10.152    sq_regs/rclk
    RAMB36_X1Y4          RAMB36E1                                     r  sq_regs/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    12.606 r  sq_regs/ram_reg/DOBDO[7]
                         net (fo=4, routed)           1.048    13.655    fir_p/fir_p2/x_in[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      3.841    17.496 r  fir_p/fir_p2/multOp__3/P[24]
                         net (fo=11, routed)          0.817    18.312    fir_p/fir_p2/s_in[24]
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.124    18.436 r  fir_p/fir_p2/i_32/O
                         net (fo=4, routed)           0.352    18.788    fir_p/fir_p2/fir_ila/U0/ila_core_inst/probe3[27]
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][107]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.444    14.816    fir_p/fir_p2/fir_ila/U0/ila_core_inst/clk
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][107]_srl8/CLK
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    15.000    fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][107]_srl8
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -18.788    
  -------------------------------------------------------------------
                         slack                                 -3.787    

Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 sq_regs/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.732ns  (logic 6.419ns (73.513%)  route 2.313ns (26.487%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     5.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.601    10.152    sq_regs/rclk
    RAMB36_X1Y4          RAMB36E1                                     r  sq_regs/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    12.606 r  sq_regs/ram_reg/DOBDO[7]
                         net (fo=4, routed)           1.048    13.655    fir_p/fir_p2/x_in[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      3.841    17.496 r  fir_p/fir_p2/multOp__3/P[24]
                         net (fo=11, routed)          0.635    18.130    fir_p/fir_p2/s_in[24]
    SLICE_X55Y22         LUT1 (Prop_lut1_I0_O)        0.124    18.254 r  fir_p/fir_p2/i_28/O
                         net (fo=3, routed)           0.630    18.884    fir_p/fir_p2/fir_ila/U0/ila_core_inst/probe3[31]
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.444    14.816    fir_p/fir_p2/fir_ila/U0/ila_core_inst/clk
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][111]_srl8/CLK
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y21         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    15.198    fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][111]_srl8
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -18.884    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.671ns  (required time - arrival time)
  Source:                 sq_regs/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.506ns  (logic 6.419ns (75.464%)  route 2.087ns (24.536%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     5.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.601    10.152    sq_regs/rclk
    RAMB36_X1Y4          RAMB36E1                                     r  sq_regs/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    12.606 r  sq_regs/ram_reg/DOBDO[7]
                         net (fo=4, routed)           1.048    13.655    fir_p/fir_p2/x_in[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      3.841    17.496 r  fir_p/fir_p2/multOp__3/P[24]
                         net (fo=11, routed)          0.678    18.173    fir_p/fir_p2/s_in[24]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124    18.297 r  fir_p/fir_p2/i_34/O
                         net (fo=4, routed)           0.361    18.658    fir_p/fir_p2/fir_ila/U0/ila_core_inst/probe3[25]
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.444    14.816    fir_p/fir_p2/fir_ila/U0/ila_core_inst/clk
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8/CLK
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    14.987    fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][105]_srl8
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -3.671    

Slack (VIOLATED) :        -3.634ns  (required time - arrival time)
  Source:                 sq_regs/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.492ns  (logic 6.419ns (75.593%)  route 2.073ns (24.407%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     5.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.601    10.152    sq_regs/rclk
    RAMB36_X1Y4          RAMB36E1                                     r  sq_regs/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    12.606 r  sq_regs/ram_reg/DOBDO[7]
                         net (fo=4, routed)           1.048    13.655    fir_p/fir_p2/x_in[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      3.841    17.496 r  fir_p/fir_p2/multOp__3/P[24]
                         net (fo=11, routed)          0.541    18.036    fir_p/fir_p2/s_in[24]
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.124    18.160 r  fir_p/fir_p2/i_30/O
                         net (fo=4, routed)           0.484    18.644    fir_p/fir_p2/fir_ila/U0/ila_core_inst/probe3[29]
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][109]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.444    14.816    fir_p/fir_p2/fir_ila/U0/ila_core_inst/clk
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][109]_srl8/CLK
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    15.009    fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][109]_srl8
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -18.644    
  -------------------------------------------------------------------
                         slack                                 -3.634    

Slack (VIOLATED) :        -3.613ns  (required time - arrival time)
  Source:                 sq_regs/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.457ns  (logic 6.419ns (75.905%)  route 2.038ns (24.095%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     5.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.601    10.152    sq_regs/rclk
    RAMB36_X1Y4          RAMB36E1                                     r  sq_regs/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    12.606 r  sq_regs/ram_reg/DOBDO[7]
                         net (fo=4, routed)           1.048    13.655    fir_p/fir_p2/x_in[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      3.841    17.496 r  fir_p/fir_p2/multOp__3/P[24]
                         net (fo=11, routed)          0.640    18.136    fir_p/fir_p2/s_in[24]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124    18.260 r  fir_p/fir_p2/i_31/O
                         net (fo=4, routed)           0.349    18.609    fir_p/fir_p2/fir_ila/U0/ila_core_inst/probe3[28]
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.444    14.816    fir_p/fir_p2/fir_ila/U0/ila_core_inst/clk
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    14.995    fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][108]_srl8
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -18.609    
  -------------------------------------------------------------------
                         slack                                 -3.613    

Slack (VIOLATED) :        -3.576ns  (required time - arrival time)
  Source:                 sq_regs/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.446ns  (logic 6.419ns (76.005%)  route 2.027ns (23.995%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     5.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.601    10.152    sq_regs/rclk
    RAMB36_X1Y4          RAMB36E1                                     r  sq_regs/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    12.606 r  sq_regs/ram_reg/DOBDO[7]
                         net (fo=4, routed)           1.048    13.655    fir_p/fir_p2/x_in[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      3.841    17.496 r  fir_p/fir_p2/multOp__3/P[24]
                         net (fo=11, routed)          0.631    18.126    fir_p/fir_p2/s_in[24]
    SLICE_X55Y22         LUT1 (Prop_lut1_I0_O)        0.124    18.250 r  fir_p/fir_p2/i_33/O
                         net (fo=4, routed)           0.347    18.598    fir_p/fir_p2/fir_ila/U0/ila_core_inst/probe3[26]
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][106]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.444    14.816    fir_p/fir_p2/fir_ila/U0/ila_core_inst/clk
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][106]_srl8/CLK
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    15.021    fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][106]_srl8
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -18.598    
  -------------------------------------------------------------------
                         slack                                 -3.576    

Slack (VIOLATED) :        -3.485ns  (required time - arrival time)
  Source:                 sq_regs/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.354ns  (logic 6.419ns (76.841%)  route 1.935ns (23.159%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     5.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.601    10.152    sq_regs/rclk
    RAMB36_X1Y4          RAMB36E1                                     r  sq_regs/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    12.606 r  sq_regs/ram_reg/DOBDO[7]
                         net (fo=4, routed)           1.048    13.655    fir_p/fir_p2/x_in[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      3.841    17.496 r  fir_p/fir_p2/multOp__3/P[24]
                         net (fo=11, routed)          0.538    18.033    fir_p/fir_p2/s_in[24]
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.124    18.157 r  fir_p/fir_p2/i_29/O
                         net (fo=4, routed)           0.349    18.506    fir_p/fir_p2/fir_ila/U0/ila_core_inst/probe3[30]
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][110]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.444    14.816    fir_p/fir_p2/fir_ila/U0/ila_core_inst/clk
    SLICE_X56Y21         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][110]_srl8/CLK
                         clock pessimism              0.259    15.075    
                         clock uncertainty           -0.035    15.039    
    SLICE_X56Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    15.020    fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][110]_srl8
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -18.506    
  -------------------------------------------------------------------
                         slack                                 -3.485    

Slack (VIOLATED) :        -3.367ns  (required time - arrival time)
  Source:                 sq_regs/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.284ns  (logic 6.419ns (77.487%)  route 1.865ns (22.513%))
  Logic Levels:           2  (DSP48E1=1 LUT1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     5.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.601    10.152    sq_regs/rclk
    RAMB36_X1Y4          RAMB36E1                                     r  sq_regs/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    12.606 r  sq_regs/ram_reg/DOBDO[7]
                         net (fo=4, routed)           1.048    13.655    fir_p/fir_p2/x_in[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      3.841    17.496 r  fir_p/fir_p2/multOp__3/P[24]
                         net (fo=11, routed)          0.817    18.312    fir_p/fir_p2/s_in[24]
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.124    18.436 r  fir_p/fir_p2/i_32/O
                         net (fo=4, routed)           0.000    18.436    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[27]
    SLICE_X55Y21         FDRE                                         r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.443    14.815    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y21         FDRE                                         r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/C
                         clock pessimism              0.259    15.074    
                         clock uncertainty           -0.035    15.038    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.031    15.069    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -18.436    
  -------------------------------------------------------------------
                         slack                                 -3.367    

Slack (VIOLATED) :        -3.342ns  (required time - arrival time)
  Source:                 sq_regs/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][96]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.179ns  (logic 6.295ns (76.965%)  route 1.884ns (23.035%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     5.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.601    10.152    sq_regs/rclk
    RAMB36_X1Y4          RAMB36E1                                     r  sq_regs/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    12.606 r  sq_regs/ram_reg/DOBDO[7]
                         net (fo=4, routed)           1.048    13.655    fir_p/fir_p2/x_in[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[16])
                                                      3.841    17.496 r  fir_p/fir_p2/multOp__3/P[16]
                         net (fo=4, routed)           0.836    18.331    fir_p/fir_p2/fir_ila/U0/ila_core_inst/probe3[16]
    SLICE_X56Y23         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][96]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.441    14.813    fir_p/fir_p2/fir_ila/U0/ila_core_inst/clk
    SLICE_X56Y23         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][96]_srl8/CLK
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X56Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    14.989    fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][96]_srl8
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -18.331    
  -------------------------------------------------------------------
                         slack                                 -3.342    

Slack (VIOLATED) :        -3.341ns  (required time - arrival time)
  Source:                 sq_regs/ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        8.186ns  (logic 6.295ns (76.900%)  route 1.891ns (23.100%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns = ( 10.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     5.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.601    10.152    sq_regs/rclk
    RAMB36_X1Y4          RAMB36E1                                     r  sq_regs/ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    12.606 r  sq_regs/ram_reg/DOBDO[7]
                         net (fo=4, routed)           1.048    13.655    fir_p/fir_p2/x_in[7]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[7]_P[19])
                                                      3.841    17.496 r  fir_p/fir_p2/multOp__3/P[19]
                         net (fo=4, routed)           0.843    18.338    fir_p/fir_p2/fir_ila/U0/ila_core_inst/probe3[19]
    SLICE_X56Y23         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][99]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.441    14.813    fir_p/fir_p2/fir_ila/U0/ila_core_inst/clk
    SLICE_X56Y23         SRL16E                                       r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][99]_srl8/CLK
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X56Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    14.997    fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[7][99]_srl8
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -18.338    
  -------------------------------------------------------------------
                         slack                                 -3.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 flash_master/s_txd_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_master/flash_master/bufout_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.440%)  route 0.182ns (52.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.563     1.476    flash_master/clock
    SLICE_X52Y51         FDRE                                         r  flash_master/s_txd_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  flash_master/s_txd_reg[27]/Q
                         net (fo=1, routed)           0.182     1.822    flash_master/flash_master/txd[27]
    SLICE_X51Y49         FDRE                                         r  flash_master/flash_master/bufout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.840     1.998    flash_master/flash_master/clock
    SLICE_X51Y49         FDRE                                         r  flash_master/flash_master/bufout_reg[27]/C
                         clock pessimism             -0.245     1.753    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.055     1.808    flash_master/flash_master/bufout_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.189ns (46.965%)  route 0.213ns (53.035%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.556     1.469    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y29         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[7]/Q
                         net (fo=1, routed)           0.213     1.824    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg_n_0_[7]
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.048     1.872 r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[7]_i_1/O
                         net (fo=1, routed)           0.000     1.872    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[7]
    SLICE_X39Y27         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.821     1.979    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X39Y27         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.107     1.836    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/regAck_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/regAck_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.388%)  route 0.189ns (59.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.557     1.470    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X41Y30         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/regAck_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/regAck_temp_reg[1]/Q
                         net (fo=1, routed)           0.189     1.787    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/regAck_temp_reg
    SLICE_X34Y30         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/regAck_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.823     1.981    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X34Y30         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/regAck_reg[1]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.011     1.742    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/regAck_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.036%)  route 0.240ns (62.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.561     1.474    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X31Y35         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[15]/Q
                         net (fo=2, routed)           0.240     1.855    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/Q[2]
    SLICE_X39Y32         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.826     1.984    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/s_dclk_o
    SLICE_X39Y32         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[14]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.075     1.809    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/parallel_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.710%)  route 0.243ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.555     1.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/Q
                         net (fo=3, routed)           0.243     1.852    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[3]
    SLICE_X36Y22         FDRE                                         r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.821     1.979    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y22         FDRE                                         r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                         clock pessimism             -0.250     1.729    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.075     1.804    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.158%)  route 0.229ns (61.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.564     1.477    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X36Y8          FDRE                                         r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/Q
                         net (fo=3, routed)           0.229     1.847    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[2]
    SLICE_X34Y10         FDRE                                         r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.831     1.989    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X34Y10         FDRE                                         r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.059     1.798    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.831%)  route 0.222ns (61.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.564     1.477    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X36Y9          FDRE                                         r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/Q
                         net (fo=3, routed)           0.222     1.840    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[6]
    SLICE_X34Y10         FDRE                                         r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.831     1.989    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X34Y10         FDRE                                         r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.052     1.791    fir_p/fir_p2/fir_ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.800%)  route 0.242ns (63.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.555     1.468    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y27         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=23, routed)          0.242     1.852    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[0]
    SLICE_X35Y28         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.821     1.979    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X35Y28         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.070     1.799    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[8][115]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.504%)  route 0.107ns (39.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.568     1.481    fir_p/fir_p2/fir_ila/U0/ila_core_inst/clk
    SLICE_X56Y10         FDRE                                         r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[8][115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/shifted_data_in_reg[8][115]/Q
                         net (fo=1, routed)           0.107     1.752    fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/shifted_data_in_reg[8][115][15]
    RAMB36_X2Y1          RAMB36E1                                     r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.880     2.038    fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y1          RAMB36E1                                     r  fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.541    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.155     1.696    fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.027%)  route 0.174ns (40.973%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.557     1.470    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X33Y30         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_ffa_reg[4]/Q
                         net (fo=5, routed)           0.174     1.786    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_ffa[0]
    SLICE_X37Y30         LUT5 (Prop_lut5_I3_O)        0.045     1.831 r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3[2]_i_3/O
                         net (fo=1, routed)           0.000     1.831    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/xsdb_reg_reg[2]
    SLICE_X37Y30         MUXF7 (Prop_muxf7_I1_O)      0.065     1.896 r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/reg_srl_fff_n_6
    SLICE_X37Y30         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.824     1.982    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X37Y30         FDRE                                         r  fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.105     1.837    fir_p/master_fir_ila/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_base_xc7a_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1      fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1      fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3      fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3      fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1      fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y1      fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4      fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y4      fir_p/fir_p2/fir_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y24     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       13.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.538ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 20.878 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.359 r  u_led_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.359    u_led_count_reg[20]_i_1_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.582 r  u_led_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.582    u_led_count_reg[24]_i_1_n_7
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.504    20.878    s_sysclk
    SLICE_X65Y63         FDRE                                         r  u_led_count_reg[24]/C
                         clock pessimism              0.271    21.149    
                         clock uncertainty           -0.091    21.058    
    SLICE_X65Y63         FDRE (Setup_fdre_C_D)        0.062    21.120    u_led_count_reg[24]
  -------------------------------------------------------------------
                         required time                         21.120    
                         arrival time                          -7.582    
  -------------------------------------------------------------------
                         slack                                 13.538    

Slack (MET) :             13.542ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 20.879 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.579 r  u_led_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.579    u_led_count_reg[20]_i_1_n_6
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.505    20.879    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[21]/C
                         clock pessimism              0.271    21.150    
                         clock uncertainty           -0.091    21.059    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.062    21.121    u_led_count_reg[21]
  -------------------------------------------------------------------
                         required time                         21.121    
                         arrival time                          -7.579    
  -------------------------------------------------------------------
                         slack                                 13.542    

Slack (MET) :             13.563ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 20.879 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.558 r  u_led_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.558    u_led_count_reg[20]_i_1_n_4
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.505    20.879    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[23]/C
                         clock pessimism              0.271    21.150    
                         clock uncertainty           -0.091    21.059    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.062    21.121    u_led_count_reg[23]
  -------------------------------------------------------------------
                         required time                         21.121    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 13.563    

Slack (MET) :             13.637ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 20.879 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.484 r  u_led_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.484    u_led_count_reg[20]_i_1_n_5
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.505    20.879    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[22]/C
                         clock pessimism              0.271    21.150    
                         clock uncertainty           -0.091    21.059    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.062    21.121    u_led_count_reg[22]
  -------------------------------------------------------------------
                         required time                         21.121    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 13.637    

Slack (MET) :             13.653ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 20.879 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.245 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.245    u_led_count_reg[16]_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.468 r  u_led_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.468    u_led_count_reg[20]_i_1_n_7
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.505    20.879    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[20]/C
                         clock pessimism              0.271    21.150    
                         clock uncertainty           -0.091    21.059    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.062    21.121    u_led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         21.121    
                         arrival time                          -7.468    
  -------------------------------------------------------------------
                         slack                                 13.653    

Slack (MET) :             13.657ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 20.880 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.465 r  u_led_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.465    u_led_count_reg[16]_i_1_n_6
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.506    20.880    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[17]/C
                         clock pessimism              0.271    21.151    
                         clock uncertainty           -0.091    21.060    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)        0.062    21.122    u_led_count_reg[17]
  -------------------------------------------------------------------
                         required time                         21.122    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                 13.657    

Slack (MET) :             13.678ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 20.880 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.444 r  u_led_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.444    u_led_count_reg[16]_i_1_n_4
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.506    20.880    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[19]/C
                         clock pessimism              0.271    21.151    
                         clock uncertainty           -0.091    21.060    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)        0.062    21.122    u_led_count_reg[19]
  -------------------------------------------------------------------
                         required time                         21.122    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                 13.678    

Slack (MET) :             13.752ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 20.880 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.370 r  u_led_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.370    u_led_count_reg[16]_i_1_n_5
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.506    20.880    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[18]/C
                         clock pessimism              0.271    21.151    
                         clock uncertainty           -0.091    21.060    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)        0.062    21.122    u_led_count_reg[18]
  -------------------------------------------------------------------
                         required time                         21.122    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 13.752    

Slack (MET) :             13.768ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 20.880 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.131 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.131    u_led_count_reg[12]_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.354 r  u_led_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.354    u_led_count_reg[16]_i_1_n_7
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.506    20.880    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[16]/C
                         clock pessimism              0.271    21.151    
                         clock uncertainty           -0.091    21.060    
    SLICE_X65Y61         FDRE (Setup_fdre_C_D)        0.062    21.122    u_led_count_reg[16]
  -------------------------------------------------------------------
                         required time                         21.122    
                         arrival time                          -7.354    
  -------------------------------------------------------------------
                         slack                                 13.768    

Slack (MET) :             13.772ns  (required time - arrival time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 20.881 - 16.000 ) 
    Source Clock Delay      (SCD):    5.178ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.625     5.178    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.456     5.634 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.115    u_led_count_reg_n_0_[1]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.789 r  u_led_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    u_led_count_reg[0]_i_1_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.903 r  u_led_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.903    u_led_count_reg[4]_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.017 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.017    u_led_count_reg[8]_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.351 r  u_led_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.351    u_led_count_reg[12]_i_1_n_6
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          1.507    20.881    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[13]/C
                         clock pessimism              0.271    21.152    
                         clock uncertainty           -0.091    21.061    
    SLICE_X65Y60         FDRE (Setup_fdre_C_D)        0.062    21.123    u_led_count_reg[13]
  -------------------------------------------------------------------
                         required time                         21.123    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                 13.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.592     1.507    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_led_count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.757    u_led_count_reg_n_0_[11]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  u_led_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    u_led_count_reg[8]_i_1_n_4
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.862     2.023    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[11]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.105     1.612    u_led_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.592     1.507    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_led_count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.757    u_led_count_reg_n_0_[3]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  u_led_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    u_led_count_reg[0]_i_1_n_4
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.862     2.023    s_sysclk
    SLICE_X65Y57         FDRE                                         r  u_led_count_reg[3]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.105     1.612    u_led_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.592     1.507    s_sysclk
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_led_count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.757    u_led_count_reg_n_0_[7]
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  u_led_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    u_led_count_reg[4]_i_1_n_4
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.862     2.023    s_sysclk
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[7]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.105     1.612    u_led_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.590     1.505    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_led_count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.755    u_led_count_reg_n_0_[23]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  u_led_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.863    u_led_count_reg[20]_i_1_n_4
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.859     2.020    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[23]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.105     1.610    u_led_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.591     1.506    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_led_count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.756    u_led_count_reg_n_0_[15]
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  u_led_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    u_led_count_reg[12]_i_1_n_4
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.861     2.022    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[15]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.105     1.611    u_led_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_led_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.591     1.506    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_led_count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.756    u_led_count_reg_n_0_[19]
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  u_led_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    u_led_count_reg[16]_i_1_n_4
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.861     2.022    s_sysclk
    SLICE_X65Y61         FDRE                                         r  u_led_count_reg[19]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.105     1.611    u_led_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.590     1.505    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  u_led_count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.752    u_led_count_reg_n_0_[20]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.867 r  u_led_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.867    u_led_count_reg[20]_i_1_n_7
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.859     2.020    s_sysclk
    SLICE_X65Y62         FDRE                                         r  u_led_count_reg[20]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.105     1.610    u_led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.592     1.507    s_sysclk
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_led_count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.754    u_led_count_reg_n_0_[4]
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  u_led_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    u_led_count_reg[4]_i_1_n_7
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.862     2.023    s_sysclk
    SLICE_X65Y58         FDRE                                         r  u_led_count_reg[4]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.105     1.612    u_led_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.592     1.507    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.754    u_led_count_reg_n_0_[8]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  u_led_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    u_led_count_reg[8]_i_1_n_7
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.862     2.023    s_sysclk
    SLICE_X65Y59         FDRE                                         r  u_led_count_reg[8]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.105     1.612    u_led_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_led_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.591     1.506    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  u_led_count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.753    u_led_count_reg_n_0_[12]
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.868 r  u_led_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.868    u_led_count_reg[12]_i_1_n_7
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=25, routed)          0.861     2.022    s_sysclk
    SLICE_X65Y60         FDRE                                         r  u_led_count_reg[12]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.105     1.611    u_led_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y4    Inst_system_clocks/BUFG_SYS_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y57     u_led_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y59     u_led_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y59     u_led_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y60     u_led_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y60     u_led_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y60     u_led_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y60     u_led_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X65Y61     u_led_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y57     u_led_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y59     u_led_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y59     u_led_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y60     u_led_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y60     u_led_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y60     u_led_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y60     u_led_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y61     u_led_count_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y61     u_led_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y61     u_led_count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y57     u_led_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y57     u_led_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y57     u_led_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y57     u_led_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y58     u_led_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y58     u_led_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y58     u_led_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y58     u_led_count_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y57     u_led_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X65Y59     u_led_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       22.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.540ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 4.519ns (48.633%)  route 4.773ns (51.367%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 36.827 - 32.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.597     5.151    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y12         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.605 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           1.627     9.232    ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.150     9.382 r  ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           2.356    11.737    ipbus/trans/sm/rx_data[6]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.328    12.065 r  ipbus/trans/sm/rmw_result[7]_i_4/O
                         net (fo=1, routed)           0.000    12.065    ipbus/trans/sm/rmw_result[7]_i_4_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.463 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.463    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.577    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.691 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.805 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.805    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.919    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.033    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.346 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.791    14.137    ipbus/trans/sm/in20[31]
    SLICE_X52Y45         LUT5 (Prop_lut5_I0_O)        0.306    14.443 r  ipbus/trans/sm/rmw_result[31]_i_2/O
                         net (fo=1, routed)           0.000    14.443    ipbus/trans/sm/rmw_result[31]
    SLICE_X52Y45         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.452    36.827    ipbus/trans/sm/clk
    SLICE_X52Y45         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[31]/C
                         clock pessimism              0.179    37.006    
                         clock uncertainty           -0.101    36.904    
    SLICE_X52Y45         FDRE (Setup_fdre_C_D)        0.079    36.983    ipbus/trans/sm/rmw_result_reg[31]
  -------------------------------------------------------------------
                         required time                         36.983    
                         arrival time                         -14.443    
  -------------------------------------------------------------------
                         slack                                 22.540    

Slack (MET) :             22.618ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.212ns  (logic 4.423ns (48.011%)  route 4.789ns (51.989%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 36.827 - 32.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.597     5.151    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y12         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.605 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           1.627     9.232    ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.150     9.382 r  ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           2.356    11.737    ipbus/trans/sm/rx_data[6]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.328    12.065 r  ipbus/trans/sm/rmw_result[7]_i_4/O
                         net (fo=1, routed)           0.000    12.065    ipbus/trans/sm/rmw_result[7]_i_4_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.463 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.463    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.577    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.691 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.805 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.805    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.919    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.253 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.807    14.060    ipbus/trans/sm/in20[25]
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.303    14.363 r  ipbus/trans/sm/rmw_result[25]_i_1/O
                         net (fo=1, routed)           0.000    14.363    ipbus/trans/sm/rmw_result[25]
    SLICE_X50Y44         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.452    36.827    ipbus/trans/sm/clk
    SLICE_X50Y44         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[25]/C
                         clock pessimism              0.179    37.006    
                         clock uncertainty           -0.101    36.904    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)        0.077    36.981    ipbus/trans/sm/rmw_result_reg[25]
  -------------------------------------------------------------------
                         required time                         36.981    
                         arrival time                         -14.363    
  -------------------------------------------------------------------
                         slack                                 22.618    

Slack (MET) :             22.629ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.465ns  (logic 1.711ns (20.213%)  route 6.754ns (79.787%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 36.868 - 32.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.569     5.123    ipbus/trans/sm/clk
    SLICE_X53Y39         FDRE                                         r  ipbus/trans/sm/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  ipbus/trans/sm/addr_reg[12]/Q
                         net (fo=39, routed)          2.146     7.725    fabric/ipb_in[ipb_addr][12]
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  fabric/ipb_out[ipb_rdata][31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.849    fabric/ipb_out[ipb_rdata][31]_INST_0_i_3_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.419 r  fabric/ipb_out[ipb_rdata][31]_INST_0_i_1/CO[2]
                         net (fo=32, routed)          1.060     9.479    fabric/ipb_out[ipb_rdata]1
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.313     9.792 r  fabric/ipb_out[ipb_rdata][4]_INST_0/O
                         net (fo=2, routed)           1.623    11.415    ipbus/trans/sm/ipb_in[ipb_rdata][4]
    SLICE_X47Y41         LUT5 (Prop_lut5_I4_O)        0.124    11.539 r  ipbus/trans/sm/tx_data[4]_INST_0/O
                         net (fo=1, routed)           0.443    11.982    ipbus/trans/iface/tx_data[4]
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124    12.106 r  ipbus/trans/iface/trans_out[wdata][4]_INST_0/O
                         net (fo=1, routed)           1.482    13.588    ipbus/udp_if/ipbus_tx_ram/tx_dia[4]
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.494    36.868    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.187    37.055    
                         clock uncertainty           -0.101    36.954    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    36.217    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         36.217    
                         arrival time                         -13.588    
  -------------------------------------------------------------------
                         slack                                 22.629    

Slack (MET) :             22.651ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 4.537ns (49.415%)  route 4.644ns (50.585%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 36.827 - 32.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.597     5.151    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y12         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.605 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           1.627     9.232    ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.150     9.382 r  ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           2.356    11.737    ipbus/trans/sm/rx_data[6]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.328    12.065 r  ipbus/trans/sm/rmw_result[7]_i_4/O
                         net (fo=1, routed)           0.000    12.065    ipbus/trans/sm/rmw_result[7]_i_4_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.463 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.463    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.577    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.691 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.805 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.805    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.919    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.033 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.033    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.367 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.662    14.029    ipbus/trans/sm/in20[29]
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.303    14.332 r  ipbus/trans/sm/rmw_result[29]_i_1/O
                         net (fo=1, routed)           0.000    14.332    ipbus/trans/sm/rmw_result[29]
    SLICE_X50Y44         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.452    36.827    ipbus/trans/sm/clk
    SLICE_X50Y44         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[29]/C
                         clock pessimism              0.179    37.006    
                         clock uncertainty           -0.101    36.904    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)        0.079    36.983    ipbus/trans/sm/rmw_result_reg[29]
  -------------------------------------------------------------------
                         required time                         36.983    
                         arrival time                         -14.332    
  -------------------------------------------------------------------
                         slack                                 22.651    

Slack (MET) :             22.687ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 4.307ns (47.342%)  route 4.791ns (52.658%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 36.827 - 32.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.597     5.151    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y12         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.605 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           1.627     9.232    ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.150     9.382 r  ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           2.356    11.737    ipbus/trans/sm/rx_data[6]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.328    12.065 r  ipbus/trans/sm/rmw_result[7]_i_4/O
                         net (fo=1, routed)           0.000    12.065    ipbus/trans/sm/rmw_result[7]_i_4_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.463 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.463    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.577    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.691 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.805 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.805    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.919    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.141 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.808    13.950    ipbus/trans/sm/in20[24]
    SLICE_X53Y43         LUT5 (Prop_lut5_I0_O)        0.299    14.249 r  ipbus/trans/sm/rmw_result[24]_i_1/O
                         net (fo=1, routed)           0.000    14.249    ipbus/trans/sm/rmw_result[24]
    SLICE_X53Y43         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.452    36.827    ipbus/trans/sm/clk
    SLICE_X53Y43         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[24]/C
                         clock pessimism              0.179    37.006    
                         clock uncertainty           -0.101    36.904    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)        0.031    36.935    ipbus/trans/sm/rmw_result_reg[24]
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                 22.687    

Slack (MET) :             22.730ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.346ns  (logic 1.711ns (20.502%)  route 6.635ns (79.498%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 36.857 - 32.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.569     5.123    ipbus/trans/sm/clk
    SLICE_X53Y39         FDRE                                         r  ipbus/trans/sm/addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  ipbus/trans/sm/addr_reg[12]/Q
                         net (fo=39, routed)          2.146     7.725    fabric/ipb_in[ipb_addr][12]
    SLICE_X51Y32         LUT2 (Prop_lut2_I0_O)        0.124     7.849 r  fabric/ipb_out[ipb_rdata][31]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.849    fabric/ipb_out[ipb_rdata][31]_INST_0_i_3_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.419 r  fabric/ipb_out[ipb_rdata][31]_INST_0_i_1/CO[2]
                         net (fo=32, routed)          1.568     9.987    fabric/ipb_out[ipb_rdata]1
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.313    10.300 r  fabric/ipb_out[ipb_rdata][29]_INST_0/O
                         net (fo=2, routed)           1.611    11.911    ipbus/trans/sm/ipb_in[ipb_rdata][29]
    SLICE_X49Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.035 r  ipbus/trans/sm/tx_data[29]_INST_0/O
                         net (fo=1, routed)           0.495    12.530    ipbus/trans/iface/tx_data[29]
    SLICE_X48Y47         LUT5 (Prop_lut5_I4_O)        0.124    12.654 r  ipbus/trans/iface/trans_out[wdata][29]_INST_0/O
                         net (fo=1, routed)           0.814    13.468    ipbus/udp_if/ipbus_tx_ram/tx_dia[29]
    RAMB36_X1Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.483    36.857    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.179    37.037    
                         clock uncertainty           -0.101    36.935    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    36.198    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         36.198    
                         arrival time                         -13.468    
  -------------------------------------------------------------------
                         slack                                 22.730    

Slack (MET) :             22.767ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.063ns  (logic 4.079ns (45.009%)  route 4.984ns (54.991%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 36.826 - 32.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.597     5.151    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y12         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.605 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           1.627     9.232    ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.150     9.382 r  ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           2.356    11.737    ipbus/trans/sm/rx_data[6]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.328    12.065 r  ipbus/trans/sm/rmw_result[7]_i_4/O
                         net (fo=1, routed)           0.000    12.065    ipbus/trans/sm/rmw_result[7]_i_4_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.463 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.463    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.577    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.691 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.913 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/O[0]
                         net (fo=1, routed)           1.001    13.915    ipbus/trans/sm/in20[16]
    SLICE_X52Y42         LUT5 (Prop_lut5_I0_O)        0.299    14.214 r  ipbus/trans/sm/rmw_result[16]_i_1/O
                         net (fo=1, routed)           0.000    14.214    ipbus/trans/sm/rmw_result[16]
    SLICE_X52Y42         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.451    36.826    ipbus/trans/sm/clk
    SLICE_X52Y42         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[16]/C
                         clock pessimism              0.179    37.005    
                         clock uncertainty           -0.101    36.903    
    SLICE_X52Y42         FDRE (Setup_fdre_C_D)        0.077    36.980    ipbus/trans/sm/rmw_result_reg[16]
  -------------------------------------------------------------------
                         required time                         36.980    
                         arrival time                         -14.214    
  -------------------------------------------------------------------
                         slack                                 22.767    

Slack (MET) :             22.791ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 4.405ns (48.708%)  route 4.639ns (51.292%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 36.827 - 32.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.597     5.151    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y12         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.605 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           1.627     9.232    ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.150     9.382 r  ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           2.356    11.737    ipbus/trans/sm/rx_data[6]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.328    12.065 r  ipbus/trans/sm/rmw_result[7]_i_4/O
                         net (fo=1, routed)           0.000    12.065    ipbus/trans/sm/rmw_result[7]_i_4_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.463 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.463    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.577    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.691 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.805 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.805    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.919 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.919    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.232 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.656    13.889    ipbus/trans/sm/in20[27]
    SLICE_X50Y44         LUT5 (Prop_lut5_I0_O)        0.306    14.195 r  ipbus/trans/sm/rmw_result[27]_i_1/O
                         net (fo=1, routed)           0.000    14.195    ipbus/trans/sm/rmw_result[27]
    SLICE_X50Y44         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.452    36.827    ipbus/trans/sm/clk
    SLICE_X50Y44         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[27]/C
                         clock pessimism              0.179    37.006    
                         clock uncertainty           -0.101    36.904    
    SLICE_X50Y44         FDRE (Setup_fdre_C_D)        0.081    36.985    ipbus/trans/sm/rmw_result_reg[27]
  -------------------------------------------------------------------
                         required time                         36.985    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                 22.791    

Slack (MET) :             22.796ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 4.213ns (46.873%)  route 4.775ns (53.127%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 36.827 - 32.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.597     5.151    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y12         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.605 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           1.627     9.232    ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.150     9.382 r  ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           2.356    11.737    ipbus/trans/sm/rx_data[6]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.328    12.065 r  ipbus/trans/sm/rmw_result[7]_i_4/O
                         net (fo=1, routed)           0.000    12.065    ipbus/trans/sm/rmw_result[7]_i_4_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.463 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.463    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.577    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.691 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.805 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.805    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.044 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.793    13.837    ipbus/trans/sm/in20[22]
    SLICE_X53Y43         LUT5 (Prop_lut5_I0_O)        0.302    14.139 r  ipbus/trans/sm/rmw_result[22]_i_1/O
                         net (fo=1, routed)           0.000    14.139    ipbus/trans/sm/rmw_result[22]
    SLICE_X53Y43         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.452    36.827    ipbus/trans/sm/clk
    SLICE_X53Y43         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[22]/C
                         clock pessimism              0.179    37.006    
                         clock uncertainty           -0.101    36.904    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)        0.031    36.935    ipbus/trans/sm/rmw_result_reg[22]
  -------------------------------------------------------------------
                         required time                         36.935    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                 22.796    

Slack (MET) :             22.834ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 4.195ns (46.612%)  route 4.805ns (53.388%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 36.826 - 32.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.597     5.151    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y12         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.605 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/DOBDO[2]
                         net (fo=2, routed)           1.627     9.232    ipbus/trans/iface/trans_in[rdata][6]
    SLICE_X52Y46         LUT3 (Prop_lut3_I0_O)        0.150     9.382 r  ipbus/trans/iface/rx_data[6]_INST_0/O
                         net (fo=9, routed)           2.356    11.737    ipbus/trans/sm/rx_data[6]
    SLICE_X51Y39         LUT2 (Prop_lut2_I1_O)        0.328    12.065 r  ipbus/trans/sm/rmw_result[7]_i_4/O
                         net (fo=1, routed)           0.000    12.065    ipbus/trans/sm/rmw_result[7]_i_4_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.463 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.463    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.577 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.577    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.691 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.691    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.025 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/O[1]
                         net (fo=1, routed)           0.822    13.848    ipbus/trans/sm/in20[17]
    SLICE_X52Y41         LUT5 (Prop_lut5_I0_O)        0.303    14.151 r  ipbus/trans/sm/rmw_result[17]_i_1/O
                         net (fo=1, routed)           0.000    14.151    ipbus/trans/sm/rmw_result[17]
    SLICE_X52Y41         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.451    36.826    ipbus/trans/sm/clk
    SLICE_X52Y41         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[17]/C
                         clock pessimism              0.179    37.005    
                         clock uncertainty           -0.101    36.903    
    SLICE_X52Y41         FDRE (Setup_fdre_C_D)        0.081    36.984    ipbus/trans/sm/rmw_result_reg[17]
  -------------------------------------------------------------------
                         required time                         36.984    
                         arrival time                         -14.151    
  -------------------------------------------------------------------
                         slack                                 22.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/hlen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.243%)  route 0.265ns (58.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.566     1.481    ipbus/trans/iface/clk
    SLICE_X48Y44         FDRE                                         r  ipbus/trans/iface/hlen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  ipbus/trans/iface/hlen_reg[3]/Q
                         net (fo=2, routed)           0.099     1.721    ipbus/trans/iface/hlen[3]
    SLICE_X49Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.766 r  ipbus/trans/iface/trans_out[wdata][19]_INST_0/O
                         net (fo=1, routed)           0.166     1.932    ipbus/udp_if/ipbus_tx_ram/tx_dia[19]
    RAMB36_X1Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.878     2.038    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism             -0.499     1.540    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.836    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.565     1.480    ipbus/trans/sm/clk
    SLICE_X51Y42         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ipbus/trans/sm/rmw_coeff_reg[26]/Q
                         net (fo=1, routed)           0.054     1.675    ipbus/trans/sm/rmw_coeff[26]
    SLICE_X50Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.720 r  ipbus/trans/sm/rmw_result[26]_i_1/O
                         net (fo=1, routed)           0.000     1.720    ipbus/trans/sm/rmw_result[26]
    SLICE_X50Y42         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.836     1.996    ipbus/trans/sm/clk
    SLICE_X50Y42         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[26]/C
                         clock pessimism             -0.503     1.493    
    SLICE_X50Y42         FDRE (Hold_fdre_C_D)         0.121     1.614    ipbus/trans/sm/rmw_result_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.565     1.480    ipbus/trans/sm/clk
    SLICE_X51Y41         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ipbus/trans/sm/rmw_coeff_reg[15]/Q
                         net (fo=1, routed)           0.056     1.677    ipbus/trans/sm/rmw_coeff[15]
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.722 r  ipbus/trans/sm/rmw_result[15]_i_1/O
                         net (fo=1, routed)           0.000     1.722    ipbus/trans/sm/rmw_result[15]
    SLICE_X50Y41         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.836     1.996    ipbus/trans/sm/clk
    SLICE_X50Y41         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[15]/C
                         clock pessimism             -0.503     1.493    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.120     1.613    ipbus/trans/sm/rmw_result_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.564     1.479    ipbus/trans/sm/clk
    SLICE_X51Y38         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ipbus/trans/sm/rmw_coeff_reg[3]/Q
                         net (fo=1, routed)           0.056     1.676    ipbus/trans/sm/rmw_coeff[3]
    SLICE_X50Y38         LUT5 (Prop_lut5_I4_O)        0.045     1.721 r  ipbus/trans/sm/rmw_result[3]_i_1/O
                         net (fo=1, routed)           0.000     1.721    ipbus/trans/sm/rmw_result[3]
    SLICE_X50Y38         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.835     1.995    ipbus/trans/sm/clk
    SLICE_X50Y38         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[3]/C
                         clock pessimism             -0.503     1.492    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.120     1.612    ipbus/trans/sm/rmw_result_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.593     1.508    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/Q
                         net (fo=1, routed)           0.056     1.705    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[3]
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.864     2.024    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.078     1.586    ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.593     1.508    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/Q
                         net (fo=1, routed)           0.056     1.705    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[2]
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.864     2.024    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.076     1.584    ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.593     1.508    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[0]/Q
                         net (fo=1, routed)           0.056     1.705    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[0]
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.864     2.024    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.075     1.583    ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.593     1.508    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[1]/Q
                         net (fo=1, routed)           0.056     1.705    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf[1]
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.864     2.024    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.071     1.579    ipbus/udp_if/clock_crossing_if/tx_write_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.141ns (22.494%)  route 0.486ns (77.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.564     1.479    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X43Y48         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/Q
                         net (fo=8, routed)           0.486     2.106    ipbus/udp_if/ipbus_rx_ram/rx_addrb[12]
    RAMB36_X1Y11         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.876     2.036    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y11         RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
                         clock pessimism             -0.245     1.792    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.975    ipbus/udp_if/ipbus_rx_ram/ram4_reg_0
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.737%)  route 0.307ns (62.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.562     1.477    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X35Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/Q
                         net (fo=2, routed)           0.307     1.925    ipbus/udp_if/clock_crossing_if/busy_buf_reg_n_0_[0]
    SLICE_X36Y45         LUT4 (Prop_lut4_I1_O)        0.045     1.970 r  ipbus/udp_if/clock_crossing_if/busy_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.970    ipbus/udp_if/clock_crossing_if/busy_buf[1]_i_1_n_0
    SLICE_X36Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.832     1.992    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_buf_reg[1]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.091     1.833    ipbus/udp_if/clock_crossing_if/busy_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         32.000      29.056     RAMB36_X1Y6      fir_regs/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         32.000      29.056     RAMB36_X2Y7      size_reg/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         32.000      29.056     RAMB36_X1Y4      sq_regs/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y9      ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y7      ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y10     ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y9      ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y12     ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y10     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y13     ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X54Y45     ipbus/trans/iface/rxf_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X54Y45     ipbus/trans/iface/rxf_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X54Y45     ipbus/trans/iface/rxf_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X51Y46     ipbus/trans/iface/rxf_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X51Y46     ipbus/trans/iface/rxf_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X49Y48     ipbus/trans/iface/rxf_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X51Y46     ipbus/trans/iface/rxf_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X54Y46     ipbus/trans/iface/rxf_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X54Y45     ipbus/trans/iface/rxf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X54Y46     ipbus/trans/iface/rxf_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X53Y49     Inst_system_clocks/rst_ipb_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X53Y49     Inst_system_clocks/rst_ipb_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X35Y45     ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X35Y45     ipbus/udp_if/clock_crossing_if/busy_buf_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X36Y45     ipbus/udp_if/clock_crossing_if/busy_buf_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X36Y45     ipbus/udp_if/clock_crossing_if/busy_buf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X39Y45     ipbus/udp_if/clock_crossing_if/busy_buf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X39Y45     ipbus/udp_if/clock_crossing_if/busy_buf_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X39Y45     ipbus/udp_if/clock_crossing_if/busy_buf_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X39Y45     ipbus/udp_if/clock_crossing_if/busy_buf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_200_in
  To Clock:  s_clk_200_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_200_in
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y7    Inst_system_clocks/buf200/I
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  s_fb_txclk_in
  To Clock:  s_fb_txclk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_fb_txclk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y5    Inst_system_clocks/BUFG_SYS_CLK_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_phy_clk_in
  To Clock:  s_phy_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_phy_clk_in
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    Inst_system_clocks/BUFG_TDC_CLK/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        0.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ping/next_low_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 2.700ns (37.799%)  route 4.443ns (62.201%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 12.801 - 8.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.553     5.106    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X12Y62         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDRE (Prop_fdre_C_Q)         0.518     5.624 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_axis_fifo_tvalid_reg/Q
                         net (fo=365, routed)         0.918     6.542    ipbus/udp_if/rx_reset_block/mac_rx_valid
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.118     6.660 f  ipbus/udp_if/rx_reset_block/rx_reset_INST_0/O
                         net (fo=715, routed)         1.089     7.749    ipbus/udp_if/ping/rx_reset
    SLICE_X45Y69         LUT3 (Prop_lut3_I2_O)        0.322     8.071 r  ipbus/udp_if/ping/next_addr[0]_i_2/O
                         net (fo=15, routed)          0.578     8.648    ipbus/udp_if/ping/next_addr[0]_i_2_n_0
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.327     8.975 r  ipbus/udp_if/ping/next_addr[4]_i_6/O
                         net (fo=1, routed)           0.607     9.583    ipbus/udp_if/ping/addr_int[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.239 r  ipbus/udp_if/ping/next_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.239    ipbus/udp_if/ping/next_addr_reg[4]_i_1_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.568 f  ipbus/udp_if/ping/next_addr_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.845    11.412    ipbus/udp_if/ping/plusOp[8]
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.306    11.718 f  ipbus/udp_if/ping/next_low_i_2/O
                         net (fo=1, routed)           0.407    12.125    ipbus/udp_if/ping/next_low_i_2_n_0
    SLICE_X45Y69         LUT4 (Prop_lut4_I3_O)        0.124    12.249 r  ipbus/udp_if/ping/next_low_i_1/O
                         net (fo=1, routed)           0.000    12.249    ipbus/udp_if/ping/next_low_i_1_n_0
    SLICE_X45Y69         FDRE                                         r  ipbus/udp_if/ping/next_low_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.427    12.801    ipbus/udp_if/ping/mac_clk
    SLICE_X45Y69         FDRE                                         r  ipbus/udp_if/ping/next_low_reg/C
                         clock pessimism              0.186    12.987    
                         clock uncertainty           -0.082    12.905    
    SLICE_X45Y69         FDRE (Setup_fdre_C_D)        0.031    12.936    ipbus/udp_if/ping/next_low_reg
  -------------------------------------------------------------------
                         required time                         12.936    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_main/mac_tx_data_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 2.826ns (42.753%)  route 3.784ns (57.247%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 12.809 - 8.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.608     5.161    ipbus/udp_if/ipbus_tx_ram/clk125
    RAMB36_X1Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.615 r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DOBDO[0]
                         net (fo=1, routed)           1.762     9.377    ipbus/udp_if/ipbus_tx_ram/ram_reg_6_n_67
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.501 r  ipbus/udp_if/ipbus_tx_ram/tx_dob[0]_INST_0/O
                         net (fo=4, routed)           0.853    10.354    ipbus/udp_if/tx_main/udpdob[0]
    SLICE_X31Y54         LUT6 (Prop_lut6_I5_O)        0.124    10.478 r  ipbus/udp_if/tx_main/mac_tx_data_int[0]_i_2/O
                         net (fo=1, routed)           0.699    11.177    ipbus/udp_if/tx_main/mac_tx_data_int[0]_i_2_n_0
    SLICE_X30Y59         LUT4 (Prop_lut4_I0_O)        0.124    11.301 r  ipbus/udp_if/tx_main/mac_tx_data_int[0]_i_1/O
                         net (fo=2, routed)           0.470    11.771    ipbus/udp_if/tx_main/next_mac_tx_data[0]
    SLICE_X29Y60         FDRE                                         r  ipbus/udp_if/tx_main/mac_tx_data_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.435    12.809    ipbus/udp_if/tx_main/mac_clk
    SLICE_X29Y60         FDRE                                         r  ipbus/udp_if/tx_main/mac_tx_data_int_reg[0]/C
                         clock pessimism              0.179    12.988    
                         clock uncertainty           -0.082    12.906    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)       -0.095    12.811    ipbus/udp_if/tx_main/mac_tx_data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_ram_selector/clean_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.311ns  (logic 0.456ns (7.225%)  route 5.855ns (92.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.559     5.112    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1092, routed)        5.855    11.424    ipbus/udp_if/tx_ram_selector/rst_macclk
    SLICE_X7Y47          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.518    12.893    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X7Y47          FDRE                                         r  ipbus/udp_if/tx_ram_selector/clean_i_reg[3]/C
                         clock pessimism              0.179    13.072    
                         clock uncertainty           -0.082    12.990    
    SLICE_X7Y47          FDRE (Setup_fdre_C_R)       -0.429    12.561    ipbus/udp_if/tx_ram_selector/clean_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][0]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.456ns (7.232%)  route 5.849ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.559     5.112    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1092, routed)        5.849    11.418    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.520    12.895    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][0]/C
                         clock pessimism              0.179    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X3Y47          FDRE (Setup_fdre_C_R)       -0.429    12.563    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][0]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][10]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.456ns (7.232%)  route 5.849ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.559     5.112    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1092, routed)        5.849    11.418    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.520    12.895    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][10]/C
                         clock pessimism              0.179    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X3Y47          FDRE (Setup_fdre_C_R)       -0.429    12.563    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][10]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][11]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.456ns (7.232%)  route 5.849ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.559     5.112    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1092, routed)        5.849    11.418    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.520    12.895    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][11]/C
                         clock pessimism              0.179    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X3Y47          FDRE (Setup_fdre_C_R)       -0.429    12.563    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][11]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][15]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.456ns (7.232%)  route 5.849ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.559     5.112    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1092, routed)        5.849    11.418    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.520    12.895    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][15]/C
                         clock pessimism              0.179    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X3Y47          FDRE (Setup_fdre_C_R)       -0.429    12.563    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][15]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][4]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.456ns (7.232%)  route 5.849ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.559     5.112    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1092, routed)        5.849    11.418    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.520    12.895    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][4]/C
                         clock pessimism              0.179    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X3Y47          FDRE (Setup_fdre_C_R)       -0.429    12.563    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][4]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][7]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.456ns (7.232%)  route 5.849ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.559     5.112    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1092, routed)        5.849    11.418    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.520    12.895    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][7]/C
                         clock pessimism              0.179    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X3Y47          FDRE (Setup_fdre_C_R)       -0.429    12.563    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][7]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  1.145    

Slack (MET) :             1.145ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][9]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 0.456ns (7.232%)  route 5.849ns (92.768%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 12.895 - 8.000 ) 
    Source Clock Delay      (SCD):    5.112ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.559     5.112    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.456     5.568 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1092, routed)        5.849    11.418    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.520    12.895    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X3Y47          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][9]/C
                         clock pessimism              0.179    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X3Y47          FDRE (Setup_fdre_C_R)       -0.429    12.563    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[11][9]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                         -11.418    
  -------------------------------------------------------------------
                         slack                                  1.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ipbus/udp_if/status_buffer/ipbus_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.733%)  route 0.223ns (61.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.556     1.471    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X35Y64         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ipbus/udp_if/status_buffer/ipbus_in_reg[19]/Q
                         net (fo=2, routed)           0.223     1.836    ipbus/udp_if/status_buffer/ipbus_in[19]
    SLICE_X36Y65         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.823     1.984    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X36Y65         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[51]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.072     1.806    ipbus/udp_if/status_buffer/ipbus_in_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___pkt_mask_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.994%)  route 0.222ns (60.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.559     1.474    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X34Y59         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDSE (Prop_fdse_C_Q)         0.148     1.622 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[27]/Q
                         net (fo=1, routed)           0.222     1.845    ipbus/udp_if/rx_packet_parser/p_1_in[28]
    SLICE_X38Y59         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___pkt_mask_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.828     1.989    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X38Y59         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___pkt_mask_reg_r_2/CLK
                         clock pessimism             -0.250     1.739    
    SLICE_X38Y59         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.802    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___pkt_mask_reg_r_2
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ipbus/udp_if/payload/ipbus_hdr_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.201%)  route 0.219ns (60.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.556     1.471    ipbus/udp_if/payload/mac_clk
    SLICE_X35Y65         FDRE                                         r  ipbus/udp_if/payload/ipbus_hdr_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ipbus/udp_if/payload/ipbus_hdr_int_reg[11]/Q
                         net (fo=2, routed)           0.219     1.831    ipbus/udp_if/status_buffer/ipbus_in_hdr[11]
    SLICE_X36Y66         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.822     1.983    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X36Y66         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_in_reg[11]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X36Y66         FDRE (Hold_fdre_C_D)         0.047     1.780    ipbus/udp_if/status_buffer/ipbus_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/unreliable_data_reg[21]__0/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/unreliable_data_reg[29]__0/D
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.126%)  route 0.216ns (56.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.559     1.474    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X34Y57         FDRE                                         r  ipbus/udp_if/rx_packet_parser/unreliable_data_reg[21]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  ipbus/udp_if/rx_packet_parser/unreliable_data_reg[21]__0/Q
                         net (fo=1, routed)           0.216     1.855    ipbus/udp_if/rx_packet_parser/unreliable_data_reg[21]__0_n_0
    SLICE_X38Y57         FDSE                                         r  ipbus/udp_if/rx_packet_parser/unreliable_data_reg[29]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.828     1.989    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X38Y57         FDSE                                         r  ipbus/udp_if/rx_packet_parser/unreliable_data_reg[29]__0/C
                         clock pessimism             -0.250     1.739    
    SLICE_X38Y57         FDSE (Hold_fdse_C_D)         0.063     1.802    ipbus/udp_if/rx_packet_parser/unreliable_data_reg[29]__0
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ipbus/udp_if/status_buffer/ipbus_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.660%)  route 0.244ns (63.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.555     1.470    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X33Y67         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ipbus/udp_if/status_buffer/ipbus_out_reg[48]/Q
                         net (fo=2, routed)           0.244     1.855    ipbus/udp_if/status_buffer/ipbus_out[48]
    SLICE_X37Y69         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.819     1.980    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X37Y69         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[80]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.072     1.802    ipbus/udp_if/status_buffer/ipbus_out_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_60/D
                            (rising edge-triggered cell SRL16E clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.563     1.478    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X51Y59         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/Q
                         net (fo=1, routed)           0.112     1.731    ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0_n_0
    SLICE_X50Y60         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_60/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.832     1.993    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X50Y60         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_60/CLK
                         clock pessimism             -0.499     1.493    
    SLICE_X50Y60         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.676    ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_60
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ipbus/udp_if/status_buffer/ipbus_out_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/status_buffer/ipbus_out_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.821%)  route 0.232ns (62.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.557     1.472    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X33Y65         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  ipbus/udp_if/status_buffer/ipbus_out_reg[35]/Q
                         net (fo=2, routed)           0.232     1.845    ipbus/udp_if/status_buffer/ipbus_out[35]
    SLICE_X38Y66         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.822     1.983    ipbus/udp_if/status_buffer/mac_clk
    SLICE_X38Y66         FDRE                                         r  ipbus/udp_if/status_buffer/ipbus_out_reg[67]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X38Y66         FDRE (Hold_fdre_C_D)         0.052     1.785    ipbus/udp_if/status_buffer/ipbus_out_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_15/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_16/D
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.820%)  route 0.220ns (63.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.560     1.475    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X37Y58         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDSE (Prop_fdse_C_Q)         0.128     1.603 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_15/Q
                         net (fo=3, routed)           0.220     1.823    ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_15_n_0
    SLICE_X35Y56         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_16/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.828     1.989    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X35Y56         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_16/C
                         clock pessimism             -0.250     1.739    
    SLICE_X35Y56         FDSE (Hold_fdse_C_D)         0.023     1.762    ipbus/udp_if/rx_packet_parser/pkt_mask_reg_s_16
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_data_bram_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.116%)  route 0.255ns (60.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.554     1.469    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X8Y78          FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_data_bram_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_data_bram_reg[1]/Q
                         net (fo=2, routed)           0.255     1.889    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/DIA[1]
    RAMB18_X0Y33         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.869     2.029    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/CLKA
    RAMB18_X0Y33         RAMB18E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.498     1.531    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.827    eth_mac_block_1/user_side_FIFO/tx_fifo_i/ramgen_u/ramb_bl.ramb18_dp_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_byte_sum/hi_byte_int_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_main/ip_len_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.659%)  route 0.266ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.564     1.479    ipbus/udp_if/tx_byte_sum/mac_clk
    SLICE_X33Y47         FDRE                                         r  ipbus/udp_if/tx_byte_sum/hi_byte_int_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ipbus/udp_if/tx_byte_sum/hi_byte_int_reg[1]__0/Q
                         net (fo=8, routed)           0.266     1.886    ipbus/udp_if/tx_main/outbyte[1]
    SLICE_X28Y51         FDRE                                         r  ipbus/udp_if/tx_main/ip_len_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.832     1.992    ipbus/udp_if/tx_main/mac_clk
    SLICE_X28Y51         FDRE                                         r  ipbus/udp_if/tx_main/ip_len_int_reg[9]/C
                         clock pessimism             -0.245     1.747    
    SLICE_X28Y51         FDRE (Hold_fdre_C_D)         0.075     1.822    ipbus/udp_if/tx_main/ip_len_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x2_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9      ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7      ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10     ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y14     ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y14     ipbus/udp_if/internal_ram/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y9      ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y12     ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y10     ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y13     ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y11     ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X38Y59     ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___pkt_mask_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y55     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___pkt_data_reg_r_44/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y55     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___pkt_data_reg_r_44/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y55     ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___pkt_data_reg_r_45/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y55     ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___pkt_data_reg_r_45/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y57     ipbus/udp_if/rx_packet_parser/pkt_data_reg[63]_srl4___pkt_data_reg_r_45/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y55     ipbus/udp_if/rx_packet_parser/pkt_data_reg[77]_srl6___pkt_data_reg_r_47/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y55     ipbus/udp_if/rx_packet_parser/pkt_data_reg[77]_srl6___pkt_data_reg_r_47/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y57     ipbus/udp_if/rx_packet_parser/pkt_data_reg[81]_srl7___pkt_data_reg_r_48/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y55     ipbus/udp_if/rx_packet_parser/pkt_data_reg[86]_srl3___pkt_data_reg_r_44/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y54     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_68/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y54     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_68/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y54     ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl9___pkt_data_reg_r_70/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y54     ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl9___pkt_data_reg_r_70/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y55     ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_65/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y55     ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_65/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y55     ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___pkt_data_reg_r_63/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X12Y55     ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___pkt_data_reg_r_63/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X56Y60     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_55/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X56Y60     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_55/CLK



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x4_in
  To Clock:  s_sysclk_x4_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x4_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y6    Inst_system_clocks/BUFG_SYS_CLK_x4/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.574ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.158ns  (logic 0.419ns (36.198%)  route 0.739ns (63.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.739     1.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X40Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y23         FDCE (Setup_fdce_C_D)       -0.268     9.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.626ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.320ns  (logic 0.518ns (39.237%)  route 0.802ns (60.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X8Y24          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.802     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X8Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y23          FDCE (Setup_fdce_C_D)       -0.054     9.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                  8.626    

Slack (MET) :             8.788ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.940ns  (logic 0.478ns (50.831%)  route 0.462ns (49.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.462     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y22          FDCE (Setup_fdce_C_D)       -0.272     9.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -0.940    
  -------------------------------------------------------------------
                         slack                                  8.788    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.919ns  (logic 0.478ns (52.008%)  route 0.441ns (47.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X10Y21         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.441     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y22          FDCE (Setup_fdce_C_D)       -0.264     9.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -0.919    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.176%)  route 0.451ns (51.824%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.451     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X40Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y23         FDCE (Setup_fdce_C_D)       -0.265     9.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  8.865    

Slack (MET) :             8.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.954ns  (logic 0.518ns (54.280%)  route 0.436ns (45.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X10Y22         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.436     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y22          FDCE (Setup_fdce_C_D)       -0.093     9.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                  8.953    

Slack (MET) :             8.968ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.937ns  (logic 0.456ns (48.653%)  route 0.481ns (51.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.481     0.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X40Y23         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y23         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                  8.968    

Slack (MET) :             8.995ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.096%)  route 0.454ns (49.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X40Y24         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.454     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X40Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y22         FDCE (Setup_fdce_C_D)       -0.095     9.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                  8.995    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       31.593ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.593ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.192ns  (logic 0.478ns (40.092%)  route 0.714ns (59.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.714     1.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X8Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y22          FDCE (Setup_fdce_C_D)       -0.215    32.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.785    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                 31.593    

Slack (MET) :             31.634ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.148ns  (logic 0.419ns (36.508%)  route 0.729ns (63.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.729     1.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X38Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y24         FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 31.634    

Slack (MET) :             31.704ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.074ns  (logic 0.419ns (39.008%)  route 0.655ns (60.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.655     1.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X10Y22         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X10Y22         FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                 31.704    

Slack (MET) :             31.834ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.119ns  (logic 0.518ns (46.275%)  route 0.601ns (53.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.601     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X8Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y22          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.119    
  -------------------------------------------------------------------
                         slack                                 31.834    

Slack (MET) :             31.845ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.108ns  (logic 0.518ns (46.733%)  route 0.590ns (53.267%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X8Y23          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.590     1.108    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X8Y24          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X8Y24          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 31.845    

Slack (MET) :             31.879ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.475%)  route 0.483ns (53.525%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X40Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.483     0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X38Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y24         FDCE (Setup_fdce_C_D)       -0.219    32.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.781    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 31.879    

Slack (MET) :             31.891ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.156%)  route 0.470ns (52.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.470     0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X38Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y24         FDCE (Setup_fdce_C_D)       -0.220    32.780    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.780    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                 31.891    

Slack (MET) :             31.901ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.198%)  route 0.600ns (56.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X40Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.600     1.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X38Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X38Y24         FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 31.901    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  sys_clk_pin

Setup :          170  Failing Endpoints,  Worst Slack       -1.573ns,  Total Violation     -182.790ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.297ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.573ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/cs_s_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.982ns  (logic 0.828ns (27.762%)  route 2.154ns (72.238%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 134.827 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         0.691   135.037    flash_master/flash_master/reset
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.124   135.161 r  flash_master/flash_master/bufout[31]_i_1/O
                         net (fo=33, routed)          0.492   135.653    flash_master/flash_master/bufout0
    SLICE_X48Y49         LUT6 (Prop_lut6_I0_O)        0.124   135.777 r  flash_master/flash_master/cs_s_i_1/O
                         net (fo=1, routed)           0.331   136.108    flash_master/flash_master/cs_s0
    SLICE_X48Y48         FDRE                                         r  flash_master/flash_master/cs_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.455   134.827    flash_master/flash_master/clock
    SLICE_X48Y48         FDRE                                         r  flash_master/flash_master/cs_s_reg/C
                         clock pessimism              0.180   135.007    
                         clock uncertainty           -0.266   134.740    
    SLICE_X48Y48         FDRE (Setup_fdre_C_CE)      -0.205   134.535    flash_master/flash_master/cs_s_reg
  -------------------------------------------------------------------
                         required time                        134.535    
                         arrival time                        -136.108    
  -------------------------------------------------------------------
                         slack                                 -1.573    

Slack (VIOLATED) :        -1.371ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/bufout_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.764ns  (logic 0.704ns (25.472%)  route 2.060ns (74.528%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 134.810 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         0.691   135.037    flash_master/flash_master/reset
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.124   135.161 r  flash_master/flash_master/bufout[31]_i_1/O
                         net (fo=33, routed)          0.729   135.890    flash_master/flash_master/bufout0
    SLICE_X48Y51         FDRE                                         r  flash_master/flash_master/bufout_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.439   134.810    flash_master/flash_master/clock
    SLICE_X48Y51         FDRE                                         r  flash_master/flash_master/bufout_reg[18]/C
                         clock pessimism              0.180   134.990    
                         clock uncertainty           -0.266   134.724    
    SLICE_X48Y51         FDRE (Setup_fdre_C_CE)      -0.205   134.519    flash_master/flash_master/bufout_reg[18]
  -------------------------------------------------------------------
                         required time                        134.519    
                         arrival time                        -135.890    
  -------------------------------------------------------------------
                         slack                                 -1.371    

Slack (VIOLATED) :        -1.371ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/bufout_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.764ns  (logic 0.704ns (25.472%)  route 2.060ns (74.528%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 134.810 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         0.691   135.037    flash_master/flash_master/reset
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.124   135.161 r  flash_master/flash_master/bufout[31]_i_1/O
                         net (fo=33, routed)          0.729   135.890    flash_master/flash_master/bufout0
    SLICE_X48Y51         FDRE                                         r  flash_master/flash_master/bufout_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.439   134.810    flash_master/flash_master/clock
    SLICE_X48Y51         FDRE                                         r  flash_master/flash_master/bufout_reg[24]/C
                         clock pessimism              0.180   134.990    
                         clock uncertainty           -0.266   134.724    
    SLICE_X48Y51         FDRE (Setup_fdre_C_CE)      -0.205   134.519    flash_master/flash_master/bufout_reg[24]
  -------------------------------------------------------------------
                         required time                        134.519    
                         arrival time                        -135.890    
  -------------------------------------------------------------------
                         slack                                 -1.371    

Slack (VIOLATED) :        -1.371ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/bufout_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.764ns  (logic 0.704ns (25.472%)  route 2.060ns (74.528%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 134.810 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         0.691   135.037    flash_master/flash_master/reset
    SLICE_X48Y49         LUT5 (Prop_lut5_I4_O)        0.124   135.161 r  flash_master/flash_master/bufout[31]_i_1/O
                         net (fo=33, routed)          0.729   135.890    flash_master/flash_master/bufout0
    SLICE_X48Y51         FDRE                                         r  flash_master/flash_master/bufout_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.439   134.810    flash_master/flash_master/clock
    SLICE_X48Y51         FDRE                                         r  flash_master/flash_master/bufout_reg[2]/C
                         clock pessimism              0.180   134.990    
                         clock uncertainty           -0.266   134.724    
    SLICE_X48Y51         FDRE (Setup_fdre_C_CE)      -0.205   134.519    flash_master/flash_master/bufout_reg[2]
  -------------------------------------------------------------------
                         required time                        134.519    
                         arrival time                        -135.890    
  -------------------------------------------------------------------
                         slack                                 -1.371    

Slack (VIOLATED) :        -1.353ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/cnt_o_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.422ns  (logic 0.580ns (23.946%)  route 1.842ns (76.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 134.805 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 r  flash_master_i_1/O
                         net (fo=207, routed)         1.202   135.548    flash_master/reset
    SLICE_X46Y57         FDRE                                         r  flash_master/cnt_o_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.434   134.805    flash_master/clock
    SLICE_X46Y57         FDRE                                         r  flash_master/cnt_o_reg[16]/C
                         clock pessimism              0.180   134.985    
                         clock uncertainty           -0.266   134.719    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524   134.195    flash_master/cnt_o_reg[16]
  -------------------------------------------------------------------
                         required time                        134.195    
                         arrival time                        -135.548    
  -------------------------------------------------------------------
                         slack                                 -1.353    

Slack (VIOLATED) :        -1.353ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/cnt_o_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.422ns  (logic 0.580ns (23.946%)  route 1.842ns (76.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 134.805 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 r  flash_master_i_1/O
                         net (fo=207, routed)         1.202   135.548    flash_master/reset
    SLICE_X46Y57         FDRE                                         r  flash_master/cnt_o_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.434   134.805    flash_master/clock
    SLICE_X46Y57         FDRE                                         r  flash_master/cnt_o_reg[17]/C
                         clock pessimism              0.180   134.985    
                         clock uncertainty           -0.266   134.719    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524   134.195    flash_master/cnt_o_reg[17]
  -------------------------------------------------------------------
                         required time                        134.195    
                         arrival time                        -135.548    
  -------------------------------------------------------------------
                         slack                                 -1.353    

Slack (VIOLATED) :        -1.353ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/cnt_o_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.422ns  (logic 0.580ns (23.946%)  route 1.842ns (76.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 134.805 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 r  flash_master_i_1/O
                         net (fo=207, routed)         1.202   135.548    flash_master/reset
    SLICE_X46Y57         FDRE                                         r  flash_master/cnt_o_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.434   134.805    flash_master/clock
    SLICE_X46Y57         FDRE                                         r  flash_master/cnt_o_reg[18]/C
                         clock pessimism              0.180   134.985    
                         clock uncertainty           -0.266   134.719    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524   134.195    flash_master/cnt_o_reg[18]
  -------------------------------------------------------------------
                         required time                        134.195    
                         arrival time                        -135.548    
  -------------------------------------------------------------------
                         slack                                 -1.353    

Slack (VIOLATED) :        -1.353ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/cnt_o_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.422ns  (logic 0.580ns (23.946%)  route 1.842ns (76.054%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 134.805 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 r  flash_master_i_1/O
                         net (fo=207, routed)         1.202   135.548    flash_master/reset
    SLICE_X46Y57         FDRE                                         r  flash_master/cnt_o_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.434   134.805    flash_master/clock
    SLICE_X46Y57         FDRE                                         r  flash_master/cnt_o_reg[19]/C
                         clock pessimism              0.180   134.985    
                         clock uncertainty           -0.266   134.719    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524   134.195    flash_master/cnt_o_reg[19]
  -------------------------------------------------------------------
                         required time                        134.195    
                         arrival time                        -135.548    
  -------------------------------------------------------------------
                         slack                                 -1.353    

Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/cnt_o_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.414ns  (logic 0.580ns (24.030%)  route 1.834ns (75.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 134.804 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 r  flash_master_i_1/O
                         net (fo=207, routed)         1.194   135.539    flash_master/reset
    SLICE_X46Y59         FDRE                                         r  flash_master/cnt_o_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.433   134.804    flash_master/clock
    SLICE_X46Y59         FDRE                                         r  flash_master/cnt_o_reg[24]/C
                         clock pessimism              0.180   134.984    
                         clock uncertainty           -0.266   134.718    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524   134.194    flash_master/cnt_o_reg[24]
  -------------------------------------------------------------------
                         required time                        134.194    
                         arrival time                        -135.539    
  -------------------------------------------------------------------
                         slack                                 -1.346    

Slack (VIOLATED) :        -1.346ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/cnt_o_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.414ns  (logic 0.580ns (24.030%)  route 1.834ns (75.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 134.804 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 r  flash_master_i_1/O
                         net (fo=207, routed)         1.194   135.539    flash_master/reset
    SLICE_X46Y59         FDRE                                         r  flash_master/cnt_o_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.433   134.804    flash_master/clock
    SLICE_X46Y59         FDRE                                         r  flash_master/cnt_o_reg[25]/C
                         clock pessimism              0.180   134.984    
                         clock uncertainty           -0.266   134.718    
    SLICE_X46Y59         FDRE (Setup_fdre_C_R)       -0.524   134.194    flash_master/cnt_o_reg[25]
  -------------------------------------------------------------------
                         required time                        134.194    
                         arrival time                        -135.539    
  -------------------------------------------------------------------
                         slack                                 -1.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/sclk_s_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.231ns (28.239%)  route 0.587ns (71.761%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  flash_master_i_1/O
                         net (fo=207, routed)         0.221     2.154    flash_master/flash_master/reset
    SLICE_X50Y49         LUT4 (Prop_lut4_I3_O)        0.045     2.199 r  flash_master/flash_master/sclk_s_i_1/O
                         net (fo=1, routed)           0.101     2.300    flash_master/flash_master/sclk_s0
    SLICE_X52Y49         FDRE                                         r  flash_master/flash_master/sclk_s_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.840     1.998    flash_master/flash_master/clock
    SLICE_X52Y49         FDRE                                         r  flash_master/flash_master/sclk_s_reg/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.266     2.020    
    SLICE_X52Y49         FDRE (Hold_fdre_C_CE)       -0.016     2.004    flash_master/flash_master/sclk_s_reg
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/bcnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.790%)  route 0.668ns (78.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  flash_master_i_1/O
                         net (fo=207, routed)         0.403     2.336    flash_master/reset
    SLICE_X50Y49         FDRE                                         r  flash_master/bcnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.840     1.998    flash_master/clock
    SLICE_X50Y49         FDRE                                         r  flash_master/bcnt_reg[12]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.266     2.020    
    SLICE_X50Y49         FDRE (Hold_fdre_C_R)         0.009     2.029    flash_master/bcnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/bcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.790%)  route 0.668ns (78.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  flash_master_i_1/O
                         net (fo=207, routed)         0.403     2.336    flash_master/reset
    SLICE_X50Y49         FDRE                                         r  flash_master/bcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.840     1.998    flash_master/clock
    SLICE_X50Y49         FDRE                                         r  flash_master/bcnt_reg[6]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.266     2.020    
    SLICE_X50Y49         FDRE (Hold_fdre_C_R)         0.009     2.029    flash_master/bcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/bcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.790%)  route 0.668ns (78.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  flash_master_i_1/O
                         net (fo=207, routed)         0.403     2.336    flash_master/reset
    SLICE_X50Y49         FDRE                                         r  flash_master/bcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.840     1.998    flash_master/clock
    SLICE_X50Y49         FDRE                                         r  flash_master/bcnt_reg[7]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.266     2.020    
    SLICE_X50Y49         FDRE (Hold_fdre_C_R)         0.009     2.029    flash_master/bcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/bcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.186ns (21.790%)  route 0.668ns (78.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  flash_master_i_1/O
                         net (fo=207, routed)         0.403     2.336    flash_master/reset
    SLICE_X50Y49         FDRE                                         r  flash_master/bcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.840     1.998    flash_master/clock
    SLICE_X50Y49         FDRE                                         r  flash_master/bcnt_reg[8]/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.266     2.020    
    SLICE_X50Y49         FDRE (Hold_fdre_C_R)         0.009     2.029    flash_master/bcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/bcnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.686%)  route 0.672ns (78.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  flash_master_i_1/O
                         net (fo=207, routed)         0.407     2.340    flash_master/reset
    SLICE_X50Y54         FDRE                                         r  flash_master/bcnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.832     1.991    flash_master/clock
    SLICE_X50Y54         FDRE                                         r  flash_master/bcnt_reg[17]/C
                         clock pessimism             -0.245     1.746    
                         clock uncertainty            0.266     2.013    
    SLICE_X50Y54         FDRE (Hold_fdre_C_R)         0.009     2.022    flash_master/bcnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/bcnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.686%)  route 0.672ns (78.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  flash_master_i_1/O
                         net (fo=207, routed)         0.407     2.340    flash_master/reset
    SLICE_X50Y54         FDRE                                         r  flash_master/bcnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.832     1.991    flash_master/clock
    SLICE_X50Y54         FDRE                                         r  flash_master/bcnt_reg[18]/C
                         clock pessimism             -0.245     1.746    
                         clock uncertainty            0.266     2.013    
    SLICE_X50Y54         FDRE (Hold_fdre_C_R)         0.009     2.022    flash_master/bcnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/bcnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.686%)  route 0.672ns (78.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  flash_master_i_1/O
                         net (fo=207, routed)         0.407     2.340    flash_master/reset
    SLICE_X50Y54         FDRE                                         r  flash_master/bcnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.832     1.991    flash_master/clock
    SLICE_X50Y54         FDRE                                         r  flash_master/bcnt_reg[20]/C
                         clock pessimism             -0.245     1.746    
                         clock uncertainty            0.266     2.013    
    SLICE_X50Y54         FDRE (Hold_fdre_C_R)         0.009     2.022    flash_master/bcnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/bcnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.686%)  route 0.672ns (78.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  flash_master_i_1/O
                         net (fo=207, routed)         0.407     2.340    flash_master/reset
    SLICE_X50Y54         FDRE                                         r  flash_master/bcnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.832     1.991    flash_master/clock
    SLICE_X50Y54         FDRE                                         r  flash_master/bcnt_reg[25]/C
                         clock pessimism             -0.245     1.746    
                         clock uncertainty            0.266     2.013    
    SLICE_X50Y54         FDRE (Hold_fdre_C_R)         0.009     2.022    flash_master/bcnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/bcnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.186ns (21.686%)  route 0.672ns (78.314%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 r  flash_master_i_1/O
                         net (fo=207, routed)         0.407     2.340    flash_master/reset
    SLICE_X50Y54         FDRE                                         r  flash_master/bcnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.832     1.991    flash_master/clock
    SLICE_X50Y54         FDRE                                         r  flash_master/bcnt_reg[26]/C
                         clock pessimism             -0.245     1.746    
                         clock uncertainty            0.266     2.013    
    SLICE_X50Y54         FDRE (Hold_fdre_C_R)         0.009     2.022    flash_master/bcnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_ipb_i

Setup :            1  Failing Endpoint ,  Worst Slack       -0.281ns,  Total Violation       -0.281ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.281ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.767ns  (logic 0.456ns (25.801%)  route 1.311ns (74.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 36.828 - 32.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 35.174 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.623    35.174    Inst_system_clocks/sysclk_p
    SLICE_X59Y53         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    35.630 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           1.311    36.942    Inst_system_clocks/rst
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.453    36.828    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
                         clock pessimism              0.180    37.008    
                         clock uncertainty           -0.266    36.741    
    SLICE_X53Y49         FDRE (Setup_fdre_C_D)       -0.081    36.660    Inst_system_clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         36.660    
                         arrival time                         -36.942    
  -------------------------------------------------------------------
                         slack                                 -0.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.071%)  route 0.598ns (80.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.590     1.503    Inst_system_clocks/sysclk_p
    SLICE_X59Y53         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.598     2.243    Inst_system_clocks/rst
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.838     1.998    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
                         clock pessimism             -0.245     1.753    
                         clock uncertainty            0.266     2.020    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.066     2.086    Inst_system_clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        1.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        5.096ns  (logic 1.093ns (21.450%)  route 4.003ns (78.550%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 36.864 - 32.000 ) 
    Source Clock Delay      (SCD):    5.109ns = ( 29.109 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.556    29.109    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X54Y61         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y61         FDSE (Prop_fdse_C_Q)         0.518    29.627 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/Q
                         net (fo=4, routed)           1.327    30.954    ipbus/trans/cfg/vec_in[98]
    SLICE_X48Y44         LUT3 (Prop_lut3_I2_O)        0.119    31.073 r  ipbus/trans/cfg/dout[2]_INST_0/O
                         net (fo=1, routed)           0.869    31.942    ipbus/trans/sm/cfg_din[2]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.332    32.274 r  ipbus/trans/sm/tx_data[2]_INST_0/O
                         net (fo=1, routed)           0.490    32.763    ipbus/trans/iface/tx_data[2]
    SLICE_X44Y40         LUT5 (Prop_lut5_I4_O)        0.124    32.887 r  ipbus/trans/iface/trans_out[wdata][2]_INST_0/O
                         net (fo=1, routed)           1.318    34.205    ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X0Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.490    36.864    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.958    
                         clock uncertainty           -0.221    36.737    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    36.000    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         36.000    
                         arrival time                         -34.205    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.942ns  (logic 1.118ns (22.623%)  route 3.824ns (77.377%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 36.867 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns = ( 29.107 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.554    29.107    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X54Y63         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/Q
                         net (fo=4, routed)           1.306    30.931    ipbus/trans/cfg/vec_in[106]
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.148    31.079 r  ipbus/trans/cfg/dout[10]_INST_0/O
                         net (fo=1, routed)           0.690    31.770    ipbus/trans/sm/cfg_din[10]
    SLICE_X50Y41         LUT5 (Prop_lut5_I2_O)        0.328    32.098 r  ipbus/trans/sm/tx_data[10]_INST_0/O
                         net (fo=1, routed)           0.572    32.670    ipbus/trans/iface/tx_data[10]
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124    32.794 r  ipbus/trans/iface/trans_out[wdata][10]_INST_0/O
                         net (fo=1, routed)           1.255    34.049    ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.493    36.867    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.094    36.961    
                         clock uncertainty           -0.221    36.740    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    36.003    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         36.003    
                         arrival time                         -34.049    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.891ns  (logic 0.828ns (16.929%)  route 4.063ns (83.071%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 36.856 - 32.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 29.111 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.558    29.111    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X49Y56         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.456    29.567 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/Q
                         net (fo=4, routed)           1.186    30.753    ipbus/trans/cfg/vec_in[109]
    SLICE_X49Y46         LUT3 (Prop_lut3_I0_O)        0.124    30.877 r  ipbus/trans/cfg/dout[13]_INST_0/O
                         net (fo=1, routed)           0.580    31.457    ipbus/trans/sm/cfg_din[13]
    SLICE_X49Y42         LUT5 (Prop_lut5_I2_O)        0.124    31.581 r  ipbus/trans/sm/tx_data[13]_INST_0/O
                         net (fo=1, routed)           0.813    32.394    ipbus/trans/iface/tx_data[13]
    SLICE_X41Y45         LUT5 (Prop_lut5_I4_O)        0.124    32.518 r  ipbus/trans/iface/trans_out[wdata][13]_INST_0/O
                         net (fo=1, routed)           1.485    34.003    ipbus/udp_if/ipbus_tx_ram/tx_dia[13]
    RAMB36_X0Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.482    36.856    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.094    36.950    
                         clock uncertainty           -0.221    36.729    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    35.992    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         35.992    
                         arrival time                         -34.003    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.805ns  (logic 0.890ns (18.522%)  route 3.915ns (81.478%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 36.867 - 32.000 ) 
    Source Clock Delay      (SCD):    5.110ns = ( 29.110 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.557    29.110    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X52Y60         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDSE (Prop_fdse_C_Q)         0.518    29.628 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/Q
                         net (fo=4, routed)           1.255    30.883    ipbus/trans/cfg/vec_in[105]
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.124    31.007 r  ipbus/trans/cfg/dout[9]_INST_0/O
                         net (fo=1, routed)           0.650    31.657    ipbus/trans/sm/cfg_din[9]
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.124    31.781 r  ipbus/trans/sm/tx_data[9]_INST_0/O
                         net (fo=1, routed)           0.671    32.452    ipbus/trans/iface/tx_data[9]
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124    32.576 r  ipbus/trans/iface/trans_out[wdata][9]_INST_0/O
                         net (fo=1, routed)           1.340    33.915    ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.493    36.867    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.094    36.961    
                         clock uncertainty           -0.221    36.740    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    36.003    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         36.003    
                         arrival time                         -33.915    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.786ns  (logic 0.890ns (18.595%)  route 3.896ns (81.405%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 36.856 - 32.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 29.111 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.558    29.111    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X54Y58         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.518    29.629 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/Q
                         net (fo=4, routed)           1.249    30.878    ipbus/trans/cfg/vec_in[111]
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.124    31.002 r  ipbus/trans/cfg/dout[15]_INST_0/O
                         net (fo=1, routed)           0.588    31.590    ipbus/trans/sm/cfg_din[15]
    SLICE_X48Y42         LUT5 (Prop_lut5_I2_O)        0.124    31.714 r  ipbus/trans/sm/tx_data[15]_INST_0/O
                         net (fo=1, routed)           0.704    32.418    ipbus/trans/iface/tx_data[15]
    SLICE_X39Y44         LUT5 (Prop_lut5_I4_O)        0.124    32.542 r  ipbus/trans/iface/trans_out[wdata][15]_INST_0/O
                         net (fo=1, routed)           1.355    33.898    ipbus/udp_if/ipbus_tx_ram/tx_dia[15]
    RAMB36_X0Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.482    36.856    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.094    36.950    
                         clock uncertainty           -0.221    36.729    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    35.992    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         35.992    
                         arrival time                         -33.898    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.767ns  (logic 1.122ns (23.539%)  route 3.645ns (76.461%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 36.867 - 32.000 ) 
    Source Clock Delay      (SCD):    5.112ns = ( 29.112 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.559    29.112    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X54Y56         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518    29.630 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[8]/Q
                         net (fo=4, routed)           1.182    30.812    ipbus/trans/cfg/vec_in[104]
    SLICE_X49Y46         LUT3 (Prop_lut3_I2_O)        0.153    30.965 r  ipbus/trans/cfg/dout[8]_INST_0/O
                         net (fo=1, routed)           0.583    31.548    ipbus/trans/sm/cfg_din[8]
    SLICE_X49Y41         LUT5 (Prop_lut5_I2_O)        0.327    31.875 r  ipbus/trans/sm/tx_data[8]_INST_0/O
                         net (fo=1, routed)           0.669    32.544    ipbus/trans/iface/tx_data[8]
    SLICE_X40Y41         LUT5 (Prop_lut5_I4_O)        0.124    32.668 r  ipbus/trans/iface/trans_out[wdata][8]_INST_0/O
                         net (fo=1, routed)           1.211    33.879    ipbus/udp_if/ipbus_tx_ram/tx_dia[8]
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.493    36.867    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.094    36.961    
                         clock uncertainty           -0.221    36.740    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    36.003    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         36.003    
                         arrival time                         -33.879    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.659ns  (logic 0.890ns (19.104%)  route 3.769ns (80.896%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 36.868 - 32.000 ) 
    Source Clock Delay      (SCD):    5.110ns = ( 29.110 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.557    29.110    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X52Y60         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y60         FDSE (Prop_fdse_C_Q)         0.518    29.628 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/Q
                         net (fo=4, routed)           1.155    30.784    ipbus/trans/cfg/vec_in[101]
    SLICE_X48Y47         LUT3 (Prop_lut3_I0_O)        0.124    30.908 r  ipbus/trans/cfg/dout[5]_INST_0/O
                         net (fo=1, routed)           0.626    31.533    ipbus/trans/sm/cfg_din[5]
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124    31.657 r  ipbus/trans/sm/tx_data[5]_INST_0/O
                         net (fo=1, routed)           0.513    32.171    ipbus/trans/iface/tx_data[5]
    SLICE_X47Y42         LUT5 (Prop_lut5_I4_O)        0.124    32.295 r  ipbus/trans/iface/trans_out[wdata][5]_INST_0/O
                         net (fo=1, routed)           1.475    33.769    ipbus/udp_if/ipbus_tx_ram/tx_dia[5]
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.494    36.868    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.094    36.962    
                         clock uncertainty           -0.221    36.741    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    36.004    ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         36.004    
                         arrival time                         -33.769    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.645ns  (logic 0.890ns (19.161%)  route 3.755ns (80.839%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 36.864 - 32.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 29.111 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.558    29.111    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X50Y58         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.518    29.629 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/Q
                         net (fo=4, routed)           1.160    30.790    ipbus/trans/cfg/vec_in[99]
    SLICE_X48Y44         LUT3 (Prop_lut3_I0_O)        0.124    30.914 r  ipbus/trans/cfg/dout[3]_INST_0/O
                         net (fo=1, routed)           0.627    31.540    ipbus/trans/sm/cfg_din[3]
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    31.664 r  ipbus/trans/sm/tx_data[3]_INST_0/O
                         net (fo=1, routed)           0.675    32.339    ipbus/trans/iface/tx_data[3]
    SLICE_X42Y41         LUT5 (Prop_lut5_I4_O)        0.124    32.463 r  ipbus/trans/iface/trans_out[wdata][3]_INST_0/O
                         net (fo=1, routed)           1.293    33.756    ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X0Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.490    36.864    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.958    
                         clock uncertainty           -0.221    36.737    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    36.000    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         36.000    
                         arrival time                         -33.756    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.572ns  (logic 1.086ns (23.754%)  route 3.486ns (76.246%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 36.856 - 32.000 ) 
    Source Clock Delay      (SCD):    5.110ns = ( 29.110 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.557    29.110    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X54Y59         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDRE (Prop_fdre_C_Q)         0.518    29.628 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[14]/Q
                         net (fo=4, routed)           1.046    30.674    ipbus/trans/cfg/vec_in[110]
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.118    30.792 r  ipbus/trans/cfg/dout[14]_INST_0/O
                         net (fo=1, routed)           0.578    31.370    ipbus/trans/sm/cfg_din[14]
    SLICE_X48Y44         LUT5 (Prop_lut5_I2_O)        0.326    31.696 r  ipbus/trans/sm/tx_data[14]_INST_0/O
                         net (fo=1, routed)           0.673    32.369    ipbus/trans/iface/tx_data[14]
    SLICE_X41Y45         LUT5 (Prop_lut5_I4_O)        0.124    32.493 r  ipbus/trans/iface/trans_out[wdata][14]_INST_0/O
                         net (fo=1, routed)           1.189    33.682    ipbus/udp_if/ipbus_tx_ram/tx_dia[14]
    RAMB36_X0Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.482    36.856    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.094    36.950    
                         clock uncertainty           -0.221    36.729    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    35.992    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         35.992    
                         arrival time                         -33.682    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.534ns  (logic 1.086ns (23.953%)  route 3.448ns (76.047%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 36.864 - 32.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 29.111 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.558    29.111    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X52Y57         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.518    29.629 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/Q
                         net (fo=4, routed)           0.998    30.628    ipbus/trans/cfg/vec_in[96]
    SLICE_X48Y44         LUT3 (Prop_lut3_I0_O)        0.118    30.746 r  ipbus/trans/cfg/dout[0]_INST_0/O
                         net (fo=1, routed)           0.574    31.320    ipbus/trans/sm/cfg_din[0]
    SLICE_X48Y41         LUT5 (Prop_lut5_I2_O)        0.326    31.646 r  ipbus/trans/sm/tx_data[0]_INST_0/O
                         net (fo=1, routed)           0.517    32.163    ipbus/trans/iface/tx_data[0]
    SLICE_X45Y41         LUT5 (Prop_lut5_I4_O)        0.124    32.287 r  ipbus/trans/iface/trans_out[wdata][0]_INST_0/O
                         net (fo=1, routed)           1.358    33.645    ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X0Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.490    36.864    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X0Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.958    
                         clock uncertainty           -0.221    36.737    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    36.000    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         36.000    
                         arrival time                         -33.645    
  -------------------------------------------------------------------
                         slack                                  2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.128ns (17.224%)  route 0.615ns (82.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.563     1.478    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X29Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.615     2.222    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X30Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.832     1.992    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X30Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.221     2.016    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.009     2.025    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.403%)  route 0.669ns (82.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.563     1.478    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X29Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           0.669     2.289    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X30Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.832     1.992    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X30Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.221     2.016    
    SLICE_X30Y45         FDRE (Hold_fdre_C_D)         0.059     2.075    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.956%)  route 0.830ns (75.044%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.562     1.477    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X49Y60         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/Q
                         net (fo=4, routed)           0.451     2.069    ipbus/trans/cfg/vec_in[118]
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.114 r  ipbus/trans/cfg/dout[22]_INST_0/O
                         net (fo=1, routed)           0.108     2.222    ipbus/trans/sm/cfg_din[22]
    SLICE_X50Y46         LUT5 (Prop_lut5_I2_O)        0.045     2.267 r  ipbus/trans/sm/tx_data[22]_INST_0/O
                         net (fo=1, routed)           0.111     2.379    ipbus/trans/iface/tx_data[22]
    SLICE_X49Y45         LUT5 (Prop_lut5_I4_O)        0.045     2.424 r  ipbus/trans/iface/trans_out[wdata][22]_INST_0/O
                         net (fo=1, routed)           0.160     2.583    ipbus/udp_if/ipbus_tx_ram/tx_dia[22]
    RAMB36_X1Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.879     2.039    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism             -0.198     1.842    
                         clock uncertainty            0.221     2.063    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.359    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.164ns (19.671%)  route 0.670ns (80.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.593     1.508    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X6Y44          FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=28, routed)          0.670     2.342    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[2]
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.864     2.024    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism             -0.198     1.826    
                         clock uncertainty            0.221     2.048    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)         0.047     2.095    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.276ns (24.462%)  route 0.852ns (75.538%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.564     1.479    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X49Y56         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/Q
                         net (fo=4, routed)           0.371     1.991    ipbus/trans/cfg/vec_in[124]
    SLICE_X49Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.036 r  ipbus/trans/cfg/dout[28]_INST_0/O
                         net (fo=1, routed)           0.049     2.085    ipbus/trans/sm/cfg_din[28]
    SLICE_X49Y47         LUT5 (Prop_lut5_I2_O)        0.045     2.130 r  ipbus/trans/sm/tx_data[28]_INST_0/O
                         net (fo=1, routed)           0.119     2.249    ipbus/trans/iface/tx_data[28]
    SLICE_X48Y47         LUT5 (Prop_lut5_I4_O)        0.045     2.294 r  ipbus/trans/iface/trans_out[wdata][28]_INST_0/O
                         net (fo=1, routed)           0.314     2.608    ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X1Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.876     2.036    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y10         RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism             -0.198     1.838    
                         clock uncertainty            0.221     2.060    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.356    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.141ns (15.977%)  route 0.742ns (84.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.564     1.479    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X40Y48         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.742     2.362    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X41Y48         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.834     1.994    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X41Y48         FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.221     2.018    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.070     2.088    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.128ns (15.253%)  route 0.711ns (84.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.564     1.479    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X36Y49         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.128     1.607 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=12, routed)          0.711     2.319    ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[1]
    SLICE_X41Y48         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.834     1.994    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X41Y48         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.221     2.018    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.016     2.034    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.765%)  route 0.753ns (84.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.564     1.479    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X36Y49         FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=13, routed)          0.753     2.374    ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[0]
    SLICE_X43Y47         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.834     1.994    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X43Y47         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.221     2.018    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.061     2.079    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.299ns (24.861%)  route 0.904ns (75.139%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.563     1.478    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X52Y57         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/Q
                         net (fo=4, routed)           0.369     2.012    ipbus/trans/cfg/vec_in[116]
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.045     2.057 r  ipbus/trans/cfg/dout[20]_INST_0/O
                         net (fo=1, routed)           0.207     2.264    ipbus/trans/sm/cfg_din[20]
    SLICE_X52Y46         LUT5 (Prop_lut5_I2_O)        0.045     2.309 r  ipbus/trans/sm/tx_data[20]_INST_0/O
                         net (fo=1, routed)           0.122     2.431    ipbus/trans/iface/tx_data[20]
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.045     2.476 r  ipbus/trans/iface/trans_out[wdata][20]_INST_0/O
                         net (fo=1, routed)           0.205     2.681    ipbus/udp_if/ipbus_tx_ram/tx_dia[20]
    RAMB36_X1Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.879     2.039    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y9          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism             -0.198     1.842    
                         clock uncertainty            0.221     2.063    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.359    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.148ns (17.102%)  route 0.717ns (82.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.593     1.508    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X6Y44          FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.148     1.656 r  ipbus/udp_if/tx_ram_selector/write_i_reg[3]/Q
                         net (fo=27, routed)          0.717     2.374    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[3]
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.864     2.024    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X7Y44          FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]/C
                         clock pessimism             -0.198     1.826    
                         clock uncertainty            0.221     2.048    
    SLICE_X7Y44          FDRE (Hold_fdre_C_D)        -0.006     2.042    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  s_sysclk_x2_in

Setup :            1  Failing Endpoint ,  Worst Slack       -0.211ns,  Total Violation       -0.211ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.714ns  (logic 0.456ns (26.597%)  route 1.258ns (73.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.174ns = ( 35.174 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.623    35.174    Inst_system_clocks/sysclk_p
    SLICE_X59Y53         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.456    35.630 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           1.258    36.889    Inst_system_clocks/rst
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.442    36.816    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism              0.180    36.996    
                         clock uncertainty           -0.247    36.749    
    SLICE_X51Y53         FDRE (Setup_fdre_C_D)       -0.071    36.678    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -36.889    
  -------------------------------------------------------------------
                         slack                                 -0.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.141ns (20.781%)  route 0.537ns (79.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.590     1.503    Inst_system_clocks/sysclk_p
    SLICE_X59Y53         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.537     2.182    Inst_system_clocks/rst
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.834     1.995    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y53         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism             -0.245     1.750    
                         clock uncertainty            0.247     1.997    
    SLICE_X51Y53         FDRE (Hold_fdre_C_D)         0.057     2.054    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        1.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/hdr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 1.054ns (17.330%)  route 5.028ns (82.670%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 12.825 - 8.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.566     5.120    ipbus/trans/sm/clk
    SLICE_X47Y41         FDRE                                         r  ipbus/trans/sm/hdr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y41         FDRE (Prop_fdre_C_Q)         0.456     5.576 f  ipbus/trans/sm/hdr_reg[5]/Q
                         net (fo=49, routed)          2.468     8.044    ipbus/trans/sm/trans_type[1]
    SLICE_X46Y41         LUT5 (Prop_lut5_I3_O)        0.146     8.190 r  ipbus/trans/sm/rx_next_INST_0_i_3/O
                         net (fo=3, routed)           0.585     8.775    ipbus/trans/sm/rx_next_INST_0_i_3_n_0
    SLICE_X40Y41         LUT4 (Prop_lut4_I3_O)        0.328     9.103 r  ipbus/trans/sm/tx_we_INST_0/O
                         net (fo=5, routed)           0.609     9.712    ipbus/trans/iface/tx_we
    SLICE_X40Y42         LUT4 (Prop_lut4_I3_O)        0.124     9.836 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          1.366    11.202    ipbus/udp_if/clock_crossing_if/we
    SLICE_X8Y46          FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.450    12.825    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X8Y46          FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.094    12.919    
                         clock uncertainty           -0.221    12.697    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)       -0.016    12.681    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.456ns (12.404%)  route 3.220ns (87.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 12.807 - 8.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572     5.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456     5.582 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          3.220     8.802    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X36Y60         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.433    12.807    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X36Y60         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.094    12.901    
                         clock uncertainty           -0.221    12.679    
    SLICE_X36Y60         FDRE (Setup_fdre_C_D)       -0.067    12.612    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.456ns (19.306%)  route 1.906ns (80.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.567     5.121    ipbus/trans/cfg/clk
    SLICE_X47Y44         FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           1.906     7.483    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X48Y46         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.451    12.826    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X48Y46         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.094    12.920    
                         clock uncertainty           -0.221    12.698    
    SLICE_X48Y46         FDRE (Setup_fdre_C_D)       -0.067    12.631    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.419ns (20.563%)  route 1.619ns (79.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 12.819 - 8.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.565     5.119    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.419     5.538 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.619     7.156    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X34Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.444    12.819    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X34Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.094    12.913    
                         clock uncertainty           -0.221    12.691    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)       -0.189    12.502    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.502    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.456ns (21.481%)  route 1.667ns (78.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 12.820 - 8.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.565     5.119    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.667     7.242    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X35Y47         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        1.445    12.820    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X35Y47         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.094    12.914    
                         clock uncertainty           -0.221    12.692    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)       -0.067    12.625    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  5.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.944%)  route 0.645ns (82.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.563     1.478    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.645     2.264    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X35Y47         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.832     1.992    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X35Y47         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism             -0.198     1.794    
                         clock uncertainty            0.221     2.016    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.070     2.086    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.128ns (17.168%)  route 0.618ns (82.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.563     1.478    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X36Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.618     2.224    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X34Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.831     1.991    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X34Y45         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism             -0.198     1.793    
                         clock uncertainty            0.221     2.015    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.007     2.022    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.141ns (14.952%)  route 0.802ns (85.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.564     1.479    ipbus/trans/cfg/clk
    SLICE_X47Y44         FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.802     2.422    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X48Y46         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.836     1.996    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X48Y46         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.221     2.020    
    SLICE_X48Y46         FDRE (Hold_fdre_C_D)         0.070     2.090    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.209ns (19.784%)  route 0.847ns (80.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.563     1.478    ipbus/trans/iface/clk
    SLICE_X42Y44         FDRE                                         r  ipbus/trans/iface/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ipbus/trans/iface/FSM_onehot_state_reg[2]/Q
                         net (fo=55, routed)          0.210     1.852    ipbus/trans/iface/trans_out[pkt_done]
    SLICE_X40Y42         LUT4 (Prop_lut4_I0_O)        0.045     1.897 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          0.637     2.535    ipbus/udp_if/clock_crossing_if/we
    SLICE_X8Y46          FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.836     1.996    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X8Y46          FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.221     2.020    
    SLICE_X8Y46          FDRE (Hold_fdre_C_D)         0.060     2.080    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.141ns (9.250%)  route 1.383ns (90.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          1.383     3.007    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X36Y60         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3057, routed)        0.827     1.988    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X36Y60         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism             -0.198     1.790    
                         clock uncertainty            0.221     2.011    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.070     2.081    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.925    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       36.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.653ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.518ns (17.338%)  route 2.470ns (82.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 44.869 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.543     5.093    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X12Y80         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.611 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         2.470     8.080    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X3Y66          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.499    44.869    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X3Y66          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.258    45.128    
                         clock uncertainty           -0.035    45.092    
    SLICE_X3Y66          FDPE (Recov_fdpe_C_PRE)     -0.359    44.733    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         44.733    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 36.653    

Slack (MET) :             36.653ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        2.988ns  (logic 0.518ns (17.338%)  route 2.470ns (82.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 44.869 - 40.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.543     5.093    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X12Y80         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     5.611 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         2.470     8.080    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X3Y66          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.499    44.869    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X3Y66          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.258    45.128    
                         clock uncertainty           -0.035    45.092    
    SLICE_X3Y66          FDPE (Recov_fdpe_C_PRE)     -0.359    44.733    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         44.733    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                 36.653    

Slack (MET) :             38.526ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/CLR
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.456ns (45.077%)  route 0.556ns (54.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 44.862 - 40.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.454    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     3.550 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.607     5.157    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X4Y71          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/Q
                         net (fo=4, routed)           0.556     6.168    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE
    SLICE_X5Y71          FDCE                                         f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.280    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    43.371 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         1.492    44.862    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y71          FDCE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/C
                         clock pessimism              0.272    45.135    
                         clock uncertainty           -0.035    45.099    
    SLICE_X5Y71          FDCE (Recov_fdce_C_CLR)     -0.405    44.694    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0
  -------------------------------------------------------------------
                         required time                         44.694    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                 38.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/CLR
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.275%)  route 0.201ns (58.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.579     1.489    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X4Y71          FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.630 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE/Q
                         net (fo=4, routed)           0.201     1.830    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/SFD_ENABLE
    SLICE_X5Y71          FDCE                                         f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.848     2.003    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X5Y71          FDCE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0/C
                         clock pessimism             -0.501     1.502    
    SLICE_X5Y71          FDCE (Remov_fdce_C_CLR)     -0.092     1.410    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/COUNT_0
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.164ns (12.390%)  route 1.160ns (87.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.554     1.464    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X12Y80         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         1.160     2.787    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X3Y66          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.855     2.010    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X3Y66          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.479     1.531    
    SLICE_X3Y66          FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.164ns (12.390%)  route 1.160ns (87.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.884    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.910 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.554     1.464    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RX_AXI_CLK
    SLICE_X12Y80         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4/Q
                         net (fo=214, routed)         1.160     2.787    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X3Y66          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_rx_clk_i
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mii_rx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.127    eth_mac_block_1/trimac_block/mii_interface/mii_rx_clk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.156 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_rx_clk/O
                         net (fo=605, routed)         0.855     2.010    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X3Y66          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.479     1.531    
    SLICE_X3Y66          FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  1.352    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       38.363ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.363ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.405%)  route 0.763ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 44.794 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         0.763     6.307    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X12Y81         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.427    44.794    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X12Y81         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.272    45.066    
                         clock uncertainty           -0.035    45.031    
    SLICE_X12Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    44.670    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         44.670    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                 38.363    

Slack (MET) :             38.405ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.405%)  route 0.763ns (62.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 44.794 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.450    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.546 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.542     5.088    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.456     5.544 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         0.763     6.307    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X12Y81         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.868    43.276    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    43.367 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         1.427    44.794    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X12Y81         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.272    45.066    
                         clock uncertainty           -0.035    45.031    
    SLICE_X12Y81         FDPE (Recov_fdpe_C_PRE)     -0.319    44.712    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         44.712    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                 38.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.805%)  route 0.276ns (66.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.553     1.459    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         0.276     1.876    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X12Y81         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.822     1.975    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X12Y81         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.499     1.475    
    SLICE_X12Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.404    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.805%)  route 0.276ns (66.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.881    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.907 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.553     1.459    eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TX_AXI_CLK
    SLICE_X15Y79         FDRE                                         r  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y79         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  eth_mac_block_1/trimac_block/trimac_core/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_TX_RESET_I/R4/Q
                         net (fo=303, routed)         0.276     1.876    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X12Y81         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    mii_tx_clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  mii_tx_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.123    eth_mac_block_1/trimac_block/mii_interface/mii_tx_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.152 r  eth_mac_block_1/trimac_block/mii_interface/bufg_mii_tx_clk/O
                         net (fo=674, routed)         0.822     1.975    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X12Y81         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.499     1.475    
    SLICE_X12Y81         FDPE (Remov_fdpe_C_PRE)     -0.071     1.404    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.472    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.399ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.590ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.828ns (20.870%)  route 3.139ns (79.130%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 36.123 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.564     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.861     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.763     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.655     7.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.438    36.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.346    36.469    
                         clock uncertainty           -0.035    36.434    
    SLICE_X30Y16         FDCE (Recov_fdce_C_CLR)     -0.361    36.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.073    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 28.590    

Slack (MET) :             28.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.828ns (20.870%)  route 3.139ns (79.130%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 36.123 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.564     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.861     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.763     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.655     7.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.438    36.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.346    36.469    
                         clock uncertainty           -0.035    36.434    
    SLICE_X30Y16         FDCE (Recov_fdce_C_CLR)     -0.319    36.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.115    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 28.632    

Slack (MET) :             28.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.828ns (20.870%)  route 3.139ns (79.130%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 36.123 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.564     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.861     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.763     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.655     7.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.438    36.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.346    36.469    
                         clock uncertainty           -0.035    36.434    
    SLICE_X30Y16         FDCE (Recov_fdce_C_CLR)     -0.319    36.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.115    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 28.632    

Slack (MET) :             28.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.828ns (20.870%)  route 3.139ns (79.130%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 36.123 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.564     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.861     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.763     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.655     7.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.438    36.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.346    36.469    
                         clock uncertainty           -0.035    36.434    
    SLICE_X30Y16         FDCE (Recov_fdce_C_CLR)     -0.319    36.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.115    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 28.632    

Slack (MET) :             28.632ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.828ns (20.870%)  route 3.139ns (79.130%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 36.123 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.564     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.861     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.763     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.655     7.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X30Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.438    36.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X30Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.346    36.469    
                         clock uncertainty           -0.035    36.434    
    SLICE_X30Y16         FDCE (Recov_fdce_C_CLR)     -0.319    36.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.115    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 28.632    

Slack (MET) :             28.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 36.125 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.564     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.861     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.763     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.352     7.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.440    36.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.360    36.485    
                         clock uncertainty           -0.035    36.450    
    SLICE_X29Y16         FDCE (Recov_fdce_C_CLR)     -0.405    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.045    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                 28.865    

Slack (MET) :             28.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 36.125 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.564     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.861     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.763     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.352     7.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.440    36.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.360    36.485    
                         clock uncertainty           -0.035    36.450    
    SLICE_X29Y16         FDCE (Recov_fdce_C_CLR)     -0.405    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.045    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                 28.865    

Slack (MET) :             28.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 36.125 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.564     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.861     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.763     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.352     7.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.440    36.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.360    36.485    
                         clock uncertainty           -0.035    36.450    
    SLICE_X29Y16         FDCE (Recov_fdce_C_CLR)     -0.405    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.045    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                 28.865    

Slack (MET) :             28.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 36.125 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.564     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.861     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.763     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.352     7.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.440    36.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.360    36.485    
                         clock uncertainty           -0.035    36.450    
    SLICE_X29Y16         FDCE (Recov_fdce_C_CLR)     -0.405    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.045    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                 28.865    

Slack (MET) :             28.865ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.828ns (22.594%)  route 2.837ns (77.406%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 36.125 - 33.000 ) 
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.855     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     1.951 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.564     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X28Y10         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.456     3.971 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.861     4.832    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X28Y10         LUT6 (Prop_lut6_I1_O)        0.124     4.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.763     5.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X29Y10         LUT4 (Prop_lut4_I3_O)        0.124     5.843 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.861     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X29Y15         LUT1 (Prop_lut1_I0_O)        0.124     6.828 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.352     7.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X29Y16         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.594    34.594    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    34.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         1.440    36.125    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X29Y16         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.360    36.485    
                         clock uncertainty           -0.035    36.450    
    SLICE_X29Y16         FDCE (Recov_fdce_C_CLR)     -0.405    36.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.045    
                         arrival time                          -7.180    
  -------------------------------------------------------------------
                         slack                                 28.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.606%)  route 0.182ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDPE (Prop_fdpe_C_Q)         0.141     1.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X9Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.373     1.336    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.606%)  route 0.182ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDPE (Prop_fdpe_C_Q)         0.141     1.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X9Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.373     1.336    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.606%)  route 0.182ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDPE (Prop_fdpe_C_Q)         0.141     1.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X9Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.373     1.336    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.606%)  route 0.182ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDPE (Prop_fdpe_C_Q)         0.141     1.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X9Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.373     1.336    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.606%)  route 0.182ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDPE (Prop_fdpe_C_Q)         0.141     1.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X9Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.373     1.336    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.606%)  route 0.182ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDPE (Prop_fdpe_C_Q)         0.141     1.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X9Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.373     1.336    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.606%)  route 0.182ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDPE (Prop_fdpe_C_Q)         0.141     1.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X9Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.373     1.336    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.606%)  route 0.182ns (56.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.553     1.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X9Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDPE (Prop_fdpe_C_Q)         0.141     1.461 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.182     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X9Y22          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.823     1.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X9Y22          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.373     1.336    
    SLICE_X9Y22          FDCE (Remov_fdce_C_CLR)     -0.092     1.244    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.751%)  route 0.214ns (60.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.580     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDPE (Prop_fdpe_C_Q)         0.141     1.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X6Y23          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.849     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.374     1.361    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.067     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.751%)  route 0.214ns (60.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.742     0.742    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.768 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.580     1.347    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X7Y24          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDPE (Prop_fdpe_C_Q)         0.141     1.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.214     1.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X6Y23          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.858     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.887 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=490, routed)         0.849     1.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X6Y23          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.374     1.361    
    SLICE_X6Y23          FDCE (Remov_fdce_C_CLR)     -0.067     1.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ipb_i
  To Clock:  sys_clk_pin

Setup :           99  Failing Endpoints,  Worst Slack       -1.055ns,  Total Violation      -91.106ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/rcnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.659%)  route 1.680ns (74.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 134.823 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         1.040   135.386    flash_master/flash_master/reset
    SLICE_X41Y47         FDCE                                         f  flash_master/flash_master/rcnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.451   134.823    flash_master/flash_master/clock
    SLICE_X41Y47         FDCE                                         r  flash_master/flash_master/rcnt_reg[6]/C
                         clock pessimism              0.180   135.003    
                         clock uncertainty           -0.266   134.736    
    SLICE_X41Y47         FDCE (Recov_fdce_C_CLR)     -0.405   134.331    flash_master/flash_master/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                        134.331    
                         arrival time                        -135.386    
  -------------------------------------------------------------------
                         slack                                 -1.055    

Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/rcnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.659%)  route 1.680ns (74.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 134.823 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         1.040   135.386    flash_master/flash_master/reset
    SLICE_X41Y47         FDCE                                         f  flash_master/flash_master/rcnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.451   134.823    flash_master/flash_master/clock
    SLICE_X41Y47         FDCE                                         r  flash_master/flash_master/rcnt_reg[7]/C
                         clock pessimism              0.180   135.003    
                         clock uncertainty           -0.266   134.736    
    SLICE_X41Y47         FDCE (Recov_fdce_C_CLR)     -0.405   134.331    flash_master/flash_master/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                        134.331    
                         arrival time                        -135.386    
  -------------------------------------------------------------------
                         slack                                 -1.055    

Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/rcnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.659%)  route 1.680ns (74.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 134.823 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         1.040   135.386    flash_master/flash_master/reset
    SLICE_X41Y47         FDCE                                         f  flash_master/flash_master/rcnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.451   134.823    flash_master/flash_master/clock
    SLICE_X41Y47         FDCE                                         r  flash_master/flash_master/rcnt_reg[8]/C
                         clock pessimism              0.180   135.003    
                         clock uncertainty           -0.266   134.736    
    SLICE_X41Y47         FDCE (Recov_fdce_C_CLR)     -0.405   134.331    flash_master/flash_master/rcnt_reg[8]
  -------------------------------------------------------------------
                         required time                        134.331    
                         arrival time                        -135.386    
  -------------------------------------------------------------------
                         slack                                 -1.055    

Slack (VIOLATED) :        -1.055ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/rcnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.260ns  (logic 0.580ns (25.659%)  route 1.680ns (74.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 134.823 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         1.040   135.386    flash_master/flash_master/reset
    SLICE_X41Y47         FDCE                                         f  flash_master/flash_master/rcnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.451   134.823    flash_master/flash_master/clock
    SLICE_X41Y47         FDCE                                         r  flash_master/flash_master/rcnt_reg[9]/C
                         clock pessimism              0.180   135.003    
                         clock uncertainty           -0.266   134.736    
    SLICE_X41Y47         FDCE (Recov_fdce_C_CLR)     -0.405   134.331    flash_master/flash_master/rcnt_reg[9]
  -------------------------------------------------------------------
                         required time                        134.331    
                         arrival time                        -135.386    
  -------------------------------------------------------------------
                         slack                                 -1.055    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/wcnt_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.243ns  (logic 0.580ns (25.859%)  route 1.663ns (74.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 134.806 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         1.023   135.369    flash_master/flash_master/reset
    SLICE_X44Y56         FDCE                                         f  flash_master/flash_master/wcnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435   134.806    flash_master/flash_master/clock
    SLICE_X44Y56         FDCE                                         r  flash_master/flash_master/wcnt_reg[26]/C
                         clock pessimism              0.180   134.986    
                         clock uncertainty           -0.266   134.720    
    SLICE_X44Y56         FDCE (Recov_fdce_C_CLR)     -0.405   134.315    flash_master/flash_master/wcnt_reg[26]
  -------------------------------------------------------------------
                         required time                        134.315    
                         arrival time                        -135.369    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/wcnt_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.243ns  (logic 0.580ns (25.859%)  route 1.663ns (74.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 134.806 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         1.023   135.369    flash_master/flash_master/reset
    SLICE_X44Y56         FDCE                                         f  flash_master/flash_master/wcnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435   134.806    flash_master/flash_master/clock
    SLICE_X44Y56         FDCE                                         r  flash_master/flash_master/wcnt_reg[29]/C
                         clock pessimism              0.180   134.986    
                         clock uncertainty           -0.266   134.720    
    SLICE_X44Y56         FDCE (Recov_fdce_C_CLR)     -0.405   134.315    flash_master/flash_master/wcnt_reg[29]
  -------------------------------------------------------------------
                         required time                        134.315    
                         arrival time                        -135.369    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/wcnt_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.243ns  (logic 0.580ns (25.859%)  route 1.663ns (74.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 134.806 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         1.023   135.369    flash_master/flash_master/reset
    SLICE_X44Y56         FDCE                                         f  flash_master/flash_master/wcnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435   134.806    flash_master/flash_master/clock
    SLICE_X44Y56         FDCE                                         r  flash_master/flash_master/wcnt_reg[30]/C
                         clock pessimism              0.180   134.986    
                         clock uncertainty           -0.266   134.720    
    SLICE_X44Y56         FDCE (Recov_fdce_C_CLR)     -0.405   134.315    flash_master/flash_master/wcnt_reg[30]
  -------------------------------------------------------------------
                         required time                        134.315    
                         arrival time                        -135.369    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/wcnt_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.243ns  (logic 0.580ns (25.859%)  route 1.663ns (74.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 134.806 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         1.023   135.369    flash_master/flash_master/reset
    SLICE_X44Y56         FDCE                                         f  flash_master/flash_master/wcnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435   134.806    flash_master/flash_master/clock
    SLICE_X44Y56         FDCE                                         r  flash_master/flash_master/wcnt_reg[31]/C
                         clock pessimism              0.180   134.986    
                         clock uncertainty           -0.266   134.720    
    SLICE_X44Y56         FDCE (Recov_fdce_C_CLR)     -0.405   134.315    flash_master/flash_master/wcnt_reg[31]
  -------------------------------------------------------------------
                         required time                        134.315    
                         arrival time                        -135.369    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -1.051ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/tcnt_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.284ns  (logic 0.580ns (25.394%)  route 1.704ns (74.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 134.806 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         1.064   135.410    flash_master/flash_master/reset
    SLICE_X42Y51         FDCE                                         f  flash_master/flash_master/tcnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435   134.806    flash_master/flash_master/clock
    SLICE_X42Y51         FDCE                                         r  flash_master/flash_master/tcnt_reg[18]/C
                         clock pessimism              0.180   134.986    
                         clock uncertainty           -0.266   134.720    
    SLICE_X42Y51         FDCE (Recov_fdce_C_CLR)     -0.361   134.359    flash_master/flash_master/tcnt_reg[18]
  -------------------------------------------------------------------
                         required time                        134.359    
                         arrival time                        -135.410    
  -------------------------------------------------------------------
                         slack                                 -1.051    

Slack (VIOLATED) :        -1.051ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/tcnt_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (sys_clk_pin rise@130.000ns - clk_ipb_i rise@128.000ns)
  Data Path Delay:        2.284ns  (logic 0.580ns (25.394%)  route 1.704ns (74.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 134.806 - 130.000 ) 
    Source Clock Delay      (SCD):    5.126ns = ( 133.126 - 128.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    128.000   128.000 r  
    E3                                                0.000   128.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   128.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   129.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   131.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   131.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.577   133.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   129.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   131.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   131.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         1.572   133.126    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.456   133.582 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.640   134.222    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.124   134.346 f  flash_master_i_1/O
                         net (fo=207, routed)         1.064   135.410    flash_master/flash_master/reset
    SLICE_X42Y51         FDCE                                         f  flash_master/flash_master/tcnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    E3                                                0.000   130.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   130.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   131.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   133.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435   134.806    flash_master/flash_master/clock
    SLICE_X42Y51         FDCE                                         r  flash_master/flash_master/tcnt_reg[20]/C
                         clock pessimism              0.180   134.986    
                         clock uncertainty           -0.266   134.720    
    SLICE_X42Y51         FDCE (Recov_fdce_C_CLR)     -0.361   134.359    flash_master/flash_master/tcnt_reg[20]
  -------------------------------------------------------------------
                         required time                        134.359    
                         arrival time                        -135.410    
  -------------------------------------------------------------------
                         slack                                 -1.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/get_ready_s_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.697%)  route 0.599ns (76.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  flash_master_i_1/O
                         net (fo=207, routed)         0.334     2.267    flash_master/flash_master/reset
    SLICE_X50Y51         FDCE                                         f  flash_master/flash_master/get_ready_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.833     1.992    flash_master/flash_master/clock
    SLICE_X50Y51         FDCE                                         r  flash_master/flash_master/get_ready_s_reg/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.266     2.014    
    SLICE_X50Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.947    flash_master/flash_master/get_ready_s_reg
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/FSM_sequential_state_fsm_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.165%)  route 0.584ns (75.835%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  flash_master_i_1/O
                         net (fo=207, routed)         0.319     2.252    flash_master/flash_master/reset
    SLICE_X48Y54         FDCE                                         f  flash_master/flash_master/FSM_sequential_state_fsm_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.831     1.990    flash_master/flash_master/clock
    SLICE_X48Y54         FDCE                                         r  flash_master/flash_master/FSM_sequential_state_fsm_reg[0]/C
                         clock pessimism             -0.245     1.745    
                         clock uncertainty            0.266     2.012    
    SLICE_X48Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.920    flash_master/flash_master/FSM_sequential_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/rcnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.009%)  route 0.659ns (77.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  flash_master_i_1/O
                         net (fo=207, routed)         0.394     2.328    flash_master/flash_master/reset
    SLICE_X42Y50         FDCE                                         f  flash_master/flash_master/rcnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.830     1.988    flash_master/flash_master/clock
    SLICE_X42Y50         FDCE                                         r  flash_master/flash_master/rcnt_reg[14]/C
                         clock pessimism             -0.245     1.743    
                         clock uncertainty            0.266     2.010    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.943    flash_master/flash_master/rcnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/rcnt_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.009%)  route 0.659ns (77.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  flash_master_i_1/O
                         net (fo=207, routed)         0.394     2.328    flash_master/flash_master/reset
    SLICE_X42Y50         FDCE                                         f  flash_master/flash_master/rcnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.830     1.988    flash_master/flash_master/clock
    SLICE_X42Y50         FDCE                                         r  flash_master/flash_master/rcnt_reg[17]/C
                         clock pessimism             -0.245     1.743    
                         clock uncertainty            0.266     2.010    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.943    flash_master/flash_master/rcnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/rcnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.009%)  route 0.659ns (77.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  flash_master_i_1/O
                         net (fo=207, routed)         0.394     2.328    flash_master/flash_master/reset
    SLICE_X42Y50         FDCE                                         f  flash_master/flash_master/rcnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.830     1.988    flash_master/flash_master/clock
    SLICE_X42Y50         FDCE                                         r  flash_master/flash_master/rcnt_reg[18]/C
                         clock pessimism             -0.245     1.743    
                         clock uncertainty            0.266     2.010    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.943    flash_master/flash_master/rcnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/rcnt_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.009%)  route 0.659ns (77.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  flash_master_i_1/O
                         net (fo=207, routed)         0.394     2.328    flash_master/flash_master/reset
    SLICE_X42Y50         FDCE                                         f  flash_master/flash_master/rcnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.830     1.988    flash_master/flash_master/clock
    SLICE_X42Y50         FDCE                                         r  flash_master/flash_master/rcnt_reg[19]/C
                         clock pessimism             -0.245     1.743    
                         clock uncertainty            0.266     2.010    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.943    flash_master/flash_master/rcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/rcnt_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.009%)  route 0.659ns (77.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  flash_master_i_1/O
                         net (fo=207, routed)         0.394     2.328    flash_master/flash_master/reset
    SLICE_X42Y50         FDCE                                         f  flash_master/flash_master/rcnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.830     1.988    flash_master/flash_master/clock
    SLICE_X42Y50         FDCE                                         r  flash_master/flash_master/rcnt_reg[20]/C
                         clock pessimism             -0.245     1.743    
                         clock uncertainty            0.266     2.010    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.943    flash_master/flash_master/rcnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/rcnt_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.009%)  route 0.659ns (77.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  flash_master_i_1/O
                         net (fo=207, routed)         0.394     2.328    flash_master/flash_master/reset
    SLICE_X42Y50         FDCE                                         f  flash_master/flash_master/rcnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.830     1.988    flash_master/flash_master/clock
    SLICE_X42Y50         FDCE                                         r  flash_master/flash_master/rcnt_reg[21]/C
                         clock pessimism             -0.245     1.743    
                         clock uncertainty            0.266     2.010    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.943    flash_master/flash_master/rcnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/FSM_sequential_state_fsm_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.995%)  route 0.700ns (79.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  flash_master_i_1/O
                         net (fo=207, routed)         0.435     2.368    flash_master/flash_master/reset
    SLICE_X50Y53         FDCE                                         f  flash_master/flash_master/FSM_sequential_state_fsm_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.832     1.991    flash_master/flash_master/clock
    SLICE_X50Y53         FDCE                                         r  flash_master/flash_master/FSM_sequential_state_fsm_reg[1]/C
                         clock pessimism             -0.245     1.746    
                         clock uncertainty            0.266     2.013    
    SLICE_X50Y53         FDCE (Remov_fdce_C_CLR)     -0.067     1.946    flash_master/flash_master/FSM_sequential_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            flash_master/flash_master/wcnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.183%)  route 0.692ns (78.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=362, routed)         0.567     1.482    Inst_system_clocks/clko_ipb
    SLICE_X53Y49         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=32, routed)          0.265     1.888    rst_ipb
    SLICE_X50Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  flash_master_i_1/O
                         net (fo=207, routed)         0.427     2.360    flash_master/flash_master/reset
    SLICE_X45Y48         FDCE                                         f  flash_master/flash_master/wcnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.837     1.995    flash_master/flash_master/clock
    SLICE_X45Y48         FDCE                                         r  flash_master/flash_master/wcnt_reg[6]/C
                         clock pessimism             -0.245     1.750    
                         clock uncertainty            0.266     2.017    
    SLICE_X45Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.925    flash_master/flash_master/wcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_master/flash_master/wcnt_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.642ns (12.248%)  route 4.600ns (87.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.555     5.107    vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X42Y29         FDRE                                         r  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=190, routed)         3.577     9.202    vio_rst
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.326 f  flash_master_i_1/O
                         net (fo=207, routed)         1.023    10.349    flash_master/flash_master/reset
    SLICE_X44Y56         FDCE                                         f  flash_master/flash_master/wcnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435    14.806    flash_master/flash_master/clock
    SLICE_X44Y56         FDCE                                         r  flash_master/flash_master/wcnt_reg[26]/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X44Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.546    flash_master/flash_master/wcnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_master/flash_master/wcnt_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.642ns (12.248%)  route 4.600ns (87.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.555     5.107    vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X42Y29         FDRE                                         r  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=190, routed)         3.577     9.202    vio_rst
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.326 f  flash_master_i_1/O
                         net (fo=207, routed)         1.023    10.349    flash_master/flash_master/reset
    SLICE_X44Y56         FDCE                                         f  flash_master/flash_master/wcnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435    14.806    flash_master/flash_master/clock
    SLICE_X44Y56         FDCE                                         r  flash_master/flash_master/wcnt_reg[29]/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X44Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.546    flash_master/flash_master/wcnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_master/flash_master/wcnt_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.642ns (12.248%)  route 4.600ns (87.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.555     5.107    vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X42Y29         FDRE                                         r  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=190, routed)         3.577     9.202    vio_rst
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.326 f  flash_master_i_1/O
                         net (fo=207, routed)         1.023    10.349    flash_master/flash_master/reset
    SLICE_X44Y56         FDCE                                         f  flash_master/flash_master/wcnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435    14.806    flash_master/flash_master/clock
    SLICE_X44Y56         FDCE                                         r  flash_master/flash_master/wcnt_reg[30]/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X44Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.546    flash_master/flash_master/wcnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.197ns  (required time - arrival time)
  Source:                 vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_master/flash_master/wcnt_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 0.642ns (12.248%)  route 4.600ns (87.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.555     5.107    vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X42Y29         FDRE                                         r  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=190, routed)         3.577     9.202    vio_rst
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.326 f  flash_master_i_1/O
                         net (fo=207, routed)         1.023    10.349    flash_master/flash_master/reset
    SLICE_X44Y56         FDCE                                         f  flash_master/flash_master/wcnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435    14.806    flash_master/flash_master/clock
    SLICE_X44Y56         FDCE                                         r  flash_master/flash_master/wcnt_reg[31]/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X44Y56         FDCE (Recov_fdce_C_CLR)     -0.405    14.546    flash_master/flash_master/wcnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.546    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.197    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_master/flash_master/tcnt_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.555     5.107    vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X42Y29         FDRE                                         r  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=190, routed)         3.577     9.202    vio_rst
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.326 f  flash_master_i_1/O
                         net (fo=207, routed)         1.064    10.390    flash_master/flash_master/reset
    SLICE_X42Y51         FDCE                                         f  flash_master/flash_master/tcnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435    14.806    flash_master/flash_master/clock
    SLICE_X42Y51         FDCE                                         r  flash_master/flash_master/tcnt_reg[18]/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X42Y51         FDCE (Recov_fdce_C_CLR)     -0.361    14.590    flash_master/flash_master/tcnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_master/flash_master/tcnt_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.555     5.107    vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X42Y29         FDRE                                         r  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=190, routed)         3.577     9.202    vio_rst
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.326 f  flash_master_i_1/O
                         net (fo=207, routed)         1.064    10.390    flash_master/flash_master/reset
    SLICE_X42Y51         FDCE                                         f  flash_master/flash_master/tcnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435    14.806    flash_master/flash_master/clock
    SLICE_X42Y51         FDCE                                         r  flash_master/flash_master/tcnt_reg[20]/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X42Y51         FDCE (Recov_fdce_C_CLR)     -0.361    14.590    flash_master/flash_master/tcnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_master/flash_master/tcnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.555     5.107    vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X42Y29         FDRE                                         r  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=190, routed)         3.577     9.202    vio_rst
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.326 f  flash_master_i_1/O
                         net (fo=207, routed)         1.064    10.390    flash_master/flash_master/reset
    SLICE_X42Y51         FDCE                                         f  flash_master/flash_master/tcnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435    14.806    flash_master/flash_master/clock
    SLICE_X42Y51         FDCE                                         r  flash_master/flash_master/tcnt_reg[7]/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X42Y51         FDCE (Recov_fdce_C_CLR)     -0.361    14.590    flash_master/flash_master/tcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_master/flash_master/tcnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.642ns (12.153%)  route 4.641ns (87.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.555     5.107    vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X42Y29         FDRE                                         r  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=190, routed)         3.577     9.202    vio_rst
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.326 f  flash_master_i_1/O
                         net (fo=207, routed)         1.064    10.390    flash_master/flash_master/reset
    SLICE_X42Y51         FDCE                                         f  flash_master/flash_master/tcnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.435    14.806    flash_master/flash_master/clock
    SLICE_X42Y51         FDCE                                         r  flash_master/flash_master/tcnt_reg[9]/C
                         clock pessimism              0.180    14.986    
                         clock uncertainty           -0.035    14.951    
    SLICE_X42Y51         FDCE (Recov_fdce_C_CLR)     -0.361    14.590    flash_master/flash_master/tcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_master/flash_master/wcnt_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.642ns (12.285%)  route 4.584ns (87.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.555     5.107    vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X42Y29         FDRE                                         r  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=190, routed)         3.577     9.202    vio_rst
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.326 f  flash_master_i_1/O
                         net (fo=207, routed)         1.007    10.333    flash_master/flash_master/reset
    SLICE_X43Y54         FDCE                                         f  flash_master/flash_master/wcnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.434    14.805    flash_master/flash_master/clock
    SLICE_X43Y54         FDCE                                         r  flash_master/flash_master/wcnt_reg[18]/C
                         clock pessimism              0.180    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X43Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.545    flash_master/flash_master/wcnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flash_master/flash_master/wcnt_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 0.642ns (12.285%)  route 4.584ns (87.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 14.805 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.555     5.107    vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X42Y29         FDRE                                         r  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.518     5.625 f  vio_start/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=190, routed)         3.577     9.202    vio_rst
    SLICE_X50Y49         LUT2 (Prop_lut2_I0_O)        0.124     9.326 f  flash_master_i_1/O
                         net (fo=207, routed)         1.007    10.333    flash_master/flash_master/reset
    SLICE_X43Y54         FDCE                                         f  flash_master/flash_master/wcnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        1.434    14.805    flash_master/flash_master/clock
    SLICE_X43Y54         FDCE                                         r  flash_master/flash_master/wcnt_reg[19]/C
                         clock pessimism              0.180    14.985    
                         clock uncertainty           -0.035    14.950    
    SLICE_X43Y54         FDCE (Recov_fdce_C_CLR)     -0.405    14.545    flash_master/flash_master/wcnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  4.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.598%)  route 0.267ns (65.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.267     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X36Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.818     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X36Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.598%)  route 0.267ns (65.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.267     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X36Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.818     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X36Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.598%)  route 0.267ns (65.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.267     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X36Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.818     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X36Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.598%)  route 0.267ns (65.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.267     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X36Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.818     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X36Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X36Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.598%)  route 0.267ns (65.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.267     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X36Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.818     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X36Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.250     1.726    
    SLICE_X36Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.598%)  route 0.267ns (65.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.267     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X36Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.818     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X36Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.250     1.726    
    SLICE_X36Y24         FDCE (Remov_fdce_C_CLR)     -0.092     1.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.693%)  route 0.350ns (71.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.350     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X38Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.818     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X38Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.693%)  route 0.350ns (71.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.350     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X38Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.818     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X38Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.693%)  route 0.350ns (71.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.350     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X38Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.818     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X38Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.693%)  route 0.350ns (71.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.551     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y25         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.605 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.350     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X38Y24         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=5621, routed)        0.818     1.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X38Y24         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.250     1.726    
    SLICE_X38Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.296    





