Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Sun May 18 12:02:34 2025
| Host             : Dawgburt-2 running 64-bit Ubuntu 24.04.2 LTS
| Command          : report_power -file rvfpganexys_power_routed.rpt -pb rvfpganexys_power_summary_routed.pb -rpx rvfpganexys_power_routed.rpx
| Design           : rvfpganexys
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.968        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.859        |
| Device Static (W)        | 0.109        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 80.6         |
| Junction Temperature (C) | 29.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.020 |       16 |       --- |             --- |
| Slice Logic              |     0.013 |    52241 |       --- |             --- |
|   LUT as Logic           |     0.011 |    28659 |     63400 |           45.20 |
|   LUT as Distributed RAM |     0.001 |     1386 |     19000 |            7.29 |
|   CARRY4                 |    <0.001 |      849 |     15850 |            5.36 |
|   Register               |    <0.001 |    14553 |    126800 |           11.48 |
|   F7/F8 Muxes            |    <0.001 |     1249 |     63400 |            1.97 |
|   LUT as Shift Register  |    <0.001 |        3 |     19000 |            0.02 |
|   Others                 |     0.000 |      791 |       --- |             --- |
| Signals                  |     0.018 |    42288 |       --- |             --- |
| Block RAM                |     0.025 |       24 |       135 |           17.78 |
| MMCM                     |     0.122 |        1 |         6 |           16.67 |
| PLL                      |     0.278 |        2 |         6 |           33.33 |
| DSPs                     |    <0.001 |        4 |       240 |            1.67 |
| I/O                      |     0.383 |      118 |       210 |           56.19 |
| Static Power             |     0.109 |          |           |                 |
| Total                    |     0.968 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.124 |       0.105 |      0.018 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.263 |       0.244 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.176 |       0.172 |      0.004 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------+--------------------------------------+-----------------+
| Clock               | Domain                               | Constraint (ns) |
+---------------------+--------------------------------------+-----------------+
| clk_core            | clk_gen/clk_core                     |            80.0 |
| clk_out1_clk_wiz_0  | clk_wiz_inst/inst/clk_out1_clk_wiz_0 |            13.3 |
| clkfb               | clk_gen/clkfb                        |            10.0 |
| clkfbout_clk_wiz_0  | clk_wiz_inst/inst/clkfbout_clk_wiz_0 |            40.0 |
| clkout0             | ddr2/ldc/clkout0                     |             5.0 |
| clkout1             | ddr2/ldc/clkout1                     |            10.0 |
| clkout2             | ddr2/ldc/clkout2                     |             5.0 |
| clkout3             | ddr2/ldc/clkout3                     |             5.0 |
| subfragments_pll_fb | ddr2/ldc/subfragments_pll_fb         |            10.0 |
| sys_clk_pin         | clk                                  |            10.0 |
| sys_clk_pin         | clk_IBUF                             |            10.0 |
| tck_dmi             | tap/tap_dmi_0                        |           100.0 |
| tck_dtmcs           | tap/tap_dtmcs_0                      |           100.0 |
| tck_idcode          | tap/idcode_tck                       |           100.0 |
+---------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| rvfpganexys             |     0.859 |
|   cdc                   |     0.005 |
|     i_axi_cdc           |     0.005 |
|       i_cdc_fifo_gray_r |     0.004 |
|   clk_gen               |     0.146 |
|   clk_wiz_inst          |     0.122 |
|     inst                |     0.122 |
|   ddr2                  |     0.393 |
|     ldc                 |     0.393 |
|       IOBUF             |     0.008 |
|       IOBUFDS           |     0.007 |
|       IOBUFDS_1         |     0.007 |
|       IOBUF_1           |     0.008 |
|       IOBUF_10          |     0.007 |
|       IOBUF_11          |     0.007 |
|       IOBUF_12          |     0.007 |
|       IOBUF_13          |     0.007 |
|       IOBUF_14          |     0.007 |
|       IOBUF_15          |     0.008 |
|       IOBUF_2           |     0.007 |
|       IOBUF_3           |     0.007 |
|       IOBUF_4           |     0.007 |
|       IOBUF_5           |     0.007 |
|       IOBUF_6           |     0.007 |
|       IOBUF_7           |     0.008 |
|       IOBUF_8           |     0.008 |
|       IOBUF_9           |     0.008 |
|       OBUFDS            |     0.008 |
|       serv_rf_top       |     0.004 |
|   swervolf              |     0.016 |
|     rvtop               |     0.013 |
|       mem               |     0.004 |
|       veer              |     0.009 |
+-------------------------+-----------+


