/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [34:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[135] | in_data[183]);
  assign celloutsig_1_16z = ~celloutsig_1_3z;
  assign celloutsig_0_0z = in_data[32] | ~(in_data[6]);
  assign celloutsig_0_26z = celloutsig_0_12z[1] | ~(celloutsig_0_23z[11]);
  assign celloutsig_1_3z = { in_data[188:185], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } >= { in_data[165:158], celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[84:75], celloutsig_0_0z } >= { in_data[41:33], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_3z[19:14], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_13z } > { celloutsig_0_3z[31:23], celloutsig_0_13z };
  assign celloutsig_0_13z = { celloutsig_0_12z[10:0], celloutsig_0_10z } && celloutsig_0_12z[11:0];
  assign celloutsig_0_17z = celloutsig_0_3z[33:31] && { celloutsig_0_12z[6:5], celloutsig_0_9z };
  assign celloutsig_0_8z = ! celloutsig_0_2z[6:1];
  assign celloutsig_0_9z = ! { celloutsig_0_7z[3:1], celloutsig_0_5z };
  assign celloutsig_1_4z = in_data[168] & ~(in_data[103]);
  assign celloutsig_1_19z = in_data[133] & ~(celloutsig_1_4z);
  assign celloutsig_0_22z = celloutsig_0_4z & ~(celloutsig_0_15z[4]);
  assign celloutsig_0_35z = celloutsig_0_8z & ~(celloutsig_0_26z);
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z } % { 1'h1, in_data[71:69], in_data[0] };
  assign celloutsig_0_23z = { celloutsig_0_19z[8:3], celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_10z } % { 1'h1, celloutsig_0_3z[14:9], celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_16z };
  assign celloutsig_0_3z = { in_data[65:48], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_16z = celloutsig_0_7z[2:0] % { 1'h1, celloutsig_0_7z[2:1] };
  assign celloutsig_0_28z = { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_17z } !== { celloutsig_0_19z[3:1], celloutsig_0_19z[9] };
  assign celloutsig_0_2z = ~ in_data[14:8];
  assign celloutsig_0_14z = in_data[71] & celloutsig_0_11z[1];
  assign celloutsig_0_34z = celloutsig_0_23z[10] & celloutsig_0_28z;
  assign celloutsig_0_10z = ~^ { celloutsig_0_5z[3], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_1z = ^ in_data[99:96];
  assign celloutsig_0_4z = ^ in_data[28:22];
  assign celloutsig_0_6z = ^ { in_data[47:46], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_3z[15:7], celloutsig_0_11z } ^ { in_data[74:63], celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_7z[1], celloutsig_0_11z, celloutsig_0_8z } ^ { celloutsig_0_12z[7:3], celloutsig_0_1z };
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_7z = { in_data[85:84], celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (clkin_data[0]) celloutsig_0_11z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_10z };
  assign { celloutsig_0_19z[2], celloutsig_0_19z[8], celloutsig_0_19z[9], celloutsig_0_19z[7:3], celloutsig_0_19z[1] } = ~ { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_19z[0] = celloutsig_0_19z[9];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_16z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
