/* -------------------------------------------------------------------- */
/* After expansion of register arrays */

u32[48] KeccakF1600_StatePermute_RoundConstantsWithTerminator_1186 =
{0X1, 0X0, 0X0, 0X89, 0X0, -0X7FFFFF75, 0X0, -0X7FFF7F80, 0X1, 0X8B, 0X1,
0X8000, 0X1, -0X7FFF7F78, 0X1, -0X7FFFFF7E, 0X0, 0XB, 0X0, 0XA, 0X1, 0X8082,
0X0, 0X8003, 0X1, 0X808B, 0X1, -0X7FFFFFF5, 0X1, -0X7FFFFF76, 0X1,
-0X7FFFFF7F, 0X0, -0X7FFFFF7F, 0X0, -0X7FFFFFF8, 0X0, 0X83, 0X0, -0X7FFF7FFD,
0X1, -0X7FFF7F78, 0X0, -0X7FFFFF78, 0X1, 0X8000, 0X0, -0X7FFF7F7E};
fn KeccakRounds (reg mut ptr u32[50] state,
                reg const ptr u32[8] RCWT_line_1210) -> (reg mut ptr u32[50]) {
  stack u32[5] smD_33051;
  stack u32[5] smD_33053;
  reg u32 src1_33072;
  reg u32 src2_33073;
  reg u32 src1_33076;
  reg u32 src2_33077;
  reg u32 src1_33080;
  reg u32 src2_33081;
  reg u32 src1_33084;
  reg u32 src2_33085;
  reg u32 src1_33107;
  reg u32 src2_33108;
  reg u32 src1_33111;
  reg u32 src2_33112;
  reg u32 src1_33115;
  reg u32 src2_33116;
  reg u32 src1_33119;
  reg u32 src2_33120;
  reg u32 src1_33125;
  reg u32 src2_33126;
  reg u32 strreg_33130;
  stack u32[5] stradr_33131;
  reg u32 src1_33148;
  reg u32 src2_33149;
  reg u32 src1_33152;
  reg u32 src2_33153;
  reg u32 src1_33156;
  reg u32 src2_33157;
  reg u32 src1_33160;
  reg u32 src2_33161;
  stack u32[5] smD_33165;
  reg u32 strreg_33169;
  stack u32[5] stradr_33170;
  reg u32 src1_33187;
  reg u32 src2_33188;
  reg u32 src1_33191;
  reg u32 src2_33192;
  reg u32 src1_33195;
  reg u32 src2_33196;
  reg u32 src1_33199;
  reg u32 src2_33200;
  stack u32[5] smD_33204;
  reg u32 src1_33224;
  reg u32 src2_33225;
  reg u32 src1_33228;
  reg u32 src2_33229;
  reg u32 src1_33232;
  reg u32 src2_33233;
  reg u32 src1_33236;
  reg u32 src2_33237;
  reg u32 src1_33242;
  reg u32 src2_33243;
  reg u32 src1_33263;
  reg u32 src2_33264;
  reg u32 src1_33267;
  reg u32 src2_33268;
  reg u32 src1_33271;
  reg u32 src2_33272;
  reg u32 src1_33275;
  reg u32 src2_33276;
  reg u32 src1_33299;
  reg u32 src2_33300;
  reg u32 src1_33303;
  reg u32 src2_33304;
  reg u32 src1_33307;
  reg u32 src2_33308;
  reg u32 src1_33311;
  reg u32 src2_33312;
  reg u32 src1_33317;
  reg u32 src2_33318;
  reg u32 strreg_33322;
  stack u32[5] stradr_33323;
  reg u32 src1_33340;
  reg u32 src2_33341;
  reg u32 src1_33344;
  reg u32 src2_33345;
  reg u32 src1_33348;
  reg u32 src2_33349;
  reg u32 src1_33352;
  reg u32 src2_33353;
  stack u32[5] smD_33357;
  stack u32[5] stradr_33362;
  reg u32 src1_33379;
  reg u32 src2_33380;
  reg u32 src1_33383;
  reg u32 src2_33384;
  reg u32 src1_33387;
  reg u32 src2_33388;
  reg u32 src1_33391;
  reg u32 src2_33392;
  stack u32[5] smD_33396;
  reg u32 src1_33398;
  reg u32 src2_33399;
  stack u32[5] stradr_33404;
  reg u32 src1_33421;
  reg u32 src2_33422;
  reg u32 src1_33425;
  reg u32 src2_33426;
  reg u32 src1_33429;
  reg u32 src2_33430;
  reg u32 src1_33433;
  reg u32 src2_33434;
  stack u32[5] smD_33438;
  reg u32 src1_33441;
  reg u32 src2_33442;
  reg u32 r_33472;
  reg u32 r_33476;
  reg u32 r_33480;
  reg u32 r_33484;
  reg u32 r_33488;
  reg u32 src1_33508;
  reg u32 r1_33512;
  reg u32 src1_33525;
  reg u32 r1_33529;
  reg u32 src1_33542;
  reg u32 src2_33543;
  reg u32 r1_33546;
  reg u32 src1_33559;
  reg u32 src2_33560;
  reg u32 r1_33563;
  reg u32 src1_33568;
  reg u32 src2_33569;
  reg u32 src1_33572;
  reg u32 src2_33573;
  reg u32 r1_33585;
  reg u32 r_33607;
  reg u32 r_33611;
  reg u32 r_33615;
  reg u32 r_33619;
  reg u32 r_33623;
  reg u32 par_33624;
  reg u32 src1_33643;
  reg u32 r1_33647;
  reg u32 src1_33660;
  reg u32 r1_33664;
  reg u32 src1_33677;
  reg u32 src2_33678;
  reg u32 r1_33681;
  reg u32 src1_33694;
  reg u32 src2_33695;
  reg u32 r1_33698;
  reg u32 src1_33703;
  reg u32 src2_33704;
  reg u32 src1_33707;
  reg u32 src2_33708;
  reg u32 r1_33721;
  reg u32 r_33743;
  reg u32 r_33747;
  reg u32 r_33751;
  reg u32 r_33755;
  reg u32 r_33759;
  reg u32 src1_33779;
  reg u32 r1_33783;
  reg u32 src1_33796;
  reg u32 r1_33800;
  reg u32 src1_33813;
  reg u32 src2_33814;
  reg u32 r1_33817;
  reg u32 src1_33830;
  reg u32 src2_33831;
  reg u32 r1_33834;
  reg u32 src1_33839;
  reg u32 src2_33840;
  reg u32 src1_33843;
  reg u32 src2_33844;
  reg u32 r1_33856;
  reg u32 r_33878;
  reg u32 r_33882;
  reg u32 par_33883;
  reg u32 r_33886;
  reg u32 r_33890;
  reg u32 r_33894;
  reg u32 src1_33914;
  reg u32 r1_33918;
  reg u32 src1_33931;
  reg u32 r1_33935;
  reg u32 src1_33948;
  reg u32 src2_33949;
  reg u32 r1_33952;
  reg u32 src1_33965;
  reg u32 src2_33966;
  reg u32 r1_33969;
  reg u32 src1_33974;
  reg u32 src2_33975;
  reg u32 src1_33978;
  reg u32 src2_33979;
  reg u32 r1_33993;
  reg u32 r_34015;
  reg u32 r_34019;
  reg u32 r_34023;
  reg u32 par_34024;
  reg u32 r_34027;
  reg u32 r_34031;
  reg u32 src1_34051;
  reg u32 r1_34055;
  reg u32 src1_34068;
  reg u32 r1_34072;
  reg u32 src1_34085;
  reg u32 src2_34086;
  reg u32 r1_34089;
  reg u32 src1_34102;
  reg u32 src2_34103;
  reg u32 r1_34106;
  reg u32 r3_34109;
  reg u32 src1_34112;
  reg u32 src2_34113;
  reg u32 r5_34115;
  reg mut ptr u32[8] RCWT_line_34116;
  reg u32 r4_34117;
  reg u32 r3_34118;
  reg u32 r1_34130;
  reg u32 r_34152;
  reg u32 r_34156;
  reg u32 r_34160;
  reg u32 r_34164;
  reg u32 r_34168;
  reg u32 src1_34188;
  reg u32 r1_34192;
  reg u32 src1_34205;
  reg u32 r1_34209;
  reg u32 src1_34222;
  reg u32 src2_34223;
  reg u32 r1_34226;
  reg u32 src1_34239;
  reg u32 src2_34240;
  reg u32 r1_34243;
  reg u32 src1_34248;
  reg u32 src2_34249;
  reg u32 src1_34252;
  reg u32 src2_34253;
  reg u32 r1_34265;
  reg u32 r_34287;
  reg u32 r_34291;
  reg u32 r_34295;
  reg u32 r_34299;
  reg u32 r_34303;
  reg u32 par_34304;
  reg u32 src1_34323;
  reg u32 r1_34327;
  reg u32 src1_34340;
  reg u32 r1_34344;
  reg u32 src1_34357;
  reg u32 src2_34358;
  reg u32 r1_34361;
  reg u32 src1_34374;
  reg u32 src2_34375;
  reg u32 r1_34378;
  reg u32 src1_34383;
  reg u32 src2_34384;
  reg u32 src1_34387;
  reg u32 src2_34388;
  reg u32 r1_34401;
  reg u32 r_34423;
  reg u32 par_34424;
  reg u32 r_34427;
  reg u32 r_34431;
  reg u32 r_34435;
  reg u32 r_34439;
  reg u32 src1_34459;
  reg u32 r1_34463;
  reg u32 src1_34476;
  reg u32 r1_34480;
  reg u32 src1_34493;
  reg u32 src2_34494;
  reg u32 r1_34497;
  reg u32 src1_34510;
  reg u32 src2_34511;
  reg u32 r1_34514;
  reg u32 src1_34519;
  reg u32 src2_34520;
  reg u32 src1_34523;
  reg u32 src2_34524;
  reg u32 r1_34536;
  reg u32 r_34558;
  reg u32 r_34562;
  reg u32 par_34563;
  reg u32 r_34566;
  reg u32 r_34570;
  reg u32 r_34574;
  reg u32 par_34575;
  reg u32 src1_34594;
  reg u32 r1_34598;
  reg u32 src1_34611;
  reg u32 r1_34615;
  reg u32 src1_34628;
  reg u32 src2_34629;
  reg u32 r1_34632;
  reg u32 src1_34645;
  reg u32 src2_34646;
  reg u32 r1_34649;
  reg u32 src1_34654;
  reg u32 src2_34655;
  reg u32 src1_34658;
  reg u32 src2_34659;
  reg u32 r1_34673;
  reg u32 r_34695;
  reg u32 par_34696;
  reg u32 r_34699;
  reg u32 par_34700;
  reg u32 r_34703;
  reg u32 par_34704;
  reg u32 r_34707;
  reg u32 par_34708;
  reg u32 r_34711;
  reg u32 par_34712;
  reg u32 src1_34731;
  reg u32 r1_34735;
  reg u32 src1_34748;
  reg u32 r1_34752;
  reg u32 src1_34765;
  reg u32 src2_34766;
  reg u32 r1_34769;
  reg u32 src1_34782;
  reg u32 src2_34783;
  reg u32 r1_34786;
  reg u32 r3_34789;
  reg u32 src1_34792;
  reg u32 src2_34793;
  reg u32 r5_34795;
  reg mut ptr u32[8] RCWT_line_34796;
  reg u32 r4_34797;
  reg u32 r3_34798;
  stack u32[5] smD_34804;
  stack u32[5] smD_34807;
  reg u32 strreg_34811;
  reg u32 src1_34828;
  reg u32 src2_34829;
  reg u32 src1_34832;
  reg u32 src2_34833;
  reg u32 src1_34836;
  reg u32 src2_34837;
  reg u32 src1_34840;
  reg u32 src2_34841;
  reg u32 r3_34846;
  reg u32 src1_34864;
  reg u32 src2_34865;
  reg u32 src1_34868;
  reg u32 src2_34869;
  reg u32 src1_34872;
  reg u32 src2_34873;
  reg u32 src1_34876;
  reg u32 src2_34877;
  reg u32 src1_34883;
  reg u32 src2_34884;
  reg u32 strreg_34888;
  stack u32[5] stradr_34889;
  reg u32 src1_34906;
  reg u32 src2_34907;
  reg u32 src1_34910;
  reg u32 src2_34911;
  reg u32 src1_34914;
  reg u32 src2_34915;
  reg u32 src1_34918;
  reg u32 src2_34919;
  stack u32[5] smD_34923;
  reg u32 strreg_34927;
  stack u32[5] stradr_34928;
  reg u32 src1_34945;
  reg u32 src2_34946;
  reg u32 src1_34949;
  reg u32 src2_34950;
  reg u32 src1_34953;
  reg u32 src2_34954;
  reg u32 src1_34957;
  reg u32 src2_34958;
  stack u32[5] smD_34962;
  reg u32 src1_34982;
  reg u32 src2_34983;
  reg u32 src1_34986;
  reg u32 src2_34987;
  reg u32 src1_34990;
  reg u32 src2_34991;
  reg u32 src1_34994;
  reg u32 src2_34995;
  reg u32 src1_35000;
  reg u32 src2_35001;
  reg u32 src1_35021;
  reg u32 src2_35022;
  reg u32 src1_35025;
  reg u32 src2_35026;
  reg u32 src1_35029;
  reg u32 src2_35030;
  reg u32 src1_35033;
  reg u32 src2_35034;
  reg u32 src1_35057;
  reg u32 src2_35058;
  reg u32 src1_35061;
  reg u32 src2_35062;
  reg u32 src1_35065;
  reg u32 src2_35066;
  reg u32 src1_35069;
  reg u32 src2_35070;
  reg u32 r7_35074;
  reg u32 src1_35076;
  reg u32 src2_35077;
  reg u32 strreg_35081;
  stack u32[5] stradr_35082;
  reg u32 src1_35099;
  reg u32 src2_35100;
  reg u32 src1_35103;
  reg u32 src2_35104;
  reg u32 src1_35107;
  reg u32 src2_35108;
  reg u32 src1_35111;
  reg u32 src2_35112;
  stack u32[5] smD_35116;
  stack u32[5] stradr_35121;
  reg u32 src1_35138;
  reg u32 src2_35139;
  reg u32 src1_35142;
  reg u32 src2_35143;
  reg u32 src1_35146;
  reg u32 src2_35147;
  reg u32 src1_35150;
  reg u32 src2_35151;
  stack u32[5] smD_35155;
  reg u32 r7_35156;
  reg u32 src1_35158;
  reg u32 src2_35159;
  stack u32[5] stradr_35164;
  reg u32 src1_35181;
  reg u32 src2_35182;
  reg u32 src1_35185;
  reg u32 src2_35186;
  reg u32 src1_35189;
  reg u32 src2_35190;
  reg u32 src1_35193;
  reg u32 src2_35194;
  stack u32[5] smD_35198;
  reg u32 src1_35201;
  reg u32 src2_35202;
  reg u32 r_35232;
  reg u32 r_35236;
  reg u32 r_35240;
  reg u32 r_35244;
  reg u32 r_35248;
  reg u32 src1_35268;
  reg u32 r1_35272;
  reg u32 src1_35285;
  reg u32 r1_35289;
  reg u32 src1_35302;
  reg u32 src2_35303;
  reg u32 r1_35306;
  reg u32 src1_35319;
  reg u32 src2_35320;
  reg u32 r1_35323;
  reg u32 src1_35328;
  reg u32 src2_35329;
  reg u32 src1_35332;
  reg u32 src2_35333;
  reg u32 r1_35345;
  reg u32 r_35367;
  reg u32 r_35371;
  reg u32 r_35375;
  reg u32 r_35379;
  reg u32 r_35383;
  reg u32 par_35384;
  reg u32 src1_35403;
  reg u32 r1_35407;
  reg u32 src1_35420;
  reg u32 r1_35424;
  reg u32 src1_35437;
  reg u32 src2_35438;
  reg u32 r1_35441;
  reg u32 src1_35454;
  reg u32 src2_35455;
  reg u32 r1_35458;
  reg u32 src1_35463;
  reg u32 src2_35464;
  reg u32 src1_35467;
  reg u32 src2_35468;
  reg u32 r1_35481;
  reg u32 r_35503;
  reg u32 r_35507;
  reg u32 r_35511;
  reg u32 r_35515;
  reg u32 r_35519;
  reg u32 src1_35539;
  reg u32 r1_35543;
  reg u32 src1_35556;
  reg u32 r1_35560;
  reg u32 src1_35573;
  reg u32 src2_35574;
  reg u32 r1_35577;
  reg u32 src1_35590;
  reg u32 src2_35591;
  reg u32 r1_35594;
  reg u32 src1_35599;
  reg u32 src2_35600;
  reg u32 src1_35603;
  reg u32 src2_35604;
  reg u32 r1_35616;
  reg u32 r_35638;
  reg u32 r_35642;
  reg u32 par_35643;
  reg u32 r_35646;
  reg u32 r_35650;
  reg u32 r_35654;
  reg u32 src1_35674;
  reg u32 r1_35678;
  reg u32 src1_35691;
  reg u32 r1_35695;
  reg u32 src1_35708;
  reg u32 src2_35709;
  reg u32 r1_35712;
  reg u32 src1_35725;
  reg u32 src2_35726;
  reg u32 r1_35729;
  reg u32 src1_35734;
  reg u32 src2_35735;
  reg u32 src1_35738;
  reg u32 src2_35739;
  reg u32 r1_35753;
  reg u32 r_35775;
  reg u32 r_35779;
  reg u32 r_35783;
  reg u32 par_35784;
  reg u32 r_35787;
  reg u32 r_35791;
  reg u32 src1_35811;
  reg u32 r1_35815;
  reg u32 src1_35828;
  reg u32 r1_35832;
  reg u32 src1_35845;
  reg u32 src2_35846;
  reg u32 r1_35849;
  reg u32 src1_35862;
  reg u32 src2_35863;
  reg u32 r1_35866;
  reg u32 r3_35869;
  reg u32 src1_35872;
  reg u32 src2_35873;
  reg u32 r5_35875;
  reg mut ptr u32[8] RCWT_line_35876;
  reg u32 r4_35877;
  reg u32 r3_35878;
  reg u32 r1_35890;
  reg u32 r_35912;
  reg u32 r_35916;
  reg u32 r_35920;
  reg u32 r_35924;
  reg u32 r_35928;
  reg u32 src1_35948;
  reg u32 r1_35952;
  reg u32 src1_35965;
  reg u32 r1_35969;
  reg u32 src1_35982;
  reg u32 src2_35983;
  reg u32 r1_35986;
  reg u32 src1_35999;
  reg u32 src2_36000;
  reg u32 r1_36003;
  reg u32 src1_36008;
  reg u32 src2_36009;
  reg u32 src1_36012;
  reg u32 src2_36013;
  reg u32 r1_36025;
  reg u32 r_36047;
  reg u32 r_36051;
  reg u32 r_36055;
  reg u32 r_36059;
  reg u32 r_36063;
  reg u32 par_36064;
  reg u32 src1_36083;
  reg u32 r1_36087;
  reg u32 src1_36100;
  reg u32 r1_36104;
  reg u32 src1_36117;
  reg u32 src2_36118;
  reg u32 r1_36121;
  reg u32 src1_36134;
  reg u32 src2_36135;
  reg u32 r1_36138;
  reg u32 src1_36143;
  reg u32 src2_36144;
  reg u32 src1_36147;
  reg u32 src2_36148;
  reg u32 r1_36161;
  reg u32 r_36183;
  reg u32 par_36184;
  reg u32 r_36187;
  reg u32 r_36191;
  reg u32 r_36195;
  reg u32 r_36199;
  reg u32 src1_36219;
  reg u32 r1_36223;
  reg u32 src1_36236;
  reg u32 r1_36240;
  reg u32 src1_36253;
  reg u32 src2_36254;
  reg u32 r1_36257;
  reg u32 src1_36270;
  reg u32 src2_36271;
  reg u32 r1_36274;
  reg u32 src1_36279;
  reg u32 src2_36280;
  reg u32 src1_36283;
  reg u32 src2_36284;
  reg u32 r1_36296;
  reg u32 r_36318;
  reg u32 r_36322;
  reg u32 par_36323;
  reg u32 r_36326;
  reg u32 r_36330;
  reg u32 r_36334;
  reg u32 par_36335;
  reg u32 src1_36354;
  reg u32 r1_36358;
  reg u32 src1_36371;
  reg u32 r1_36375;
  reg u32 src1_36388;
  reg u32 src2_36389;
  reg u32 r1_36392;
  reg u32 src1_36405;
  reg u32 src2_36406;
  reg u32 r1_36409;
  reg u32 src1_36414;
  reg u32 src2_36415;
  reg u32 src1_36418;
  reg u32 src2_36419;
  reg u32 r1_36433;
  reg u32 r_36455;
  reg u32 par_36456;
  reg u32 r_36459;
  reg u32 par_36460;
  reg u32 r_36463;
  reg u32 par_36464;
  reg u32 r_36467;
  reg u32 par_36468;
  reg u32 r_36471;
  reg u32 par_36472;
  reg u32 src1_36491;
  reg u32 r1_36495;
  reg u32 src1_36508;
  reg u32 r1_36512;
  reg u32 src1_36525;
  reg u32 src2_36526;
  reg u32 r1_36529;
  reg u32 src1_36542;
  reg u32 src2_36543;
  reg u32 r1_36546;
  reg u32 r3_36549;
  reg u32 src1_36552;
  reg u32 src2_36553;
  reg u32 r5_36555;
  reg mut ptr u32[8] RCWT_line_36556;
  reg u32 r4_36557;
  reg u32 r3_36558;
  stack u32[5] smD_36564;
  stack u32[5] smD_36567;
  stack const ptr u32[8] sRCWT_line_36568;
  reg u32 strreg_36571;
  reg u32 src1_36588;
  reg u32 src2_36589;
  reg u32 src1_36592;
  reg u32 src2_36593;
  reg u32 src1_36596;
  reg u32 src2_36597;
  reg u32 src1_36600;
  reg u32 src2_36601;
  reg u32 r3_36606;
  reg u32 src1_36624;
  reg u32 src2_36625;
  reg u32 src1_36628;
  reg u32 src2_36629;
  reg u32 src1_36632;
  reg u32 src2_36633;
  reg u32 src1_36636;
  reg u32 src2_36637;
  reg u32 src1_36643;
  reg u32 src2_36644;
  reg u32 strreg_36648;
  stack u32[5] stradr_36649;
  reg u32 src1_36666;
  reg u32 src2_36667;
  reg u32 src1_36670;
  reg u32 src2_36671;
  reg u32 src1_36674;
  reg u32 src2_36675;
  reg u32 src1_36678;
  reg u32 src2_36679;
  stack u32[5] smD_36683;
  reg u32 strreg_36687;
  stack u32[5] stradr_36688;
  reg u32 src1_36705;
  reg u32 src2_36706;
  reg u32 src1_36709;
  reg u32 src2_36710;
  reg u32 src1_36713;
  reg u32 src2_36714;
  reg u32 src1_36717;
  reg u32 src2_36718;
  stack u32[5] smD_36722;
  reg u32 r3_36723;
  reg u32 r2_36724;
  reg u32 src1_36742;
  reg u32 src2_36743;
  reg u32 src1_36746;
  reg u32 src2_36747;
  reg u32 src1_36750;
  reg u32 src2_36751;
  reg u32 src1_36754;
  reg u32 src2_36755;
  reg u32 src1_36760;
  reg u32 src2_36761;
  reg u32 r10_36763;
  reg u32 src1_36781;
  reg u32 src2_36782;
  reg u32 src1_36785;
  reg u32 src2_36786;
  reg u32 src1_36789;
  reg u32 src2_36790;
  reg u32 src1_36793;
  reg u32 src2_36794;
  reg u32 r14_36799;
  reg u32 src1_36817;
  reg u32 src2_36818;
  reg u32 src1_36821;
  reg u32 src2_36822;
  reg u32 src1_36825;
  reg u32 src2_36826;
  reg u32 src1_36829;
  reg u32 src2_36830;
  reg u32 r7_36834;
  reg u32 src1_36836;
  reg u32 src2_36837;
  reg u32 strreg_36841;
  stack u32[5] stradr_36842;
  reg u32 r5_36856;
  reg u32 r11_36857;
  reg u32 r12_36858;
  reg u32 src1_36859;
  reg u32 src2_36860;
  reg u32 src1_36863;
  reg u32 src1_36867;
  reg u32 src1_36871;
  stack u32[5] smD_36876;
  stack u32[5] stradr_36881;
  reg u32 src1_36898;
  reg u32 src2_36899;
  reg u32 src1_36902;
  reg u32 src2_36903;
  reg u32 src1_36906;
  reg u32 src2_36907;
  reg u32 src1_36910;
  reg u32 src2_36911;
  stack u32[5] smD_36915;
  reg u32 r7_36916;
  reg u32 src1_36918;
  reg u32 src2_36919;
  stack u32[5] stradr_36924;
  reg u32 src1_36941;
  reg u32 src2_36942;
  reg u32 src1_36945;
  reg u32 src2_36946;
  reg u32 src1_36949;
  reg u32 src2_36950;
  reg u32 src1_36953;
  reg u32 src2_36954;
  stack u32[5] smD_36958;
  reg u32 src2_36962;
  reg u32 r_36992;
  reg u32 r_36996;
  reg u32 r_37000;
  reg u32 r_37004;
  reg u32 r_37008;
  reg u32 src1_37028;
  reg u32 r1_37032;
  reg u32 src1_37045;
  reg u32 r1_37049;
  reg u32 src1_37062;
  reg u32 src2_37063;
  reg u32 r1_37066;
  reg u32 src1_37079;
  reg u32 src2_37080;
  reg u32 r1_37083;
  reg u32 src1_37088;
  reg u32 src2_37089;
  reg u32 src1_37092;
  reg u32 src2_37093;
  reg u32 r1_37105;
  reg u32 r_37127;
  reg u32 r_37131;
  reg u32 r_37135;
  reg u32 r_37139;
  reg u32 r_37143;
  reg u32 par_37144;
  reg u32 src1_37163;
  reg u32 r1_37167;
  reg u32 src1_37180;
  reg u32 r1_37184;
  reg u32 src1_37197;
  reg u32 src2_37198;
  reg u32 r1_37201;
  reg u32 src1_37214;
  reg u32 src2_37215;
  reg u32 r1_37218;
  reg u32 src1_37223;
  reg u32 src2_37224;
  reg u32 src1_37227;
  reg u32 src2_37228;
  reg u32 r1_37241;
  reg u32 r_37263;
  reg u32 r_37267;
  reg u32 r_37271;
  reg u32 r_37275;
  reg u32 r_37279;
  reg u32 src1_37299;
  reg u32 r1_37303;
  reg u32 src1_37316;
  reg u32 r1_37320;
  reg u32 src1_37333;
  reg u32 src2_37334;
  reg u32 r1_37337;
  reg u32 src1_37350;
  reg u32 src2_37351;
  reg u32 r1_37354;
  reg u32 src1_37359;
  reg u32 src2_37360;
  reg u32 src1_37363;
  reg u32 src2_37364;
  reg u32 r1_37376;
  reg u32 r_37398;
  reg u32 r_37402;
  reg u32 par_37403;
  reg u32 r_37406;
  reg u32 r_37410;
  reg u32 r_37414;
  reg u32 src1_37434;
  reg u32 r1_37438;
  reg u32 src1_37451;
  reg u32 r1_37455;
  reg u32 src1_37468;
  reg u32 src2_37469;
  reg u32 r1_37472;
  reg u32 src1_37485;
  reg u32 src2_37486;
  reg u32 r1_37489;
  reg u32 src1_37494;
  reg u32 src2_37495;
  reg u32 src1_37498;
  reg u32 src2_37499;
  reg u32 r1_37513;
  reg u32 r_37535;
  reg u32 r_37539;
  reg u32 r_37543;
  reg u32 r_37547;
  reg u32 r_37551;
  reg u32 src1_37571;
  reg u32 r1_37575;
  reg u32 src1_37588;
  reg u32 r1_37592;
  reg u32 src1_37605;
  reg u32 src2_37606;
  reg u32 r1_37609;
  reg u32 src1_37622;
  reg u32 src2_37623;
  reg u32 r1_37626;
  reg u32 r3_37629;
  reg u32 src1_37632;
  reg u32 src2_37633;
  reg u32 r5_37635;
  reg mut ptr u32[8] RCWT_line_37636;
  reg u32 r4_37637;
  reg u32 r3_37638;
  reg u32 r1_37650;
  reg u32 r_37672;
  reg u32 r_37676;
  reg u32 r_37680;
  reg u32 r_37684;
  reg u32 r_37688;
  reg u32 src1_37708;
  reg u32 r1_37712;
  reg u32 src1_37725;
  reg u32 r1_37729;
  reg u32 src1_37742;
  reg u32 src2_37743;
  reg u32 r1_37746;
  reg u32 src1_37759;
  reg u32 src2_37760;
  reg u32 r1_37763;
  reg u32 src1_37768;
  reg u32 src2_37769;
  reg u32 src1_37772;
  reg u32 src2_37773;
  reg u32 r1_37785;
  reg u32 r_37807;
  reg u32 r_37811;
  reg u32 r_37815;
  reg u32 r_37819;
  reg u32 r_37823;
  reg u32 par_37824;
  reg u32 src1_37843;
  reg u32 r1_37847;
  reg u32 src1_37860;
  reg u32 r1_37864;
  reg u32 src1_37877;
  reg u32 src2_37878;
  reg u32 r1_37881;
  reg u32 src1_37894;
  reg u32 src2_37895;
  reg u32 r1_37898;
  reg u32 src1_37903;
  reg u32 src2_37904;
  reg u32 src1_37907;
  reg u32 src2_37908;
  reg u32 r1_37921;
  reg u32 r_37943;
  reg u32 par_37944;
  reg u32 r_37947;
  reg u32 r_37951;
  reg u32 r_37955;
  reg u32 r_37959;
  reg u32 src1_37979;
  reg u32 r1_37983;
  reg u32 src1_37996;
  reg u32 r1_38000;
  reg u32 src1_38013;
  reg u32 src2_38014;
  reg u32 r1_38017;
  reg u32 src1_38030;
  reg u32 src2_38031;
  reg u32 r1_38034;
  reg u32 src1_38039;
  reg u32 src2_38040;
  reg u32 src1_38043;
  reg u32 src2_38044;
  reg u32 r1_38056;
  reg u32 r_38078;
  reg u32 r_38082;
  reg u32 par_38083;
  reg u32 r_38086;
  reg u32 r_38090;
  reg u32 r_38094;
  reg u32 src1_38114;
  reg u32 r1_38118;
  reg u32 src1_38131;
  reg u32 r1_38135;
  reg u32 src1_38148;
  reg u32 src2_38149;
  reg u32 r1_38152;
  reg u32 src1_38165;
  reg u32 src2_38166;
  reg u32 r1_38169;
  reg u32 src1_38174;
  reg u32 src2_38175;
  reg u32 src1_38178;
  reg u32 src2_38179;
  reg u32 r1_38193;
  reg u32 r_38215;
  reg u32 par_38216;
  reg u32 r_38219;
  reg u32 par_38220;
  reg u32 r_38223;
  reg u32 par_38224;
  reg u32 r_38227;
  reg u32 par_38228;
  reg u32 r_38231;
  reg u32 src1_38251;
  reg u32 r1_38255;
  reg u32 src1_38268;
  reg u32 r1_38272;
  reg u32 src1_38285;
  reg u32 src2_38286;
  reg u32 r1_38289;
  reg u32 src1_38302;
  reg u32 src2_38303;
  reg u32 r1_38306;
  reg u32 r3_38309;
  reg u32 src1_38312;
  reg u32 src2_38313;
  reg u32 r5_38315;
  reg mut ptr u32[8] RCWT_line_38316;
  reg u32 r4_38317;
  reg u32 r3_38318;
  stack u32[5] smD_38324;
  stack u32[5] smD_38327;
  reg u32 strreg_38331;
  reg u32 src1_38348;
  reg u32 src2_38349;
  reg u32 src1_38352;
  reg u32 src2_38353;
  reg u32 src1_38356;
  reg u32 src2_38357;
  reg u32 src1_38360;
  reg u32 src2_38361;
  reg u32 r3_38366;
  reg u32 src1_38384;
  reg u32 src2_38385;
  reg u32 src1_38388;
  reg u32 src2_38389;
  reg u32 src1_38392;
  reg u32 src2_38393;
  reg u32 src1_38396;
  reg u32 src2_38397;
  reg u32 src1_38403;
  reg u32 src2_38404;
  reg u32 strreg_38408;
  stack u32[5] stradr_38409;
  reg u32 src1_38426;
  reg u32 src2_38427;
  reg u32 src1_38430;
  reg u32 src2_38431;
  reg u32 src1_38434;
  reg u32 src2_38435;
  reg u32 src1_38438;
  reg u32 src2_38439;
  stack u32[5] smD_38443;
  reg u32 strreg_38447;
  stack u32[5] stradr_38448;
  reg u32 src1_38465;
  reg u32 src2_38466;
  reg u32 src1_38469;
  reg u32 src2_38470;
  reg u32 src1_38473;
  reg u32 src2_38474;
  reg u32 src1_38477;
  reg u32 src2_38478;
  stack u32[5] smD_38482;
  reg u32 src1_38502;
  reg u32 src2_38503;
  reg u32 src1_38506;
  reg u32 src2_38507;
  reg u32 src1_38510;
  reg u32 src2_38511;
  reg u32 src1_38514;
  reg u32 src2_38515;
  reg u32 src1_38520;
  reg u32 src2_38521;
  reg u32 src1_38541;
  reg u32 src2_38542;
  reg u32 src1_38545;
  reg u32 src2_38546;
  reg u32 src1_38549;
  reg u32 src2_38550;
  reg u32 src1_38553;
  reg u32 src2_38554;
  reg u32 src1_38577;
  reg u32 src2_38578;
  reg u32 src1_38581;
  reg u32 src2_38582;
  reg u32 src1_38585;
  reg u32 src2_38586;
  reg u32 src1_38589;
  reg u32 src2_38590;
  reg u32 r7_38594;
  reg u32 src1_38596;
  reg u32 src2_38597;
  reg u32 strreg_38601;
  stack u32[5] stradr_38602;
  reg u32 src1_38619;
  reg u32 src2_38620;
  reg u32 src1_38623;
  reg u32 src2_38624;
  reg u32 src1_38627;
  reg u32 src2_38628;
  reg u32 src1_38631;
  reg u32 src2_38632;
  stack u32[5] smD_38636;
  stack u32[5] stradr_38641;
  reg u32 src1_38658;
  reg u32 src2_38659;
  reg u32 src1_38662;
  reg u32 src2_38663;
  reg u32 src1_38666;
  reg u32 src2_38667;
  reg u32 src1_38670;
  reg u32 src2_38671;
  stack u32[5] smD_38675;
  reg u32 r7_38676;
  reg u32 src1_38678;
  reg u32 src2_38679;
  stack u32[5] stradr_38684;
  reg u32 src1_38701;
  reg u32 src2_38702;
  reg u32 src1_38705;
  reg u32 src2_38706;
  reg u32 src1_38709;
  reg u32 src2_38710;
  reg u32 src1_38713;
  reg u32 src2_38714;
  stack u32[5] smD_38718;
  reg u32 src1_38721;
  reg u32 src2_38722;
  reg u32 r_38752;
  reg u32 r_38756;
  reg u32 r_38760;
  reg u32 r_38764;
  reg u32 r_38768;
  reg u32 src1_38788;
  reg u32 r1_38792;
  reg u32 r1_38793;
  reg u32 src1_38806;
  reg u32 r1_38810;
  reg u32 r1_38811;
  reg u32 src1_38824;
  reg u32 src2_38825;
  reg u32 r1_38828;
  reg u32 r1_38829;
  reg u32 src1_38842;
  reg u32 src2_38843;
  reg u32 r1_38846;
  reg u32 r1_38847;
  reg u32 src1_38855;
  reg u32 src2_38856;
  reg u32 src1_38859;
  reg u32 src2_38860;
  reg u32 r1_38863;
  reg u32 r1_38874;
  reg u32 r_38896;
  reg u32 r_38900;
  reg u32 r_38904;
  reg u32 r_38908;
  reg u32 r_38912;
  reg u32 par_38913;
  reg u32 src1_38932;
  reg u32 r1_38936;
  reg u32 r1_38937;
  reg u32 src1_38950;
  reg u32 r1_38954;
  reg u32 r1_38955;
  reg u32 src1_38968;
  reg u32 src2_38969;
  reg u32 r1_38972;
  reg u32 r1_38973;
  reg u32 src1_38986;
  reg u32 src2_38987;
  reg u32 r1_38990;
  reg u32 src1_38998;
  reg u32 src2_38999;
  reg u32 src1_39002;
  reg u32 src2_39003;
  reg u32 r1_39006;
  reg u32 r1_39018;
  reg u32 r_39040;
  reg u32 r_39044;
  reg u32 r_39048;
  reg u32 r_39052;
  reg u32 r_39056;
  reg u32 src1_39076;
  reg u32 r1_39080;
  reg u32 r1_39081;
  reg u32 src1_39094;
  reg u32 r1_39098;
  reg u32 r1_39099;
  reg u32 src1_39112;
  reg u32 src2_39113;
  reg u32 r1_39116;
  reg u32 r1_39117;
  reg u32 src1_39130;
  reg u32 src2_39131;
  reg u32 r1_39134;
  reg u32 r1_39135;
  reg u32 src1_39143;
  reg u32 src2_39144;
  reg u32 src1_39147;
  reg u32 src2_39148;
  reg u32 r1_39151;
  reg u32 r1_39162;
  reg u32 r_39184;
  reg u32 r_39188;
  reg u32 par_39189;
  reg u32 r_39192;
  reg u32 r_39196;
  reg u32 r_39200;
  reg u32 src1_39220;
  reg u32 r1_39224;
  reg u32 r1_39225;
  reg u32 src1_39238;
  reg u32 r1_39242;
  reg u32 r1_39243;
  reg u32 src1_39256;
  reg u32 src2_39257;
  reg u32 r1_39260;
  reg u32 r1_39261;
  reg u32 src1_39274;
  reg u32 src2_39275;
  reg u32 r1_39278;
  reg u32 r1_39279;
  reg u32 src1_39287;
  reg u32 src2_39288;
  reg u32 src1_39291;
  reg u32 src2_39292;
  reg u32 r1_39295;
  reg u32 r1_39308;
  reg u32 r_39330;
  reg u32 r_39334;
  reg u32 r_39338;
  reg u32 par_39339;
  reg u32 r_39342;
  reg u32 r_39346;
  reg u32 src1_39366;
  reg u32 r1_39370;
  reg u32 r1_39371;
  reg u32 src1_39384;
  reg u32 r1_39388;
  reg u32 r1_39389;
  reg u32 src1_39402;
  reg u32 src2_39403;
  reg u32 r1_39406;
  reg u32 src1_39419;
  reg u32 src2_39420;
  reg u32 r1_39423;
  reg u32 r1_39424;
  reg u32 r3_39427;
  reg u32 src1_39430;
  reg u32 src2_39431;
  reg u32 r5_39433;
  reg mut ptr u32[8] RCWT_line_39434;
  reg u32 r4_39435;
  reg u32 r3_39436;
  reg u32 r1_39448;
  reg u32 r_39470;
  reg u32 r_39474;
  reg u32 r_39478;
  reg u32 r_39482;
  reg u32 r_39486;
  reg u32 src1_39506;
  reg u32 r1_39510;
  reg u32 r1_39511;
  reg u32 src1_39524;
  reg u32 r1_39528;
  reg u32 r1_39529;
  reg u32 src1_39542;
  reg u32 src2_39543;
  reg u32 r1_39546;
  reg u32 r1_39547;
  reg u32 src1_39560;
  reg u32 src2_39561;
  reg u32 r1_39564;
  reg u32 r1_39565;
  reg u32 src1_39573;
  reg u32 src2_39574;
  reg u32 src1_39577;
  reg u32 src2_39578;
  reg u32 r1_39581;
  reg u32 r1_39592;
  reg u32 r_39614;
  reg u32 r_39618;
  reg u32 r_39622;
  reg u32 r_39626;
  reg u32 r_39630;
  reg u32 par_39631;
  reg u32 src1_39650;
  reg u32 r1_39654;
  reg u32 r1_39655;
  reg u32 src1_39668;
  reg u32 r1_39672;
  reg u32 r1_39673;
  reg u32 src1_39686;
  reg u32 src2_39687;
  reg u32 r1_39690;
  reg u32 r1_39691;
  reg u32 src1_39704;
  reg u32 src2_39705;
  reg u32 r1_39708;
  reg u32 r1_39709;
  reg u32 src1_39717;
  reg u32 src2_39718;
  reg u32 src1_39721;
  reg u32 src2_39722;
  reg u32 r1_39725;
  reg u32 r1_39737;
  reg u32 r_39759;
  reg u32 par_39760;
  reg u32 r_39763;
  reg u32 r_39767;
  reg u32 r_39771;
  reg u32 r_39775;
  reg u32 src1_39795;
  reg u32 r1_39799;
  reg u32 r1_39800;
  reg u32 src1_39813;
  reg u32 r1_39817;
  reg u32 r1_39818;
  reg u32 src1_39831;
  reg u32 src2_39832;
  reg u32 r1_39835;
  reg u32 r1_39836;
  reg u32 src1_39849;
  reg u32 src2_39850;
  reg u32 r1_39853;
  reg u32 r1_39854;
  reg u32 src1_39862;
  reg u32 src2_39863;
  reg u32 src1_39866;
  reg u32 src2_39867;
  reg u32 r1_39870;
  reg u32 r1_39881;
  reg u32 r_39903;
  reg u32 r_39907;
  reg u32 par_39908;
  reg u32 r_39911;
  reg u32 r_39915;
  reg u32 r_39919;
  reg u32 par_39920;
  reg u32 src1_39939;
  reg u32 r1_39943;
  reg u32 r1_39944;
  reg u32 src1_39957;
  reg u32 r1_39961;
  reg u32 r1_39962;
  reg u32 src1_39975;
  reg u32 src2_39976;
  reg u32 r1_39979;
  reg u32 r1_39980;
  reg u32 src1_39993;
  reg u32 src2_39994;
  reg u32 r1_39997;
  reg u32 r1_39998;
  reg u32 src1_40006;
  reg u32 src2_40007;
  reg u32 src1_40010;
  reg u32 src2_40011;
  reg u32 r1_40014;
  reg u32 r1_40027;
  reg u32 r_40049;
  reg u32 par_40050;
  reg u32 r_40053;
  reg u32 par_40054;
  reg u32 r_40057;
  reg u32 par_40058;
  reg u32 r_40061;
  reg u32 par_40062;
  reg u32 r_40065;
  reg u32 par_40066;
  reg u32 src1_40085;
  reg u32 r1_40089;
  reg u32 r1_40090;
  reg u32 src1_40103;
  reg u32 r1_40107;
  reg u32 r1_40108;
  reg u32 src1_40121;
  reg u32 src2_40122;
  reg u32 r1_40125;
  reg u32 src1_40138;
  reg u32 src2_40139;
  reg u32 r1_40142;
  reg u32 r1_40143;
  reg u32 r3_40146;
  reg u32 src1_40149;
  reg u32 src2_40150;
  reg u32 r5_40152;
  reg mut ptr u32[8] RCWT_line_40153;
  reg u32 r4_40154;
  reg u32 r3_40155;
  reg u32 r1_40159;
  
  sRCWT_line_36568 = RCWT_line_1210; /* u8[32] */
  ArrayInit(smD_33051); /* length=20 u8[20] */
  smD_33053 = smD_33051; /* u8[20]:r */
  src1_33072 = state[#aligned u32 8]; /* u32 */
  src2_33073 = state[#aligned u32 18]; /* u32 */
  src2_33077 = state[#aligned u32 28]; /* u32 */
  src2_33081 = state[#aligned u32 38]; /* u32 */
  src2_33085 = state[#aligned u32 48]; /* u32 */
  src1_33076 = (src1_33072 ^ 32u src2_33073); /* u32 */
  src1_33080 = (src1_33076 ^ 32u src2_33077); /* u32 */
  src1_33084 = (src1_33080 ^ 32u src2_33081); /* u32 */
  src1_33125 = (src1_33084 ^ 32u src2_33085); /* u32 */
  src1_33107 = state[#aligned u32 3]; /* u32 */
  src2_33108 = state[#aligned u32 13]; /* u32 */
  src2_33112 = state[#aligned u32 23]; /* u32 */
  src2_33116 = state[#aligned u32 33]; /* u32 */
  src2_33120 = state[#aligned u32 43]; /* u32 */
  src1_33111 = (src1_33107 ^ 32u src2_33108); /* u32 */
  src1_33115 = (src1_33111 ^ 32u src2_33112); /* u32 */
  src1_33119 = (src1_33115 ^ 32u src2_33116); /* u32 */
  src2_33126 = (src1_33119 ^ 32u src2_33120); /* u32 */
  strreg_33130 = (src1_33125 ^ 32u (src2_33126 >>r 32u ((8u) 31))); /* u32 */
  stradr_33131 = smD_33053; /* u8[20]:r */
  src1_33148 = state[#aligned u32 5]; /* u32 */
  src2_33149 = state[#aligned u32 15]; /* u32 */
  src2_33153 = state[#aligned u32 25]; /* u32 */
  src2_33157 = state[#aligned u32 35]; /* u32 */
  src2_33161 = state[#aligned u32 45]; /* u32 */
  stradr_33131[#aligned u32 0] = strreg_33130; /* u32 */
  src1_33152 = (src1_33148 ^ 32u src2_33149); /* u32 */
  src1_33156 = (src1_33152 ^ 32u src2_33153); /* u32 */
  src1_33160 = (src1_33156 ^ 32u src2_33157); /* u32 */
  src2_33243 = (src1_33160 ^ 32u src2_33161); /* u32 */
  smD_33165 = stradr_33131; /* u8[20]:r */
  strreg_33169 = (src1_33125 ^ 32u src2_33243); /* u32 */
  stradr_33170 = smD_33165; /* u8[20]:r */
  src1_33187 = state[#aligned u32 6]; /* u32 */
  src2_33188 = state[#aligned u32 16]; /* u32 */
  src2_33192 = state[#aligned u32 26]; /* u32 */
  src2_33196 = state[#aligned u32 36]; /* u32 */
  src2_33200 = state[#aligned u32 46]; /* u32 */
  stradr_33170[#aligned u32 3] = strreg_33169; /* u32 */
  src1_33191 = (src1_33187 ^ 32u src2_33188); /* u32 */
  src1_33195 = (src1_33191 ^ 32u src2_33192); /* u32 */
  src1_33199 = (src1_33195 ^ 32u src2_33196); /* u32 */
  src1_33441 = (src1_33199 ^ 32u src2_33200); /* u32 */
  smD_33204 = stradr_33170; /* u8[20]:r */
  par_34024 = (src2_33126 ^ 32u src1_33441); /* u32 */
  src1_33224 = state[#aligned u32 0]; /* u32 */
  src2_33225 = state[#aligned u32 10]; /* u32 */
  src2_33229 = state[#aligned u32 20]; /* u32 */
  src2_33233 = state[#aligned u32 30]; /* u32 */
  src2_33237 = state[#aligned u32 40]; /* u32 */
  src1_33228 = (src1_33224 ^ 32u src2_33225); /* u32 */
  src1_33232 = (src1_33228 ^ 32u src2_33229); /* u32 */
  src1_33236 = (src1_33232 ^ 32u src2_33233); /* u32 */
  src1_33242 = (src1_33236 ^ 32u src2_33237); /* u32 */
  par_34575 = (src1_33242 ^ 32u (src2_33243 >>r 32u ((8u) 31))); /* u32 */
  src1_33263 = state[#aligned u32 7]; /* u32 */
  src2_33264 = state[#aligned u32 17]; /* u32 */
  src2_33268 = state[#aligned u32 27]; /* u32 */
  src2_33272 = state[#aligned u32 37]; /* u32 */
  src2_33276 = state[#aligned u32 47]; /* u32 */
  src1_33267 = (src1_33263 ^ 32u src2_33264); /* u32 */
  src1_33271 = (src1_33267 ^ 32u src2_33268); /* u32 */
  src1_33275 = (src1_33271 ^ 32u src2_33272); /* u32 */
  src2_33318 = (src1_33275 ^ 32u src2_33276); /* u32 */
  par_34712 = (src2_33318 ^ 32u src1_33242); /* u32 */
  src1_33299 = state[#aligned u32 2]; /* u32 */
  src2_33300 = state[#aligned u32 12]; /* u32 */
  src2_33304 = state[#aligned u32 22]; /* u32 */
  src2_33308 = state[#aligned u32 32]; /* u32 */
  src2_33312 = state[#aligned u32 42]; /* u32 */
  src1_33303 = (src1_33299 ^ 32u src2_33300); /* u32 */
  src1_33307 = (src1_33303 ^ 32u src2_33304); /* u32 */
  src1_33311 = (src1_33307 ^ 32u src2_33308); /* u32 */
  src1_33317 = (src1_33311 ^ 32u src2_33312); /* u32 */
  strreg_33322 = (src1_33317 ^ 32u (src2_33318 >>r 32u ((8u) 31))); /* u32 */
  stradr_33323 = smD_33204; /* u8[20]:r */
  src1_33340 = state[#aligned u32 9]; /* u32 */
  src2_33341 = state[#aligned u32 19]; /* u32 */
  src2_33345 = state[#aligned u32 29]; /* u32 */
  src2_33349 = state[#aligned u32 39]; /* u32 */
  src2_33353 = state[#aligned u32 49]; /* u32 */
  stradr_33323[#aligned u32 4] = strreg_33322; /* u32 */
  src1_33344 = (src1_33340 ^ 32u src2_33341); /* u32 */
  src1_33348 = (src1_33344 ^ 32u src2_33345); /* u32 */
  src1_33352 = (src1_33348 ^ 32u src2_33349); /* u32 */
  src2_33399 = (src1_33352 ^ 32u src2_33353); /* u32 */
  smD_33357 = stradr_33323; /* u8[20]:r */
  par_33624 = (src2_33399 ^ 32u src1_33317); /* u32 */
  stradr_33362 = smD_33357; /* u8[20]:r */
  src1_33379 = state[#aligned u32 4]; /* u32 */
  src2_33380 = state[#aligned u32 14]; /* u32 */
  src2_33384 = state[#aligned u32 24]; /* u32 */
  src2_33388 = state[#aligned u32 34]; /* u32 */
  src2_33392 = state[#aligned u32 44]; /* u32 */
  stradr_33362[#aligned u32 1] = par_33624; /* u32 */
  src1_33383 = (src1_33379 ^ 32u src2_33380); /* u32 */
  src1_33387 = (src1_33383 ^ 32u src2_33384); /* u32 */
  src1_33391 = (src1_33387 ^ 32u src2_33388); /* u32 */
  src1_33398 = (src1_33391 ^ 32u src2_33392); /* u32 */
  smD_33396 = stradr_33362; /* u8[20]:r */
  par_33883 = (src1_33398 ^ 32u (src2_33399 >>r 32u ((8u) 31))); /* u32 */
  stradr_33404 = smD_33396; /* u8[20]:r */
  src1_33421 = state[#aligned u32 1]; /* u32 */
  src2_33422 = state[#aligned u32 11]; /* u32 */
  src2_33426 = state[#aligned u32 21]; /* u32 */
  src2_33430 = state[#aligned u32 31]; /* u32 */
  src2_33434 = state[#aligned u32 41]; /* u32 */
  stradr_33404[#aligned u32 2] = par_33883; /* u32 */
  src1_33425 = (src1_33421 ^ 32u src2_33422); /* u32 */
  src1_33429 = (src1_33425 ^ 32u src2_33426); /* u32 */
  src1_33433 = (src1_33429 ^ 32u src2_33430); /* u32 */
  src2_33442 = (src1_33433 ^ 32u src2_33434); /* u32 */
  smD_33438 = stradr_33404; /* u8[20]:r */
  par_34700 = (src2_33442 ^ 32u src1_33398); /* u32 */
  par_34424 = (src1_33441 ^ 32u (src2_33442 >>r 32u ((8u) 31))); /* u32 */
  r_33472 = state[#aligned u32 6]; /* u32 */
  r_33476 = state[#aligned u32 18]; /* u32 */
  r_33480 = state[#aligned u32 21]; /* u32 */
  r_33484 = state[#aligned u32 33]; /* u32 */
  r_33488 = state[#aligned u32 45]; /* u32 */
  src2_33569 = (par_33883 ^ 32u r_33472); /* u32 */
  src1_33568 = (par_34424 ^ 32u r_33476); /* u32 */
  src2_33543 = (par_33624 ^ 32u r_33480); /* u32 */
  src2_33560 = (par_34700 ^ 32u r_33484); /* u32 */
  src2_33573 = (par_34024 ^ 32u r_33488); /* u32 */
  src1_33508 = #BIC(src2_33543, (src1_33568 >>r 32u ((8u) 24))); /* :k */
  r1_33512 = (src1_33508 ^ 32u (src2_33569 >>r 32u ((8u) 20))); /* u32 */
  state[#aligned u32 21] = r1_33512; /* u32 */
  src1_33525 = #BIC(src2_33560, (src2_33543 >>r 32u ((8u) 21))); /* :k */
  r1_33529 = (src1_33525 ^ 32u (src1_33568 >>r 32u ((8u) 13))); /* u32 */
  state[#aligned u32 33] = r1_33529; /* u32 */
  src1_33542 = #BIC(src2_33573, (src2_33560 >>r 32u ((8u) 8))); /* :k */
  r1_33546 = (src1_33542 ^ 32u (src2_33543 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 45] = r1_33546; /* u32 */
  src1_33559 = #BIC(src2_33569, (src2_33573 >>r 32u ((8u) 15))); /* :k */
  r1_33563 = (src1_33559 ^ 32u (src2_33560 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 6] = r1_33563; /* u32 */
  src1_33572 = #BIC(src1_33568, (src2_33569 >>r 32u ((8u) 28))); /* :k */
  r1_33585 = (src1_33572 ^ 32u (src2_33573 >>r 32u ((8u) 11))); /* u32 */
  r_33607 = state[#aligned u32 2]; /* u32 */
  r_33611 = state[#aligned u32 15]; /* u32 */
  r_33615 = state[#aligned u32 26]; /* u32 */
  r_33619 = state[#aligned u32 39]; /* u32 */
  r_33623 = state[#aligned u32 41]; /* u32 */
  state[#aligned u32 18] = r1_33585; /* u32 */
  src2_33704 = (par_34575 ^ 32u r_33607); /* u32 */
  src1_33703 = (par_34024 ^ 32u r_33611); /* u32 */
  src2_33678 = (par_33883 ^ 32u r_33615); /* u32 */
  src2_33695 = (par_34712 ^ 32u r_33619); /* u32 */
  src2_33708 = (par_33624 ^ 32u r_33623); /* u32 */
  src1_33643 = #BIC(src2_33678, (src1_33703 >>r 32u ((8u) 9))); /* :k */
  r1_33647 = (src1_33643 ^ 32u (src2_33704 >>r 32u ((8u) 12))); /* u32 */
  state[#aligned u32 41] = r1_33647; /* u32 */
  src1_33660 = #BIC(src2_33695, (src2_33678 >>r 32u ((8u) 24))); /* :k */
  r1_33664 = (src1_33660 ^ 32u (src1_33703 >>r 32u ((8u) 1))); /* u32 */
  state[#aligned u32 2] = r1_33664; /* u32 */
  src1_33677 = #BIC(src2_33708, (src2_33695 >>r 32u ((8u) 5))); /* :k */
  r1_33681 = (src1_33677 ^ 32u (src2_33678 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 15] = r1_33681; /* u32 */
  src1_33694 = #BIC(src2_33704, (src2_33708 >>r 32u ((8u) 23))); /* :k */
  r1_33698 = (src1_33694 ^ 32u (src2_33695 >>r 32u ((8u) 28))); /* u32 */
  state[#aligned u32 26] = r1_33698; /* u32 */
  src1_33707 = #BIC(src1_33703, (src2_33704 >>r 32u ((8u) 3))); /* :k */
  r1_33721 = (src1_33707 ^ 32u (src2_33708 >>r 32u ((8u) 26))); /* u32 */
  par_34304 = smD_33438[#aligned u32 0]; /* u32 */
  r_33743 = state[#aligned u32 9]; /* u32 */
  r_33747 = state[#aligned u32 10]; /* u32 */
  r_33751 = state[#aligned u32 22]; /* u32 */
  r_33755 = state[#aligned u32 35]; /* u32 */
  r_33759 = state[#aligned u32 46]; /* u32 */
  state[#aligned u32 39] = r1_33721; /* u32 */
  src2_33840 = (par_34712 ^ 32u r_33743); /* u32 */
  src1_33839 = (par_34304 ^ 32u r_33747); /* u32 */
  src2_33814 = (par_34575 ^ 32u r_33751); /* u32 */
  src2_33831 = (par_34024 ^ 32u r_33755); /* u32 */
  src2_33844 = (par_33883 ^ 32u r_33759); /* u32 */
  src1_33779 = #BIC(src2_33814, (src1_33839 >>r 32u ((8u) 19))); /* :k */
  r1_33783 = (src1_33779 ^ 32u (src2_33840 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 10] = r1_33783; /* u32 */
  src1_33796 = #BIC(src2_33831, (src2_33814 >>r 32u ((8u) 3))); /* :k */
  r1_33800 = (src1_33796 ^ 32u (src1_33839 >>r 32u ((8u) 22))); /* u32 */
  state[#aligned u32 22] = r1_33800; /* u32 */
  src1_33813 = #BIC(src2_33844, (src2_33831 >>r 32u ((8u) 20))); /* :k */
  r1_33817 = (src1_33813 ^ 32u (src2_33814 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 35] = r1_33817; /* u32 */
  src1_33830 = #BIC(src2_33840, (src2_33844 >>r 32u ((8u) 18))); /* :k */
  r1_33834 = (src1_33830 ^ 32u (src2_33831 >>r 32u ((8u) 6))); /* u32 */
  state[#aligned u32 46] = r1_33834; /* u32 */
  src1_33843 = #BIC(src1_33839, (src2_33840 >>r 32u ((8u) 4))); /* :k */
  r1_33856 = (src1_33843 ^ 32u (src2_33844 >>r 32u ((8u) 22))); /* u32 */
  r_33878 = state[#aligned u32 5]; /* u32 */
  r_33882 = state[#aligned u32 16]; /* u32 */
  r_33886 = state[#aligned u32 28]; /* u32 */
  r_33890 = state[#aligned u32 30]; /* u32 */
  r_33894 = state[#aligned u32 43]; /* u32 */
  state[#aligned u32 9] = r1_33856; /* u32 */
  src2_33975 = (par_34024 ^ 32u r_33878); /* u32 */
  src1_33974 = (par_33883 ^ 32u r_33882); /* u32 */
  src2_33949 = (par_34424 ^ 32u r_33886); /* u32 */
  src2_33966 = (par_34304 ^ 32u r_33890); /* u32 */
  src2_33979 = (par_34700 ^ 32u r_33894); /* u32 */
  src1_33914 = #BIC(src2_33949, (src1_33974 >>r 32u ((8u) 24))); /* :k */
  r1_33918 = (src1_33914 ^ 32u (src2_33975 >>r 32u ((8u) 20))); /* u32 */
  state[#aligned u32 30] = r1_33918; /* u32 */
  src1_33931 = #BIC(src2_33966, (src2_33949 >>r 32u ((8u) 1))); /* :k */
  r1_33935 = (src1_33931 ^ 32u (src1_33974 >>r 32u ((8u) 25))); /* u32 */
  state[#aligned u32 43] = r1_33935; /* u32 */
  src1_33948 = #BIC(src2_33979, (src2_33966 >>r 32u ((8u) 13))); /* :k */
  r1_33952 = (src1_33948 ^ 32u (src2_33949 >>r 32u ((8u) 14))); /* u32 */
  state[#aligned u32 5] = r1_33952; /* u32 */
  src1_33965 = #BIC(src2_33975, (src2_33979 >>r 32u ((8u) 30))); /* :k */
  r1_33969 = (src1_33965 ^ 32u (src2_33966 >>r 32u ((8u) 11))); /* u32 */
  state[#aligned u32 16] = r1_33969; /* u32 */
  src1_33978 = #BIC(src1_33974, (src2_33975 >>r 32u ((8u) 28))); /* :k */
  r1_33993 = (src1_33978 ^ 32u (src2_33979 >>r 32u ((8u) 26))); /* u32 */
  par_34563 = smD_33438[#aligned u32 3]; /* u32 */
  r_34015 = state[#aligned u32 0]; /* u32 */
  r_34019 = state[#aligned u32 12]; /* u32 */
  r_34023 = state[#aligned u32 25]; /* u32 */
  r_34027 = state[#aligned u32 37]; /* u32 */
  r_34031 = state[#aligned u32 48]; /* u32 */
  state[#aligned u32 28] = r1_33993; /* u32 */
  r3_34109 = (par_34304 ^ 32u r_34015); /* u32 */
  src2_34113 = (par_34575 ^ 32u r_34019); /* u32 */
  src1_34112 = (par_34024 ^ 32u r_34023); /* u32 */
  src2_34086 = (par_34563 ^ 32u r_34027); /* u32 */
  src2_34103 = (par_34424 ^ 32u r_34031); /* u32 */
  src1_34051 = #BIC(src2_34086, (src1_34112 >>r 32u ((8u) 21))); /* :k */
  r1_34055 = (src1_34051 ^ 32u (src2_34113 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 12] = r1_34055; /* u32 */
  src1_34068 = #BIC(src2_34103, (src2_34086 >>r 32u ((8u) 28))); /* :k */
  r1_34072 = (src1_34068 ^ 32u (src1_34112 >>r 32u ((8u) 17))); /* u32 */
  state[#aligned u32 25] = r1_34072; /* u32 */
  src1_34085 = #BIC(r3_34109, (src2_34103 >>r 32u ((8u) 25))); /* :k */
  r1_34089 = (src1_34085 ^ 32u (src2_34086 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 37] = r1_34089; /* u32 */
  src1_34102 = #BIC(src2_34113, (r3_34109 >>r 32u ((8u) 22))); /* :k */
  r1_34106 = (src1_34102 ^ 32u (src2_34103 >>r 32u ((8u) 15))); /* u32 */
  state[#aligned u32 48] = r1_34106; /* u32 */
  r5_34115 = #BIC(src1_34112, src2_34113); /* :k */
  RCWT_line_34116 = sRCWT_line_36568; /* u8[32] */
  r4_34117 = RCWT_line_34116[#aligned u32 0]; /* u32 */
  r3_34118 = (r3_34109 ^ 32u (r5_34115 >>r 32u ((8u) 10))); /* u32 */
  r1_34130 = (r4_34117 ^ 32u r3_34118); /* u32 */
  par_34704 = smD_33438[#aligned u32 4]; /* u32 */
  r_34152 = state[#aligned u32 7]; /* u32 */
  r_34156 = state[#aligned u32 19]; /* u32 */
  r_34160 = state[#aligned u32 20]; /* u32 */
  r_34164 = state[#aligned u32 32]; /* u32 */
  r_34168 = state[#aligned u32 44]; /* u32 */
  state[#aligned u32 0] = r1_34130; /* u32 */
  src2_34249 = (par_34563 ^ 32u r_34152); /* u32 */
  src1_34248 = (par_34712 ^ 32u r_34156); /* u32 */
  src2_34223 = (par_34304 ^ 32u r_34160); /* u32 */
  src2_34240 = (par_34575 ^ 32u r_34164); /* u32 */
  src2_34253 = (par_34704 ^ 32u r_34168); /* u32 */
  src1_34188 = #BIC(src2_34223, (src1_34248 >>r 32u ((8u) 23))); /* :k */
  r1_34192 = (src1_34188 ^ 32u (src2_34249 >>r 32u ((8u) 19))); /* u32 */
  state[#aligned u32 20] = r1_34192; /* u32 */
  src1_34205 = #BIC(src2_34240, (src2_34223 >>r 32u ((8u) 21))); /* :k */
  r1_34209 = (src1_34205 ^ 32u (src1_34248 >>r 32u ((8u) 12))); /* u32 */
  state[#aligned u32 32] = r1_34209; /* u32 */
  src1_34222 = #BIC(src2_34253, (src2_34240 >>r 32u ((8u) 8))); /* :k */
  r1_34226 = (src1_34222 ^ 32u (src2_34223 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 44] = r1_34226; /* u32 */
  src1_34239 = #BIC(src2_34249, (src2_34253 >>r 32u ((8u) 16))); /* :k */
  r1_34243 = (src1_34239 ^ 32u (src2_34240 >>r 32u ((8u) 24))); /* u32 */
  state[#aligned u32 7] = r1_34243; /* u32 */
  src1_34252 = #BIC(src1_34248, (src2_34249 >>r 32u ((8u) 28))); /* :k */
  r1_34265 = (src1_34252 ^ 32u (src2_34253 >>r 32u ((8u) 12))); /* u32 */
  r_34287 = state[#aligned u32 3]; /* u32 */
  r_34291 = state[#aligned u32 14]; /* u32 */
  r_34295 = state[#aligned u32 27]; /* u32 */
  r_34299 = state[#aligned u32 38]; /* u32 */
  r_34303 = state[#aligned u32 40]; /* u32 */
  state[#aligned u32 19] = r1_34265; /* u32 */
  src2_34384 = (par_34700 ^ 32u r_34287); /* u32 */
  src1_34383 = (par_34704 ^ 32u r_34291); /* u32 */
  src2_34358 = (par_34563 ^ 32u r_34295); /* u32 */
  src2_34375 = (par_34424 ^ 32u r_34299); /* u32 */
  src2_34388 = (par_34304 ^ 32u r_34303); /* u32 */
  src1_34323 = #BIC(src2_34358, (src1_34383 >>r 32u ((8u) 10))); /* :k */
  r1_34327 = (src1_34323 ^ 32u (src2_34384 >>r 32u ((8u) 12))); /* u32 */
  state[#aligned u32 40] = r1_34327; /* u32 */
  src1_34340 = #BIC(src2_34375, (src2_34358 >>r 32u ((8u) 23))); /* :k */
  r1_34344 = (src1_34340 ^ 32u (src1_34383 >>r 32u ((8u) 1))); /* u32 */
  state[#aligned u32 3] = r1_34344; /* u32 */
  src1_34357 = #BIC(src2_34388, (src2_34375 >>r 32u ((8u) 5))); /* :k */
  r1_34361 = (src1_34357 ^ 32u (src2_34358 >>r 32u ((8u) 28))); /* u32 */
  state[#aligned u32 14] = r1_34361; /* u32 */
  src1_34374 = #BIC(src2_34384, (src2_34388 >>r 32u ((8u) 24))); /* :k */
  r1_34378 = (src1_34374 ^ 32u (src2_34375 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 27] = r1_34378; /* u32 */
  src1_34387 = #BIC(src1_34383, (src2_34384 >>r 32u ((8u) 2))); /* :k */
  r1_34401 = (src1_34387 ^ 32u (src2_34388 >>r 32u ((8u) 26))); /* u32 */
  par_34696 = smD_33438[#aligned u32 1]; /* u32 */
  r_34423 = state[#aligned u32 8]; /* u32 */
  r_34427 = state[#aligned u32 11]; /* u32 */
  r_34431 = state[#aligned u32 23]; /* u32 */
  r_34435 = state[#aligned u32 34]; /* u32 */
  r_34439 = state[#aligned u32 47]; /* u32 */
  state[#aligned u32 38] = r1_34401; /* u32 */
  src2_34520 = (par_34424 ^ 32u r_34423); /* u32 */
  src1_34519 = (par_34696 ^ 32u r_34427); /* u32 */
  src2_34494 = (par_34700 ^ 32u r_34431); /* u32 */
  src2_34511 = (par_34704 ^ 32u r_34435); /* u32 */
  src2_34524 = (par_34563 ^ 32u r_34439); /* u32 */
  src1_34459 = #BIC(src2_34494, (src1_34519 >>r 32u ((8u) 19))); /* :k */
  r1_34463 = (src1_34459 ^ 32u (src2_34520 >>r 32u ((8u) 24))); /* u32 */
  state[#aligned u32 11] = r1_34463; /* u32 */
  src1_34476 = #BIC(src2_34511, (src2_34494 >>r 32u ((8u) 2))); /* :k */
  r1_34480 = (src1_34476 ^ 32u (src1_34519 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 23] = r1_34480; /* u32 */
  src1_34493 = #BIC(src2_34524, (src2_34511 >>r 32u ((8u) 21))); /* :k */
  r1_34497 = (src1_34493 ^ 32u (src2_34494 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 34] = r1_34497; /* u32 */
  src1_34510 = #BIC(src2_34520, (src2_34524 >>r 32u ((8u) 17))); /* :k */
  r1_34514 = (src1_34510 ^ 32u (src2_34511 >>r 32u ((8u) 6))); /* u32 */
  state[#aligned u32 47] = r1_34514; /* u32 */
  src1_34523 = #BIC(src1_34519, (src2_34520 >>r 32u ((8u) 5))); /* :k */
  r1_34536 = (src1_34523 ^ 32u (src2_34524 >>r 32u ((8u) 22))); /* u32 */
  r_34558 = state[#aligned u32 4]; /* u32 */
  r_34562 = state[#aligned u32 17]; /* u32 */
  r_34566 = state[#aligned u32 29]; /* u32 */
  r_34570 = state[#aligned u32 31]; /* u32 */
  r_34574 = state[#aligned u32 42]; /* u32 */
  state[#aligned u32 8] = r1_34536; /* u32 */
  src2_34655 = (par_34704 ^ 32u r_34558); /* u32 */
  src1_34654 = (par_34563 ^ 32u r_34562); /* u32 */
  src2_34629 = (par_34712 ^ 32u r_34566); /* u32 */
  src2_34646 = (par_34696 ^ 32u r_34570); /* u32 */
  src2_34659 = (par_34575 ^ 32u r_34574); /* u32 */
  src1_34594 = #BIC(src2_34629, (src1_34654 >>r 32u ((8u) 24))); /* :k */
  r1_34598 = (src1_34594 ^ 32u (src2_34655 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 31] = r1_34598; /* u32 */
  src1_34611 = #BIC(src2_34646, (src2_34629 >>r 32u ((8u) 1))); /* :k */
  r1_34615 = (src1_34611 ^ 32u (src1_34654 >>r 32u ((8u) 25))); /* u32 */
  state[#aligned u32 42] = r1_34615; /* u32 */
  src1_34628 = #BIC(src2_34659, (src2_34646 >>r 32u ((8u) 12))); /* :k */
  r1_34632 = (src1_34628 ^ 32u (src2_34629 >>r 32u ((8u) 13))); /* u32 */
  state[#aligned u32 4] = r1_34632; /* u32 */
  src1_34645 = #BIC(src2_34655, (src2_34659 >>r 32u ((8u) 30))); /* :k */
  r1_34649 = (src1_34645 ^ 32u (src2_34646 >>r 32u ((8u) 10))); /* u32 */
  state[#aligned u32 17] = r1_34649; /* u32 */
  src1_34658 = #BIC(src1_34654, (src2_34655 >>r 32u ((8u) 29))); /* :k */
  r1_34673 = (src1_34658 ^ 32u (src2_34659 >>r 32u ((8u) 27))); /* u32 */
  par_34708 = smD_33438[#aligned u32 2]; /* u32 */
  r_34695 = state[#aligned u32 1]; /* u32 */
  r_34699 = state[#aligned u32 13]; /* u32 */
  r_34703 = state[#aligned u32 24]; /* u32 */
  r_34707 = state[#aligned u32 36]; /* u32 */
  r_34711 = state[#aligned u32 49]; /* u32 */
  state[#aligned u32 29] = r1_34673; /* u32 */
  r3_34789 = (par_34696 ^ 32u r_34695); /* u32 */
  src2_34793 = (par_34700 ^ 32u r_34699); /* u32 */
  src1_34792 = (par_34704 ^ 32u r_34703); /* u32 */
  src2_34766 = (par_34708 ^ 32u r_34707); /* u32 */
  src2_34783 = (par_34712 ^ 32u r_34711); /* u32 */
  src1_34731 = #BIC(src2_34766, (src1_34792 >>r 32u ((8u) 21))); /* :k */
  r1_34735 = (src1_34731 ^ 32u (src2_34793 >>r 32u ((8u) 20))); /* u32 */
  state[#aligned u32 13] = r1_34735; /* u32 */
  src1_34748 = #BIC(src2_34783, (src2_34766 >>r 32u ((8u) 29))); /* :k */
  r1_34752 = (src1_34748 ^ 32u (src1_34792 >>r 32u ((8u) 18))); /* u32 */
  state[#aligned u32 24] = r1_34752; /* u32 */
  src1_34765 = #BIC(r3_34789, (src2_34783 >>r 32u ((8u) 25))); /* :k */
  r1_34769 = (src1_34765 ^ 32u (src2_34766 >>r 32u ((8u) 22))); /* u32 */
  state[#aligned u32 36] = r1_34769; /* u32 */
  src1_34782 = #BIC(src2_34793, (r3_34789 >>r 32u ((8u) 22))); /* :k */
  r1_34786 = (src1_34782 ^ 32u (src2_34783 >>r 32u ((8u) 15))); /* u32 */
  state[#aligned u32 49] = r1_34786; /* u32 */
  r5_34795 = #BIC(src1_34792, (src2_34793 >>r 32u ((8u) 31))); /* :k */
  RCWT_line_34796 = sRCWT_line_36568; /* u8[32] */
  r4_34797 = RCWT_line_34796[#aligned u32 1]; /* u32 */
  r3_34798 = (r3_34789 ^ 32u (r5_34795 >>r 32u ((8u) 11))); /* u32 */
  strreg_34811 = (r4_34797 ^ 32u r3_34798); /* u32 */
  smD_34804 = smD_33438; /* u8[20]:r */
  smD_34807 = smD_34804; /* u8[20]:r */
  src1_34828 = state[#aligned u32 48]; /* u32 */
  src2_34829 = state[#aligned u32 18]; /* u32 */
  src2_34833 = state[#aligned u32 38]; /* u32 */
  src2_34837 = state[#aligned u32 9]; /* u32 */
  src2_34841 = state[#aligned u32 29]; /* u32 */
  state[#aligned u32 1] = strreg_34811; /* u32 */
  src1_34832 = (src1_34828 ^ 32u (src2_34829 >>r 32u ((8u) 12))); /* u32 */
  src1_34836 = (src1_34832 ^ 32u (src2_34833 >>r 32u ((8u) 19))); /* u32 */
  src1_34840 = (src1_34836 ^ 32u (src2_34837 >>r 32u ((8u) 4))); /* u32 */
  r3_34846 = (src1_34840 ^ 32u (src2_34841 >>r 32u ((8u) 26))); /* u32 */
  src1_34864 = state[#aligned u32 13]; /* u32 */
  src2_34865 = state[#aligned u32 32]; /* u32 */
  src2_34869 = state[#aligned u32 2]; /* u32 */
  src2_34873 = state[#aligned u32 23]; /* u32 */
  src2_34877 = state[#aligned u32 43]; /* u32 */
  src1_34868 = (src1_34864 ^ 32u (src2_34865 >>r 32u ((8u) 20))); /* u32 */
  src1_34872 = (src1_34868 ^ 32u (src2_34869 >>r 32u ((8u) 6))); /* u32 */
  src1_34876 = (src1_34872 ^ 32u (src2_34873 >>r 32u ((8u) 3))); /* u32 */
  src2_34884 = (src1_34876 ^ 32u (src2_34877 >>r 32u ((8u) 22))); /* u32 */
  src1_34883 = (r3_34846 >>r 32u ((8u) 10)); /* u32 */
  strreg_34888 = (src1_34883 ^ 32u (src2_34884 >>r 32u ((8u) 21))); /* u32 */
  stradr_34889 = smD_34807; /* u8[20]:r */
  src1_34906 = state[#aligned u32 24]; /* u32 */
  src2_34907 = state[#aligned u32 44]; /* u32 */
  src2_34911 = state[#aligned u32 15]; /* u32 */
  src2_34915 = state[#aligned u32 34]; /* u32 */
  src2_34919 = state[#aligned u32 5]; /* u32 */
  stradr_34889[#aligned u32 0] = strreg_34888; /* u32 */
  src1_34910 = (src1_34906 ^ 32u (src2_34907 >>r 32u ((8u) 9))); /* u32 */
  src1_34914 = (src1_34910 ^ 32u (src2_34911 >>r 32u ((8u) 30))); /* u32 */
  src1_34918 = (src1_34914 ^ 32u (src2_34915 >>r 32u ((8u) 11))); /* u32 */
  src2_35001 = (src1_34918 ^ 32u (src2_34919 >>r 32u ((8u) 6))); /* u32 */
  smD_34923 = stradr_34889; /* u8[20]:r */
  strreg_34927 = (src1_34883 ^ 32u (src2_35001 >>r 32u ((8u) 25))); /* u32 */
  stradr_34928 = smD_34923; /* u8[20]:r */
  src1_34945 = state[#aligned u32 37]; /* u32 */
  src2_34946 = state[#aligned u32 6]; /* u32 */
  src2_34950 = state[#aligned u32 27]; /* u32 */
  src2_34954 = state[#aligned u32 46]; /* u32 */
  src2_34958 = state[#aligned u32 17]; /* u32 */
  stradr_34928[#aligned u32 3] = strreg_34927; /* u32 */
  src1_34949 = (src1_34945 ^ 32u (src2_34946 >>r 32u ((8u) 18))); /* u32 */
  src1_34953 = (src1_34949 ^ 32u (src2_34950 >>r 32u ((8u) 31))); /* u32 */
  src1_34957 = (src1_34953 ^ 32u (src2_34954 >>r 32u ((8u) 18))); /* u32 */
  src1_35201 = (src1_34957 ^ 32u (src2_34958 >>r 32u ((8u) 1))); /* u32 */
  smD_34962 = stradr_34928; /* u8[20]:r */
  par_35784 = (src1_35201 ^ 32u (src2_34884 >>r 32u ((8u) 22))); /* u32 */
  src1_34982 = state[#aligned u32 0]; /* u32 */
  src2_34983 = state[#aligned u32 21]; /* u32 */
  src2_34987 = state[#aligned u32 40]; /* u32 */
  src2_34991 = state[#aligned u32 10]; /* u32 */
  src2_34995 = state[#aligned u32 31]; /* u32 */
  src1_34986 = (src1_34982 ^ 32u (src2_34983 >>r 32u ((8u) 30))); /* u32 */
  src1_34990 = (src1_34986 ^ 32u (src2_34987 >>r 32u ((8u) 19))); /* u32 */
  src1_34994 = (src1_34990 ^ 32u (src2_34991 >>r 32u ((8u) 27))); /* u32 */
  src1_35000 = (src1_34994 ^ 32u (src2_34995 >>r 32u ((8u) 12))); /* u32 */
  par_36335 = (src1_35000 ^ 32u (src2_35001 >>r 32u ((8u) 24))); /* u32 */
  src1_35021 = state[#aligned u32 36]; /* u32 */
  src2_35022 = state[#aligned u32 7]; /* u32 */
  src2_35026 = state[#aligned u32 26]; /* u32 */
  src2_35030 = state[#aligned u32 47]; /* u32 */
  src2_35034 = state[#aligned u32 16]; /* u32 */
  src1_35025 = (src1_35021 ^ 32u (src2_35022 >>r 32u ((8u) 18))); /* u32 */
  src1_35029 = (src1_35025 ^ 32u src2_35026); /* u32 */
  src1_35033 = (src1_35029 ^ 32u (src2_35030 >>r 32u ((8u) 19))); /* u32 */
  src2_35077 = (src1_35033 ^ 32u (src2_35034 >>r 32u ((8u) 1))); /* u32 */
  par_36472 = (src2_35077 ^ 32u src1_35000); /* u32 */
  src1_35057 = state[#aligned u32 12]; /* u32 */
  src2_35058 = state[#aligned u32 33]; /* u32 */
  src2_35062 = state[#aligned u32 3]; /* u32 */
  src2_35066 = state[#aligned u32 22]; /* u32 */
  src2_35070 = state[#aligned u32 42]; /* u32 */
  src1_35061 = (src1_35057 ^ 32u (src2_35058 >>r 32u ((8u) 20))); /* u32 */
  src1_35065 = (src1_35061 ^ 32u (src2_35062 >>r 32u ((8u) 7))); /* u32 */
  src1_35069 = (src1_35065 ^ 32u (src2_35066 >>r 32u ((8u) 3))); /* u32 */
  r7_35074 = (src1_35069 ^ 32u (src2_35070 >>r 32u ((8u) 22))); /* u32 */
  src1_35076 = (r7_35074 >>r 32u ((8u) 21)); /* u32 */
  strreg_35081 = (src1_35076 ^ 32u (src2_35077 >>r 32u ((8u) 31))); /* u32 */
  stradr_35082 = smD_34962; /* u8[20]:r */
  src1_35099 = state[#aligned u32 49]; /* u32 */
  src2_35100 = state[#aligned u32 19]; /* u32 */
  src2_35104 = state[#aligned u32 39]; /* u32 */
  src2_35108 = state[#aligned u32 8]; /* u32 */
  src2_35112 = state[#aligned u32 28]; /* u32 */
  stradr_35082[#aligned u32 4] = strreg_35081; /* u32 */
  src1_35103 = (src1_35099 ^ 32u (src2_35100 >>r 32u ((8u) 12))); /* u32 */
  src1_35107 = (src1_35103 ^ 32u (src2_35104 >>r 32u ((8u) 19))); /* u32 */
  src1_35111 = (src1_35107 ^ 32u (src2_35108 >>r 32u ((8u) 4))); /* u32 */
  src2_35159 = (src1_35111 ^ 32u (src2_35112 >>r 32u ((8u) 27))); /* u32 */
  smD_35116 = stradr_35082; /* u8[20]:r */
  par_35384 = (src1_35076 ^ 32u (src2_35159 >>r 32u ((8u) 10))); /* u32 */
  stradr_35121 = smD_35116; /* u8[20]:r */
  src1_35138 = state[#aligned u32 25]; /* u32 */
  src2_35139 = state[#aligned u32 45]; /* u32 */
  src2_35143 = state[#aligned u32 14]; /* u32 */
  src2_35147 = state[#aligned u32 35]; /* u32 */
  src2_35151 = state[#aligned u32 4]; /* u32 */
  stradr_35121[#aligned u32 1] = par_35384; /* u32 */
  src1_35142 = (src1_35138 ^ 32u (src2_35139 >>r 32u ((8u) 8))); /* u32 */
  src1_35146 = (src1_35142 ^ 32u (src2_35143 >>r 32u ((8u) 30))); /* u32 */
  src1_35150 = (src1_35146 ^ 32u (src2_35147 >>r 32u ((8u) 11))); /* u32 */
  r7_35156 = (src1_35150 ^ 32u (src2_35151 >>r 32u ((8u) 6))); /* u32 */
  smD_35155 = stradr_35121; /* u8[20]:r */
  src1_35158 = (r7_35156 >>r 32u ((8u) 25)); /* u32 */
  par_35643 = (src1_35158 ^ 32u (src2_35159 >>r 32u ((8u) 9))); /* u32 */
  stradr_35164 = smD_35155; /* u8[20]:r */
  src1_35181 = state[#aligned u32 1]; /* u32 */
  src2_35182 = state[#aligned u32 20]; /* u32 */
  src2_35186 = state[#aligned u32 41]; /* u32 */
  src2_35190 = state[#aligned u32 11]; /* u32 */
  src2_35194 = state[#aligned u32 30]; /* u32 */
  stradr_35164[#aligned u32 2] = par_35643; /* u32 */
  src1_35185 = (src1_35181 ^ 32u (src2_35182 >>r 32u ((8u) 31))); /* u32 */
  src1_35189 = (src1_35185 ^ 32u (src2_35186 >>r 32u ((8u) 20))); /* u32 */
  src1_35193 = (src1_35189 ^ 32u (src2_35190 >>r 32u ((8u) 27))); /* u32 */
  src2_35202 = (src1_35193 ^ 32u (src2_35194 >>r 32u ((8u) 13))); /* u32 */
  smD_35198 = stradr_35164; /* u8[20]:r */
  par_36460 = (src2_35202 ^ 32u src1_35158); /* u32 */
  par_36184 = (src1_35201 ^ 32u (src2_35202 >>r 32u ((8u) 31))); /* u32 */
  r_35232 = state[#aligned u32 37]; /* u32 */
  r_35236 = state[#aligned u32 18]; /* u32 */
  r_35240 = state[#aligned u32 41]; /* u32 */
  r_35244 = state[#aligned u32 23]; /* u32 */
  r_35248 = state[#aligned u32 5]; /* u32 */
  src2_35329 = (par_35643 ^ 32u r_35232); /* u32 */
  src1_35328 = (par_36184 ^ 32u (r_35236 >>r 32u ((8u) 22))); /* u32 */
  src2_35303 = (par_35384 ^ 32u (r_35240 >>r 32u ((8u) 20))); /* u32 */
  src2_35320 = (par_36460 ^ 32u (r_35244 >>r 32u ((8u) 25))); /* u32 */
  src2_35333 = (par_35784 ^ 32u (r_35248 >>r 32u ((8u) 31))); /* u32 */
  src1_35268 = #BIC(src2_35303, (src1_35328 >>r 32u ((8u) 24))); /* :k */
  r1_35272 = (src1_35268 ^ 32u (src2_35329 >>r 32u ((8u) 20))); /* u32 */
  state[#aligned u32 41] = r1_35272; /* u32 */
  src1_35285 = #BIC(src2_35320, (src2_35303 >>r 32u ((8u) 21))); /* :k */
  r1_35289 = (src1_35285 ^ 32u (src1_35328 >>r 32u ((8u) 13))); /* u32 */
  state[#aligned u32 23] = r1_35289; /* u32 */
  src1_35302 = #BIC(src2_35333, (src2_35320 >>r 32u ((8u) 8))); /* :k */
  r1_35306 = (src1_35302 ^ 32u (src2_35303 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 5] = r1_35306; /* u32 */
  src1_35319 = #BIC(src2_35329, (src2_35333 >>r 32u ((8u) 15))); /* :k */
  r1_35323 = (src1_35319 ^ 32u (src2_35320 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 37] = r1_35323; /* u32 */
  src1_35332 = #BIC(src1_35328, (src2_35329 >>r 32u ((8u) 28))); /* :k */
  r1_35345 = (src1_35332 ^ 32u (src2_35333 >>r 32u ((8u) 11))); /* u32 */
  r_35367 = state[#aligned u32 12]; /* u32 */
  r_35371 = state[#aligned u32 44]; /* u32 */
  r_35375 = state[#aligned u32 27]; /* u32 */
  r_35379 = state[#aligned u32 8]; /* u32 */
  r_35383 = state[#aligned u32 30]; /* u32 */
  state[#aligned u32 18] = r1_35345; /* u32 */
  src2_35464 = (par_36335 ^ 32u (r_35367 >>r 32u ((8u) 21))); /* u32 */
  src1_35463 = (par_35784 ^ 32u (r_35371 >>r 32u ((8u) 2))); /* u32 */
  src2_35438 = (par_35643 ^ 32u (r_35375 >>r 32u ((8u) 31))); /* u32 */
  src2_35455 = (par_36472 ^ 32u (r_35379 >>r 32u ((8u) 14))); /* u32 */
  src2_35468 = (par_35384 ^ 32u (r_35383 >>r 32u ((8u) 13))); /* u32 */
  src1_35403 = #BIC(src2_35438, (src1_35463 >>r 32u ((8u) 9))); /* :k */
  r1_35407 = (src1_35403 ^ 32u (src2_35464 >>r 32u ((8u) 12))); /* u32 */
  state[#aligned u32 30] = r1_35407; /* u32 */
  src1_35420 = #BIC(src2_35455, (src2_35438 >>r 32u ((8u) 24))); /* :k */
  r1_35424 = (src1_35420 ^ 32u (src1_35463 >>r 32u ((8u) 1))); /* u32 */
  state[#aligned u32 12] = r1_35424; /* u32 */
  src1_35437 = #BIC(src2_35468, (src2_35455 >>r 32u ((8u) 5))); /* :k */
  r1_35441 = (src1_35437 ^ 32u (src2_35438 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 44] = r1_35441; /* u32 */
  src1_35454 = #BIC(src2_35464, (src2_35468 >>r 32u ((8u) 23))); /* :k */
  r1_35458 = (src1_35454 ^ 32u (src2_35455 >>r 32u ((8u) 28))); /* u32 */
  state[#aligned u32 27] = r1_35458; /* u32 */
  src1_35467 = #BIC(src1_35463, (src2_35464 >>r 32u ((8u) 3))); /* :k */
  r1_35481 = (src1_35467 ^ 32u (src2_35468 >>r 32u ((8u) 26))); /* u32 */
  par_36064 = smD_35198[#aligned u32 0]; /* u32 */
  r_35503 = state[#aligned u32 49]; /* u32 */
  r_35507 = state[#aligned u32 21]; /* u32 */
  r_35511 = state[#aligned u32 3]; /* u32 */
  r_35515 = state[#aligned u32 34]; /* u32 */
  r_35519 = state[#aligned u32 17]; /* u32 */
  state[#aligned u32 8] = r1_35481; /* u32 */
  src2_35600 = (par_36472 ^ 32u (r_35503 >>r 32u ((8u) 10))); /* u32 */
  src1_35599 = (par_36064 ^ 32u (r_35507 >>r 32u ((8u) 30))); /* u32 */
  src2_35574 = (par_36335 ^ 32u (r_35511 >>r 32u ((8u) 28))); /* u32 */
  src2_35591 = (par_35784 ^ 32u (r_35515 >>r 32u ((8u) 4))); /* u32 */
  src2_35604 = (par_35643 ^ 32u (r_35519 >>r 32u ((8u) 1))); /* u32 */
  src1_35539 = #BIC(src2_35574, (src1_35599 >>r 32u ((8u) 19))); /* :k */
  r1_35543 = (src1_35539 ^ 32u (src2_35600 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 21] = r1_35543; /* u32 */
  src1_35556 = #BIC(src2_35591, (src2_35574 >>r 32u ((8u) 3))); /* :k */
  r1_35560 = (src1_35556 ^ 32u (src1_35599 >>r 32u ((8u) 22))); /* u32 */
  state[#aligned u32 3] = r1_35560; /* u32 */
  src1_35573 = #BIC(src2_35604, (src2_35591 >>r 32u ((8u) 20))); /* :k */
  r1_35577 = (src1_35573 ^ 32u (src2_35574 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 34] = r1_35577; /* u32 */
  src1_35590 = #BIC(src2_35600, (src2_35604 >>r 32u ((8u) 18))); /* :k */
  r1_35594 = (src1_35590 ^ 32u (src2_35591 >>r 32u ((8u) 6))); /* u32 */
  state[#aligned u32 17] = r1_35594; /* u32 */
  src1_35603 = #BIC(src1_35599, (src2_35600 >>r 32u ((8u) 4))); /* :k */
  r1_35616 = (src1_35603 ^ 32u (src2_35604 >>r 32u ((8u) 22))); /* u32 */
  r_35638 = state[#aligned u32 24]; /* u32 */
  r_35642 = state[#aligned u32 6]; /* u32 */
  r_35646 = state[#aligned u32 38]; /* u32 */
  r_35650 = state[#aligned u32 10]; /* u32 */
  r_35654 = state[#aligned u32 43]; /* u32 */
  state[#aligned u32 49] = r1_35616; /* u32 */
  src2_35735 = (par_35784 ^ 32u (r_35638 >>r 32u ((8u) 25))); /* u32 */
  src1_35734 = (par_35643 ^ 32u (r_35642 >>r 32u ((8u) 18))); /* u32 */
  src2_35709 = (par_36184 ^ 32u (r_35646 >>r 32u ((8u) 29))); /* u32 */
  src2_35726 = (par_36064 ^ 32u (r_35650 >>r 32u ((8u) 27))); /* u32 */
  src2_35739 = (par_36460 ^ 32u (r_35654 >>r 32u ((8u) 12))); /* u32 */
  src1_35674 = #BIC(src2_35709, (src1_35734 >>r 32u ((8u) 24))); /* :k */
  r1_35678 = (src1_35674 ^ 32u (src2_35735 >>r 32u ((8u) 20))); /* u32 */
  state[#aligned u32 10] = r1_35678; /* u32 */
  src1_35691 = #BIC(src2_35726, (src2_35709 >>r 32u ((8u) 1))); /* :k */
  r1_35695 = (src1_35691 ^ 32u (src1_35734 >>r 32u ((8u) 25))); /* u32 */
  state[#aligned u32 43] = r1_35695; /* u32 */
  src1_35708 = #BIC(src2_35739, (src2_35726 >>r 32u ((8u) 13))); /* :k */
  r1_35712 = (src1_35708 ^ 32u (src2_35709 >>r 32u ((8u) 14))); /* u32 */
  state[#aligned u32 24] = r1_35712; /* u32 */
  src1_35725 = #BIC(src2_35735, (src2_35739 >>r 32u ((8u) 30))); /* :k */
  r1_35729 = (src1_35725 ^ 32u (src2_35726 >>r 32u ((8u) 11))); /* u32 */
  state[#aligned u32 6] = r1_35729; /* u32 */
  src1_35738 = #BIC(src1_35734, (src2_35735 >>r 32u ((8u) 28))); /* :k */
  r1_35753 = (src1_35738 ^ 32u (src2_35739 >>r 32u ((8u) 26))); /* u32 */
  par_36323 = smD_35198[#aligned u32 3]; /* u32 */
  r_35775 = state[#aligned u32 0]; /* u32 */
  r_35779 = state[#aligned u32 33]; /* u32 */
  r_35783 = state[#aligned u32 15]; /* u32 */
  r_35787 = state[#aligned u32 47]; /* u32 */
  r_35791 = state[#aligned u32 29]; /* u32 */
  state[#aligned u32 38] = r1_35753; /* u32 */
  r3_35869 = (par_36064 ^ 32u r_35775); /* u32 */
  src2_35873 = (par_36335 ^ 32u (r_35779 >>r 32u ((8u) 9))); /* u32 */
  src1_35872 = (par_35784 ^ 32u (r_35783 >>r 32u ((8u) 23))); /* u32 */
  src2_35846 = (par_36323 ^ 32u (r_35787 >>r 32u ((8u) 19))); /* u32 */
  src2_35863 = (par_36184 ^ 32u (r_35791 >>r 32u ((8u) 4))); /* u32 */
  src1_35811 = #BIC(src2_35846, (src1_35872 >>r 32u ((8u) 21))); /* :k */
  r1_35815 = (src1_35811 ^ 32u (src2_35873 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 33] = r1_35815; /* u32 */
  src1_35828 = #BIC(src2_35863, (src2_35846 >>r 32u ((8u) 28))); /* :k */
  r1_35832 = (src1_35828 ^ 32u (src1_35872 >>r 32u ((8u) 17))); /* u32 */
  state[#aligned u32 15] = r1_35832; /* u32 */
  src1_35845 = #BIC(r3_35869, (src2_35863 >>r 32u ((8u) 25))); /* :k */
  r1_35849 = (src1_35845 ^ 32u (src2_35846 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 47] = r1_35849; /* u32 */
  src1_35862 = #BIC(src2_35873, (r3_35869 >>r 32u ((8u) 22))); /* :k */
  r1_35866 = (src1_35862 ^ 32u (src2_35863 >>r 32u ((8u) 15))); /* u32 */
  state[#aligned u32 29] = r1_35866; /* u32 */
  r5_35875 = #BIC(src1_35872, src2_35873); /* :k */
  RCWT_line_35876 = sRCWT_line_36568; /* u8[32] */
  r4_35877 = RCWT_line_35876[#aligned u32 2]; /* u32 */
  r3_35878 = (r3_35869 ^ 32u (r5_35875 >>r 32u ((8u) 10))); /* u32 */
  r1_35890 = (r4_35877 ^ 32u r3_35878); /* u32 */
  par_36464 = smD_35198[#aligned u32 4]; /* u32 */
  r_35912 = state[#aligned u32 36]; /* u32 */
  r_35916 = state[#aligned u32 19]; /* u32 */
  r_35920 = state[#aligned u32 40]; /* u32 */
  r_35924 = state[#aligned u32 22]; /* u32 */
  r_35928 = state[#aligned u32 4]; /* u32 */
  state[#aligned u32 0] = r1_35890; /* u32 */
  src2_36009 = (par_36323 ^ 32u r_35912); /* u32 */
  src1_36008 = (par_36472 ^ 32u (r_35916 >>r 32u ((8u) 22))); /* u32 */
  src2_35983 = (par_36064 ^ 32u (r_35920 >>r 32u ((8u) 19))); /* u32 */
  src2_36000 = (par_36335 ^ 32u (r_35924 >>r 32u ((8u) 24))); /* u32 */
  src2_36013 = (par_36464 ^ 32u (r_35928 >>r 32u ((8u) 31))); /* u32 */
  src1_35948 = #BIC(src2_35983, (src1_36008 >>r 32u ((8u) 23))); /* :k */
  r1_35952 = (src1_35948 ^ 32u (src2_36009 >>r 32u ((8u) 19))); /* u32 */
  state[#aligned u32 40] = r1_35952; /* u32 */
  src1_35965 = #BIC(src2_36000, (src2_35983 >>r 32u ((8u) 21))); /* :k */
  r1_35969 = (src1_35965 ^ 32u (src1_36008 >>r 32u ((8u) 12))); /* u32 */
  state[#aligned u32 22] = r1_35969; /* u32 */
  src1_35982 = #BIC(src2_36013, (src2_36000 >>r 32u ((8u) 8))); /* :k */
  r1_35986 = (src1_35982 ^ 32u (src2_35983 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 4] = r1_35986; /* u32 */
  src1_35999 = #BIC(src2_36009, (src2_36013 >>r 32u ((8u) 16))); /* :k */
  r1_36003 = (src1_35999 ^ 32u (src2_36000 >>r 32u ((8u) 24))); /* u32 */
  state[#aligned u32 36] = r1_36003; /* u32 */
  src1_36012 = #BIC(src1_36008, (src2_36009 >>r 32u ((8u) 28))); /* :k */
  r1_36025 = (src1_36012 ^ 32u (src2_36013 >>r 32u ((8u) 12))); /* u32 */
  r_36047 = state[#aligned u32 13]; /* u32 */
  r_36051 = state[#aligned u32 45]; /* u32 */
  r_36055 = state[#aligned u32 26]; /* u32 */
  r_36059 = state[#aligned u32 9]; /* u32 */
  r_36063 = state[#aligned u32 31]; /* u32 */
  state[#aligned u32 19] = r1_36025; /* u32 */
  src2_36144 = (par_36460 ^ 32u (r_36047 >>r 32u ((8u) 22))); /* u32 */
  src1_36143 = (par_36464 ^ 32u (r_36051 >>r 32u ((8u) 1))); /* u32 */
  src2_36118 = (par_36323 ^ 32u r_36055); /* u32 */
  src2_36135 = (par_36184 ^ 32u (r_36059 >>r 32u ((8u) 14))); /* u32 */
  src2_36148 = (par_36064 ^ 32u (r_36063 >>r 32u ((8u) 12))); /* u32 */
  src1_36083 = #BIC(src2_36118, (src1_36143 >>r 32u ((8u) 10))); /* :k */
  r1_36087 = (src1_36083 ^ 32u (src2_36144 >>r 32u ((8u) 12))); /* u32 */
  state[#aligned u32 31] = r1_36087; /* u32 */
  src1_36100 = #BIC(src2_36135, (src2_36118 >>r 32u ((8u) 23))); /* :k */
  r1_36104 = (src1_36100 ^ 32u (src1_36143 >>r 32u ((8u) 1))); /* u32 */
  state[#aligned u32 13] = r1_36104; /* u32 */
  src1_36117 = #BIC(src2_36148, (src2_36135 >>r 32u ((8u) 5))); /* :k */
  r1_36121 = (src1_36117 ^ 32u (src2_36118 >>r 32u ((8u) 28))); /* u32 */
  state[#aligned u32 45] = r1_36121; /* u32 */
  src1_36134 = #BIC(src2_36144, (src2_36148 >>r 32u ((8u) 24))); /* :k */
  r1_36138 = (src1_36134 ^ 32u (src2_36135 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 26] = r1_36138; /* u32 */
  src1_36147 = #BIC(src1_36143, (src2_36144 >>r 32u ((8u) 2))); /* :k */
  r1_36161 = (src1_36147 ^ 32u (src2_36148 >>r 32u ((8u) 26))); /* u32 */
  par_36456 = smD_35198[#aligned u32 1]; /* u32 */
  r_36183 = state[#aligned u32 48]; /* u32 */
  r_36187 = state[#aligned u32 20]; /* u32 */
  r_36191 = state[#aligned u32 2]; /* u32 */
  r_36195 = state[#aligned u32 35]; /* u32 */
  r_36199 = state[#aligned u32 16]; /* u32 */
  state[#aligned u32 9] = r1_36161; /* u32 */
  src2_36280 = (par_36184 ^ 32u (r_36183 >>r 32u ((8u) 10))); /* u32 */
  src1_36279 = (par_36456 ^ 32u (r_36187 >>r 32u ((8u) 31))); /* u32 */
  src2_36254 = (par_36460 ^ 32u (r_36191 >>r 32u ((8u) 28))); /* u32 */
  src2_36271 = (par_36464 ^ 32u (r_36195 >>r 32u ((8u) 4))); /* u32 */
  src2_36284 = (par_36323 ^ 32u (r_36199 >>r 32u ((8u) 1))); /* u32 */
  src1_36219 = #BIC(src2_36254, (src1_36279 >>r 32u ((8u) 19))); /* :k */
  r1_36223 = (src1_36219 ^ 32u (src2_36280 >>r 32u ((8u) 24))); /* u32 */
  state[#aligned u32 20] = r1_36223; /* u32 */
  src1_36236 = #BIC(src2_36271, (src2_36254 >>r 32u ((8u) 2))); /* :k */
  r1_36240 = (src1_36236 ^ 32u (src1_36279 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 2] = r1_36240; /* u32 */
  src1_36253 = #BIC(src2_36284, (src2_36271 >>r 32u ((8u) 21))); /* :k */
  r1_36257 = (src1_36253 ^ 32u (src2_36254 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 35] = r1_36257; /* u32 */
  src1_36270 = #BIC(src2_36280, (src2_36284 >>r 32u ((8u) 17))); /* :k */
  r1_36274 = (src1_36270 ^ 32u (src2_36271 >>r 32u ((8u) 6))); /* u32 */
  state[#aligned u32 16] = r1_36274; /* u32 */
  src1_36283 = #BIC(src1_36279, (src2_36280 >>r 32u ((8u) 5))); /* :k */
  r1_36296 = (src1_36283 ^ 32u (src2_36284 >>r 32u ((8u) 22))); /* u32 */
  r_36318 = state[#aligned u32 25]; /* u32 */
  r_36322 = state[#aligned u32 7]; /* u32 */
  r_36326 = state[#aligned u32 39]; /* u32 */
  r_36330 = state[#aligned u32 11]; /* u32 */
  r_36334 = state[#aligned u32 42]; /* u32 */
  state[#aligned u32 48] = r1_36296; /* u32 */
  src2_36415 = (par_36464 ^ 32u (r_36318 >>r 32u ((8u) 25))); /* u32 */
  src1_36414 = (par_36323 ^ 32u (r_36322 >>r 32u ((8u) 18))); /* u32 */
  src2_36389 = (par_36472 ^ 32u (r_36326 >>r 32u ((8u) 29))); /* u32 */
  src2_36406 = (par_36456 ^ 32u (r_36330 >>r 32u ((8u) 27))); /* u32 */
  src2_36419 = (par_36335 ^ 32u (r_36334 >>r 32u ((8u) 11))); /* u32 */
  src1_36354 = #BIC(src2_36389, (src1_36414 >>r 32u ((8u) 24))); /* :k */
  r1_36358 = (src1_36354 ^ 32u (src2_36415 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 11] = r1_36358; /* u32 */
  src1_36371 = #BIC(src2_36406, (src2_36389 >>r 32u ((8u) 1))); /* :k */
  r1_36375 = (src1_36371 ^ 32u (src1_36414 >>r 32u ((8u) 25))); /* u32 */
  state[#aligned u32 42] = r1_36375; /* u32 */
  src1_36388 = #BIC(src2_36419, (src2_36406 >>r 32u ((8u) 12))); /* :k */
  r1_36392 = (src1_36388 ^ 32u (src2_36389 >>r 32u ((8u) 13))); /* u32 */
  state[#aligned u32 25] = r1_36392; /* u32 */
  src1_36405 = #BIC(src2_36415, (src2_36419 >>r 32u ((8u) 30))); /* :k */
  r1_36409 = (src1_36405 ^ 32u (src2_36406 >>r 32u ((8u) 10))); /* u32 */
  state[#aligned u32 7] = r1_36409; /* u32 */
  src1_36418 = #BIC(src1_36414, (src2_36415 >>r 32u ((8u) 29))); /* :k */
  r1_36433 = (src1_36418 ^ 32u (src2_36419 >>r 32u ((8u) 27))); /* u32 */
  par_36468 = smD_35198[#aligned u32 2]; /* u32 */
  r_36455 = state[#aligned u32 1]; /* u32 */
  r_36459 = state[#aligned u32 32]; /* u32 */
  r_36463 = state[#aligned u32 14]; /* u32 */
  r_36467 = state[#aligned u32 46]; /* u32 */
  r_36471 = state[#aligned u32 28]; /* u32 */
  state[#aligned u32 39] = r1_36433; /* u32 */
  r3_36549 = (par_36456 ^ 32u r_36455); /* u32 */
  src2_36553 = (par_36460 ^ 32u (r_36459 >>r 32u ((8u) 10))); /* u32 */
  src1_36552 = (par_36464 ^ 32u (r_36463 >>r 32u ((8u) 23))); /* u32 */
  src2_36526 = (par_36468 ^ 32u (r_36467 >>r 32u ((8u) 18))); /* u32 */
  src2_36543 = (par_36472 ^ 32u (r_36471 >>r 32u ((8u) 5))); /* u32 */
  src1_36491 = #BIC(src2_36526, (src1_36552 >>r 32u ((8u) 21))); /* :k */
  r1_36495 = (src1_36491 ^ 32u (src2_36553 >>r 32u ((8u) 20))); /* u32 */
  state[#aligned u32 32] = r1_36495; /* u32 */
  src1_36508 = #BIC(src2_36543, (src2_36526 >>r 32u ((8u) 29))); /* :k */
  r1_36512 = (src1_36508 ^ 32u (src1_36552 >>r 32u ((8u) 18))); /* u32 */
  state[#aligned u32 14] = r1_36512; /* u32 */
  src1_36525 = #BIC(r3_36549, (src2_36543 >>r 32u ((8u) 25))); /* :k */
  r1_36529 = (src1_36525 ^ 32u (src2_36526 >>r 32u ((8u) 22))); /* u32 */
  state[#aligned u32 46] = r1_36529; /* u32 */
  src1_36542 = #BIC(src2_36553, (r3_36549 >>r 32u ((8u) 22))); /* :k */
  r1_36546 = (src1_36542 ^ 32u (src2_36543 >>r 32u ((8u) 15))); /* u32 */
  state[#aligned u32 28] = r1_36546; /* u32 */
  r5_36555 = #BIC(src1_36552, (src2_36553 >>r 32u ((8u) 31))); /* :k */
  RCWT_line_36556 = sRCWT_line_36568; /* u8[32] */
  r4_36557 = RCWT_line_36556[#aligned u32 3]; /* u32 */
  r3_36558 = (r3_36549 ^ 32u (r5_36555 >>r 32u ((8u) 11))); /* u32 */
  strreg_36571 = (r4_36557 ^ 32u r3_36558); /* u32 */
  smD_36564 = smD_35198; /* u8[20]:r */
  smD_36567 = smD_36564; /* u8[20]:r */
  src1_36588 = state[#aligned u32 29]; /* u32 */
  src2_36589 = state[#aligned u32 18]; /* u32 */
  src2_36593 = state[#aligned u32 9]; /* u32 */
  src2_36597 = state[#aligned u32 49]; /* u32 */
  src2_36601 = state[#aligned u32 39]; /* u32 */
  state[#aligned u32 1] = strreg_36571; /* u32 */
  src1_36592 = (src1_36588 ^ 32u (src2_36589 >>r 32u ((8u) 12))); /* u32 */
  src1_36596 = (src1_36592 ^ 32u (src2_36593 >>r 32u ((8u) 19))); /* u32 */
  src1_36600 = (src1_36596 ^ 32u (src2_36597 >>r 32u ((8u) 4))); /* u32 */
  r3_36606 = (src1_36600 ^ 32u (src2_36601 >>r 32u ((8u) 26))); /* u32 */
  src1_36624 = state[#aligned u32 32]; /* u32 */
  src2_36625 = state[#aligned u32 22]; /* u32 */
  src2_36629 = state[#aligned u32 12]; /* u32 */
  src2_36633 = state[#aligned u32 2]; /* u32 */
  src2_36637 = state[#aligned u32 43]; /* u32 */
  src1_36628 = (src1_36624 ^ 32u (src2_36625 >>r 32u ((8u) 20))); /* u32 */
  src1_36632 = (src1_36628 ^ 32u (src2_36629 >>r 32u ((8u) 6))); /* u32 */
  src1_36636 = (src1_36632 ^ 32u (src2_36633 >>r 32u ((8u) 3))); /* u32 */
  src2_36644 = (src1_36636 ^ 32u (src2_36637 >>r 32u ((8u) 22))); /* u32 */
  src1_36643 = (r3_36606 >>r 32u ((8u) 10)); /* u32 */
  strreg_36648 = (src1_36643 ^ 32u (src2_36644 >>r 32u ((8u) 21))); /* u32 */
  stradr_36649 = smD_36567; /* u8[20]:r */
  src1_36666 = state[#aligned u32 14]; /* u32 */
  src2_36667 = state[#aligned u32 4]; /* u32 */
  src2_36671 = state[#aligned u32 44]; /* u32 */
  src2_36675 = state[#aligned u32 35]; /* u32 */
  src2_36679 = state[#aligned u32 24]; /* u32 */
  stradr_36649[#aligned u32 0] = strreg_36648; /* u32 */
  src1_36670 = (src1_36666 ^ 32u (src2_36667 >>r 32u ((8u) 9))); /* u32 */
  src1_36674 = (src1_36670 ^ 32u (src2_36671 >>r 32u ((8u) 30))); /* u32 */
  src1_36678 = (src1_36674 ^ 32u (src2_36675 >>r 32u ((8u) 11))); /* u32 */
  src2_36761 = (src1_36678 ^ 32u (src2_36679 >>r 32u ((8u) 6))); /* u32 */
  smD_36683 = stradr_36649; /* u8[20]:r */
  strreg_36687 = (src1_36643 ^ 32u (src2_36761 >>r 32u ((8u) 25))); /* u32 */
  stradr_36688 = smD_36683; /* u8[20]:r */
  src1_36705 = state[#aligned u32 47]; /* u32 */
  src2_36706 = state[#aligned u32 37]; /* u32 */
  src2_36710 = state[#aligned u32 26]; /* u32 */
  src2_36714 = state[#aligned u32 17]; /* u32 */
  src2_36718 = state[#aligned u32 7]; /* u32 */
  stradr_36688[#aligned u32 3] = strreg_36687; /* u32 */
  src1_36709 = (src1_36705 ^ 32u (src2_36706 >>r 32u ((8u) 18))); /* u32 */
  src1_36713 = (src1_36709 ^ 32u (src2_36710 >>r 32u ((8u) 31))); /* u32 */
  src1_36717 = (src1_36713 ^ 32u (src2_36714 >>r 32u ((8u) 18))); /* u32 */
  r3_36723 = (src1_36717 ^ 32u (src2_36718 >>r 32u ((8u) 1))); /* u32 */
  smD_36722 = stradr_36688; /* u8[20]:r */
  r2_36724 = (r3_36723 ^ 32u (src2_36644 >>r 32u ((8u) 22))); /* u32 */
  src1_36742 = state[#aligned u32 0]; /* u32 */
  src2_36743 = state[#aligned u32 41]; /* u32 */
  src2_36747 = state[#aligned u32 31]; /* u32 */
  src2_36751 = state[#aligned u32 21]; /* u32 */
  src2_36755 = state[#aligned u32 11]; /* u32 */
  src1_36746 = (src1_36742 ^ 32u (src2_36743 >>r 32u ((8u) 30))); /* u32 */
  src1_36750 = (src1_36746 ^ 32u (src2_36747 >>r 32u ((8u) 19))); /* u32 */
  src1_36754 = (src1_36750 ^ 32u (src2_36751 >>r 32u ((8u) 27))); /* u32 */
  src1_36760 = (src1_36754 ^ 32u (src2_36755 >>r 32u ((8u) 12))); /* u32 */
  r10_36763 = (src1_36760 ^ 32u (src2_36761 >>r 32u ((8u) 24))); /* u32 */
  src1_36781 = state[#aligned u32 46]; /* u32 */
  src2_36782 = state[#aligned u32 36]; /* u32 */
  src2_36786 = state[#aligned u32 27]; /* u32 */
  src2_36790 = state[#aligned u32 16]; /* u32 */
  src2_36794 = state[#aligned u32 6]; /* u32 */
  src1_36785 = (src1_36781 ^ 32u (src2_36782 >>r 32u ((8u) 18))); /* u32 */
  src1_36789 = (src1_36785 ^ 32u src2_36786); /* u32 */
  src1_36793 = (src1_36789 ^ 32u (src2_36790 >>r 32u ((8u) 19))); /* u32 */
  src2_36837 = (src1_36793 ^ 32u (src2_36794 >>r 32u ((8u) 1))); /* u32 */
  r14_36799 = (src2_36837 ^ 32u src1_36760); /* u32 */
  src1_36817 = state[#aligned u32 33]; /* u32 */
  src2_36818 = state[#aligned u32 23]; /* u32 */
  src2_36822 = state[#aligned u32 13]; /* u32 */
  src2_36826 = state[#aligned u32 3]; /* u32 */
  src2_36830 = state[#aligned u32 42]; /* u32 */
  src1_36821 = (src1_36817 ^ 32u (src2_36818 >>r 32u ((8u) 20))); /* u32 */
  src1_36825 = (src1_36821 ^ 32u (src2_36822 >>r 32u ((8u) 7))); /* u32 */
  src1_36829 = (src1_36825 ^ 32u (src2_36826 >>r 32u ((8u) 3))); /* u32 */
  r7_36834 = (src1_36829 ^ 32u (src2_36830 >>r 32u ((8u) 22))); /* u32 */
  src1_36836 = (r7_36834 >>r 32u ((8u) 21)); /* u32 */
  strreg_36841 = (src1_36836 ^ 32u (src2_36837 >>r 32u ((8u) 31))); /* u32 */
  stradr_36842 = smD_36722; /* u8[20]:r */
  src1_36859 = state[#aligned u32 28]; /* u32 */
  src2_36860 = state[#aligned u32 19]; /* u32 */
  r5_36856 = state[#aligned u32 8]; /* u32 */
  r11_36857 = state[#aligned u32 48]; /* u32 */
  r12_36858 = state[#aligned u32 38]; /* u32 */
  stradr_36842[#aligned u32 4] = strreg_36841; /* u32 */
  src1_36863 = (src1_36859 ^ 32u (src2_36860 >>r 32u ((8u) 12))); /* u32 */
  src1_36867 = (src1_36863 ^ 32u (r5_36856 >>r 32u ((8u) 19))); /* u32 */
  src1_36871 = (src1_36867 ^ 32u (r11_36857 >>r 32u ((8u) 4))); /* u32 */
  src2_36919 = (src1_36871 ^ 32u (r12_36858 >>r 32u ((8u) 27))); /* u32 */
  smD_36876 = stradr_36842; /* u8[20]:r */
  par_37144 = (src1_36836 ^ 32u (src2_36919 >>r 32u ((8u) 10))); /* u32 */
  stradr_36881 = smD_36876; /* u8[20]:r */
  src1_36898 = state[#aligned u32 15]; /* u32 */
  src2_36899 = state[#aligned u32 5]; /* u32 */
  src2_36903 = state[#aligned u32 45]; /* u32 */
  src2_36907 = state[#aligned u32 34]; /* u32 */
  src2_36911 = state[#aligned u32 25]; /* u32 */
  stradr_36881[#aligned u32 1] = par_37144; /* u32 */
  src1_36902 = (src1_36898 ^ 32u (src2_36899 >>r 32u ((8u) 8))); /* u32 */
  src1_36906 = (src1_36902 ^ 32u (src2_36903 >>r 32u ((8u) 30))); /* u32 */
  src1_36910 = (src1_36906 ^ 32u (src2_36907 >>r 32u ((8u) 11))); /* u32 */
  r7_36916 = (src1_36910 ^ 32u (src2_36911 >>r 32u ((8u) 6))); /* u32 */
  smD_36915 = stradr_36881; /* u8[20]:r */
  src1_36918 = (r7_36916 >>r 32u ((8u) 25)); /* u32 */
  par_37403 = (src1_36918 ^ 32u (src2_36919 >>r 32u ((8u) 9))); /* u32 */
  stradr_36924 = smD_36915; /* u8[20]:r */
  src1_36941 = state[#aligned u32 1]; /* u32 */
  src2_36942 = state[#aligned u32 40]; /* u32 */
  src2_36946 = state[#aligned u32 30]; /* u32 */
  src2_36950 = state[#aligned u32 20]; /* u32 */
  src2_36954 = state[#aligned u32 10]; /* u32 */
  stradr_36924[#aligned u32 2] = par_37403; /* u32 */
  src1_36945 = (src1_36941 ^ 32u (src2_36942 >>r 32u ((8u) 31))); /* u32 */
  src1_36949 = (src1_36945 ^ 32u (src2_36946 >>r 32u ((8u) 20))); /* u32 */
  src1_36953 = (src1_36949 ^ 32u (src2_36950 >>r 32u ((8u) 27))); /* u32 */
  src2_36962 = (src1_36953 ^ 32u (src2_36954 >>r 32u ((8u) 13))); /* u32 */
  smD_36958 = stradr_36924; /* u8[20]:r */
  par_38220 = (src2_36962 ^ 32u src1_36918); /* u32 */
  par_37944 = (r3_36723 ^ 32u (src2_36962 >>r 32u ((8u) 31))); /* u32 */
  r_36992 = state[#aligned u32 47]; /* u32 */
  r_36996 = state[#aligned u32 18]; /* u32 */
  r_37000 = state[#aligned u32 30]; /* u32 */
  r_37004 = state[#aligned u32 2]; /* u32 */
  r_37008 = state[#aligned u32 24]; /* u32 */
  src2_37089 = (par_37403 ^ 32u r_36992); /* u32 */
  src1_37088 = (par_37944 ^ 32u (r_36996 >>r 32u ((8u) 22))); /* u32 */
  src2_37063 = (par_37144 ^ 32u (r_37000 >>r 32u ((8u) 20))); /* u32 */
  src2_37080 = (par_38220 ^ 32u (r_37004 >>r 32u ((8u) 25))); /* u32 */
  src2_37093 = (r2_36724 ^ 32u (r_37008 >>r 32u ((8u) 31))); /* u32 */
  src1_37028 = #BIC(src2_37063, (src1_37088 >>r 32u ((8u) 24))); /* :k */
  r1_37032 = (src1_37028 ^ 32u (src2_37089 >>r 32u ((8u) 20))); /* u32 */
  state[#aligned u32 30] = r1_37032; /* u32 */
  src1_37045 = #BIC(src2_37080, (src2_37063 >>r 32u ((8u) 21))); /* :k */
  r1_37049 = (src1_37045 ^ 32u (src1_37088 >>r 32u ((8u) 13))); /* u32 */
  state[#aligned u32 2] = r1_37049; /* u32 */
  src1_37062 = #BIC(src2_37093, (src2_37080 >>r 32u ((8u) 8))); /* :k */
  r1_37066 = (src1_37062 ^ 32u (src2_37063 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 24] = r1_37066; /* u32 */
  src1_37079 = #BIC(src2_37089, (src2_37093 >>r 32u ((8u) 15))); /* :k */
  r1_37083 = (src1_37079 ^ 32u (src2_37080 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 47] = r1_37083; /* u32 */
  src1_37092 = #BIC(src1_37088, (src2_37089 >>r 32u ((8u) 28))); /* :k */
  r1_37105 = (src1_37092 ^ 32u (src2_37093 >>r 32u ((8u) 11))); /* u32 */
  r_37127 = state[#aligned u32 33]; /* u32 */
  r_37131 = state[#aligned u32 4]; /* u32 */
  r_37135 = state[#aligned u32 26]; /* u32 */
  r_37139 = state[#aligned u32 48]; /* u32 */
  r_37143 = state[#aligned u32 10]; /* u32 */
  state[#aligned u32 18] = r1_37105; /* u32 */
  src2_37224 = (r10_36763 ^ 32u (r_37127 >>r 32u ((8u) 21))); /* u32 */
  src1_37223 = (r2_36724 ^ 32u (r_37131 >>r 32u ((8u) 2))); /* u32 */
  src2_37198 = (par_37403 ^ 32u (r_37135 >>r 32u ((8u) 31))); /* u32 */
  src2_37215 = (r14_36799 ^ 32u (r_37139 >>r 32u ((8u) 14))); /* u32 */
  src2_37228 = (par_37144 ^ 32u (r_37143 >>r 32u ((8u) 13))); /* u32 */
  src1_37163 = #BIC(src2_37198, (src1_37223 >>r 32u ((8u) 9))); /* :k */
  r1_37167 = (src1_37163 ^ 32u (src2_37224 >>r 32u ((8u) 12))); /* u32 */
  state[#aligned u32 10] = r1_37167; /* u32 */
  src1_37180 = #BIC(src2_37215, (src2_37198 >>r 32u ((8u) 24))); /* :k */
  r1_37184 = (src1_37180 ^ 32u (src1_37223 >>r 32u ((8u) 1))); /* u32 */
  state[#aligned u32 33] = r1_37184; /* u32 */
  src1_37197 = #BIC(src2_37228, (src2_37215 >>r 32u ((8u) 5))); /* :k */
  r1_37201 = (src1_37197 ^ 32u (src2_37198 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 4] = r1_37201; /* u32 */
  src1_37214 = #BIC(src2_37224, (src2_37228 >>r 32u ((8u) 23))); /* :k */
  r1_37218 = (src1_37214 ^ 32u (src2_37215 >>r 32u ((8u) 28))); /* u32 */
  state[#aligned u32 26] = r1_37218; /* u32 */
  src1_37227 = #BIC(src1_37223, (src2_37224 >>r 32u ((8u) 3))); /* :k */
  r1_37241 = (src1_37227 ^ 32u (src2_37228 >>r 32u ((8u) 26))); /* u32 */
  par_37824 = smD_36958[#aligned u32 0]; /* u32 */
  r_37263 = state[#aligned u32 28]; /* u32 */
  r_37267 = state[#aligned u32 41]; /* u32 */
  r_37271 = state[#aligned u32 13]; /* u32 */
  r_37275 = state[#aligned u32 35]; /* u32 */
  r_37279 = state[#aligned u32 7]; /* u32 */
  state[#aligned u32 48] = r1_37241; /* u32 */
  src2_37360 = (r14_36799 ^ 32u (r_37263 >>r 32u ((8u) 10))); /* u32 */
  src1_37359 = (par_37824 ^ 32u (r_37267 >>r 32u ((8u) 30))); /* u32 */
  src2_37334 = (r10_36763 ^ 32u (r_37271 >>r 32u ((8u) 28))); /* u32 */
  src2_37351 = (r2_36724 ^ 32u (r_37275 >>r 32u ((8u) 4))); /* u32 */
  src2_37364 = (par_37403 ^ 32u (r_37279 >>r 32u ((8u) 1))); /* u32 */
  src1_37299 = #BIC(src2_37334, (src1_37359 >>r 32u ((8u) 19))); /* :k */
  r1_37303 = (src1_37299 ^ 32u (src2_37360 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 41] = r1_37303; /* u32 */
  src1_37316 = #BIC(src2_37351, (src2_37334 >>r 32u ((8u) 3))); /* :k */
  r1_37320 = (src1_37316 ^ 32u (src1_37359 >>r 32u ((8u) 22))); /* u32 */
  state[#aligned u32 13] = r1_37320; /* u32 */
  src1_37333 = #BIC(src2_37364, (src2_37351 >>r 32u ((8u) 20))); /* :k */
  r1_37337 = (src1_37333 ^ 32u (src2_37334 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 35] = r1_37337; /* u32 */
  src1_37350 = #BIC(src2_37360, (src2_37364 >>r 32u ((8u) 18))); /* :k */
  r1_37354 = (src1_37350 ^ 32u (src2_37351 >>r 32u ((8u) 6))); /* u32 */
  state[#aligned u32 7] = r1_37354; /* u32 */
  src1_37363 = #BIC(src1_37359, (src2_37360 >>r 32u ((8u) 4))); /* :k */
  r1_37376 = (src1_37363 ^ 32u (src2_37364 >>r 32u ((8u) 22))); /* u32 */
  r_37398 = state[#aligned u32 14]; /* u32 */
  r_37402 = state[#aligned u32 37]; /* u32 */
  r_37406 = state[#aligned u32 9]; /* u32 */
  r_37410 = state[#aligned u32 21]; /* u32 */
  r_37414 = state[#aligned u32 43]; /* u32 */
  state[#aligned u32 28] = r1_37376; /* u32 */
  src2_37495 = (r2_36724 ^ 32u (r_37398 >>r 32u ((8u) 25))); /* u32 */
  src1_37494 = (par_37403 ^ 32u (r_37402 >>r 32u ((8u) 18))); /* u32 */
  src2_37469 = (par_37944 ^ 32u (r_37406 >>r 32u ((8u) 29))); /* u32 */
  src2_37486 = (par_37824 ^ 32u (r_37410 >>r 32u ((8u) 27))); /* u32 */
  src2_37499 = (par_38220 ^ 32u (r_37414 >>r 32u ((8u) 12))); /* u32 */
  src1_37434 = #BIC(src2_37469, (src1_37494 >>r 32u ((8u) 24))); /* :k */
  r1_37438 = (src1_37434 ^ 32u (src2_37495 >>r 32u ((8u) 20))); /* u32 */
  state[#aligned u32 21] = r1_37438; /* u32 */
  src1_37451 = #BIC(src2_37486, (src2_37469 >>r 32u ((8u) 1))); /* :k */
  r1_37455 = (src1_37451 ^ 32u (src1_37494 >>r 32u ((8u) 25))); /* u32 */
  state[#aligned u32 43] = r1_37455; /* u32 */
  src1_37468 = #BIC(src2_37499, (src2_37486 >>r 32u ((8u) 13))); /* :k */
  r1_37472 = (src1_37468 ^ 32u (src2_37469 >>r 32u ((8u) 14))); /* u32 */
  state[#aligned u32 14] = r1_37472; /* u32 */
  src1_37485 = #BIC(src2_37495, (src2_37499 >>r 32u ((8u) 30))); /* :k */
  r1_37489 = (src1_37485 ^ 32u (src2_37486 >>r 32u ((8u) 11))); /* u32 */
  state[#aligned u32 37] = r1_37489; /* u32 */
  src1_37498 = #BIC(src1_37494, (src2_37495 >>r 32u ((8u) 28))); /* :k */
  r1_37513 = (src1_37498 ^ 32u (src2_37499 >>r 32u ((8u) 26))); /* u32 */
  par_38083 = smD_36958[#aligned u32 3]; /* u32 */
  r_37535 = state[#aligned u32 0]; /* u32 */
  r_37539 = state[#aligned u32 23]; /* u32 */
  r_37543 = state[#aligned u32 44]; /* u32 */
  r_37547 = state[#aligned u32 16]; /* u32 */
  r_37551 = state[#aligned u32 39]; /* u32 */
  state[#aligned u32 9] = r1_37513; /* u32 */
  r3_37629 = (par_37824 ^ 32u r_37535); /* u32 */
  src2_37633 = (r10_36763 ^ 32u (r_37539 >>r 32u ((8u) 9))); /* u32 */
  src1_37632 = (r2_36724 ^ 32u (r_37543 >>r 32u ((8u) 23))); /* u32 */
  src2_37606 = (par_38083 ^ 32u (r_37547 >>r 32u ((8u) 19))); /* u32 */
  src2_37623 = (par_37944 ^ 32u (r_37551 >>r 32u ((8u) 4))); /* u32 */
  src1_37571 = #BIC(src2_37606, (src1_37632 >>r 32u ((8u) 21))); /* :k */
  r1_37575 = (src1_37571 ^ 32u (src2_37633 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 23] = r1_37575; /* u32 */
  src1_37588 = #BIC(src2_37623, (src2_37606 >>r 32u ((8u) 28))); /* :k */
  r1_37592 = (src1_37588 ^ 32u (src1_37632 >>r 32u ((8u) 17))); /* u32 */
  state[#aligned u32 44] = r1_37592; /* u32 */
  src1_37605 = #BIC(r3_37629, (src2_37623 >>r 32u ((8u) 25))); /* :k */
  r1_37609 = (src1_37605 ^ 32u (src2_37606 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 16] = r1_37609; /* u32 */
  src1_37622 = #BIC(src2_37633, (r3_37629 >>r 32u ((8u) 22))); /* :k */
  r1_37626 = (src1_37622 ^ 32u (src2_37623 >>r 32u ((8u) 15))); /* u32 */
  state[#aligned u32 39] = r1_37626; /* u32 */
  r5_37635 = #BIC(src1_37632, src2_37633); /* :k */
  RCWT_line_37636 = sRCWT_line_36568; /* u8[32] */
  r4_37637 = RCWT_line_37636[#aligned u32 4]; /* u32 */
  r3_37638 = (r3_37629 ^ 32u (r5_37635 >>r 32u ((8u) 10))); /* u32 */
  r1_37650 = (r4_37637 ^ 32u r3_37638); /* u32 */
  par_38224 = smD_36958[#aligned u32 4]; /* u32 */
  r_37672 = state[#aligned u32 46]; /* u32 */
  r_37676 = state[#aligned u32 19]; /* u32 */
  r_37680 = state[#aligned u32 31]; /* u32 */
  r_37684 = state[#aligned u32 3]; /* u32 */
  r_37688 = state[#aligned u32 25]; /* u32 */
  state[#aligned u32 0] = r1_37650; /* u32 */
  src2_37769 = (par_38083 ^ 32u r_37672); /* u32 */
  src1_37768 = (r14_36799 ^ 32u (r_37676 >>r 32u ((8u) 22))); /* u32 */
  src2_37743 = (par_37824 ^ 32u (r_37680 >>r 32u ((8u) 19))); /* u32 */
  src2_37760 = (r10_36763 ^ 32u (r_37684 >>r 32u ((8u) 24))); /* u32 */
  src2_37773 = (par_38224 ^ 32u (r_37688 >>r 32u ((8u) 31))); /* u32 */
  src1_37708 = #BIC(src2_37743, (src1_37768 >>r 32u ((8u) 23))); /* :k */
  r1_37712 = (src1_37708 ^ 32u (src2_37769 >>r 32u ((8u) 19))); /* u32 */
  state[#aligned u32 31] = r1_37712; /* u32 */
  src1_37725 = #BIC(src2_37760, (src2_37743 >>r 32u ((8u) 21))); /* :k */
  r1_37729 = (src1_37725 ^ 32u (src1_37768 >>r 32u ((8u) 12))); /* u32 */
  state[#aligned u32 3] = r1_37729; /* u32 */
  src1_37742 = #BIC(src2_37773, (src2_37760 >>r 32u ((8u) 8))); /* :k */
  r1_37746 = (src1_37742 ^ 32u (src2_37743 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 25] = r1_37746; /* u32 */
  src1_37759 = #BIC(src2_37769, (src2_37773 >>r 32u ((8u) 16))); /* :k */
  r1_37763 = (src1_37759 ^ 32u (src2_37760 >>r 32u ((8u) 24))); /* u32 */
  state[#aligned u32 46] = r1_37763; /* u32 */
  src1_37772 = #BIC(src1_37768, (src2_37769 >>r 32u ((8u) 28))); /* :k */
  r1_37785 = (src1_37772 ^ 32u (src2_37773 >>r 32u ((8u) 12))); /* u32 */
  r_37807 = state[#aligned u32 32]; /* u32 */
  r_37811 = state[#aligned u32 5]; /* u32 */
  r_37815 = state[#aligned u32 27]; /* u32 */
  r_37819 = state[#aligned u32 49]; /* u32 */
  r_37823 = state[#aligned u32 11]; /* u32 */
  state[#aligned u32 19] = r1_37785; /* u32 */
  src2_37904 = (par_38220 ^ 32u (r_37807 >>r 32u ((8u) 22))); /* u32 */
  src1_37903 = (par_38224 ^ 32u (r_37811 >>r 32u ((8u) 1))); /* u32 */
  src2_37878 = (par_38083 ^ 32u r_37815); /* u32 */
  src2_37895 = (par_37944 ^ 32u (r_37819 >>r 32u ((8u) 14))); /* u32 */
  src2_37908 = (par_37824 ^ 32u (r_37823 >>r 32u ((8u) 12))); /* u32 */
  src1_37843 = #BIC(src2_37878, (src1_37903 >>r 32u ((8u) 10))); /* :k */
  r1_37847 = (src1_37843 ^ 32u (src2_37904 >>r 32u ((8u) 12))); /* u32 */
  state[#aligned u32 11] = r1_37847; /* u32 */
  src1_37860 = #BIC(src2_37895, (src2_37878 >>r 32u ((8u) 23))); /* :k */
  r1_37864 = (src1_37860 ^ 32u (src1_37903 >>r 32u ((8u) 1))); /* u32 */
  state[#aligned u32 32] = r1_37864; /* u32 */
  src1_37877 = #BIC(src2_37908, (src2_37895 >>r 32u ((8u) 5))); /* :k */
  r1_37881 = (src1_37877 ^ 32u (src2_37878 >>r 32u ((8u) 28))); /* u32 */
  state[#aligned u32 5] = r1_37881; /* u32 */
  src1_37894 = #BIC(src2_37904, (src2_37908 >>r 32u ((8u) 24))); /* :k */
  r1_37898 = (src1_37894 ^ 32u (src2_37895 >>r 32u ((8u) 29))); /* u32 */
  state[#aligned u32 27] = r1_37898; /* u32 */
  src1_37907 = #BIC(src1_37903, (src2_37904 >>r 32u ((8u) 2))); /* :k */
  r1_37921 = (src1_37907 ^ 32u (src2_37908 >>r 32u ((8u) 26))); /* u32 */
  par_38216 = smD_36958[#aligned u32 1]; /* u32 */
  r_37943 = state[#aligned u32 29]; /* u32 */
  r_37947 = state[#aligned u32 40]; /* u32 */
  r_37951 = state[#aligned u32 12]; /* u32 */
  r_37955 = state[#aligned u32 34]; /* u32 */
  r_37959 = state[#aligned u32 6]; /* u32 */
  state[#aligned u32 49] = r1_37921; /* u32 */
  src2_38040 = (par_37944 ^ 32u (r_37943 >>r 32u ((8u) 10))); /* u32 */
  src1_38039 = (par_38216 ^ 32u (r_37947 >>r 32u ((8u) 31))); /* u32 */
  src2_38014 = (par_38220 ^ 32u (r_37951 >>r 32u ((8u) 28))); /* u32 */
  src2_38031 = (par_38224 ^ 32u (r_37955 >>r 32u ((8u) 4))); /* u32 */
  src2_38044 = (par_38083 ^ 32u (r_37959 >>r 32u ((8u) 1))); /* u32 */
  src1_37979 = #BIC(src2_38014, (src1_38039 >>r 32u ((8u) 19))); /* :k */
  r1_37983 = (src1_37979 ^ 32u (src2_38040 >>r 32u ((8u) 24))); /* u32 */
  state[#aligned u32 40] = r1_37983; /* u32 */
  src1_37996 = #BIC(src2_38031, (src2_38014 >>r 32u ((8u) 2))); /* :k */
  r1_38000 = (src1_37996 ^ 32u (src1_38039 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 12] = r1_38000; /* u32 */
  src1_38013 = #BIC(src2_38044, (src2_38031 >>r 32u ((8u) 21))); /* :k */
  r1_38017 = (src1_38013 ^ 32u (src2_38014 >>r 32u ((8u) 23))); /* u32 */
  state[#aligned u32 34] = r1_38017; /* u32 */
  src1_38030 = #BIC(src2_38040, (src2_38044 >>r 32u ((8u) 17))); /* :k */
  r1_38034 = (src1_38030 ^ 32u (src2_38031 >>r 32u ((8u) 6))); /* u32 */
  state[#aligned u32 6] = r1_38034; /* u32 */
  src1_38043 = #BIC(src1_38039, (src2_38040 >>r 32u ((8u) 5))); /* :k */
  r1_38056 = (src1_38043 ^ 32u (src2_38044 >>r 32u ((8u) 22))); /* u32 */
  r_38078 = state[#aligned u32 15]; /* u32 */
  r_38082 = state[#aligned u32 36]; /* u32 */
  r_38086 = state[#aligned u32 8]; /* u32 */
  r_38090 = state[#aligned u32 20]; /* u32 */
  r_38094 = state[#aligned u32 42]; /* u32 */
  state[#aligned u32 29] = r1_38056; /* u32 */
  src2_38175 = (par_38224 ^ 32u (r_38078 >>r 32u ((8u) 25))); /* u32 */
  src1_38174 = (par_38083 ^ 32u (r_38082 >>r 32u ((8u) 18))); /* u32 */
  src2_38149 = (r14_36799 ^ 32u (r_38086 >>r 32u ((8u) 29))); /* u32 */
  src2_38166 = (par_38216 ^ 32u (r_38090 >>r 32u ((8u) 27))); /* u32 */
  src2_38179 = (r10_36763 ^ 32u (r_38094 >>r 32u ((8u) 11))); /* u32 */
  src1_38114 = #BIC(src2_38149, (src1_38174 >>r 32u ((8u) 24))); /* :k */
  r1_38118 = (src1_38114 ^ 32u (src2_38175 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 20] = r1_38118; /* u32 */
  src1_38131 = #BIC(src2_38166, (src2_38149 >>r 32u ((8u) 1))); /* :k */
  r1_38135 = (src1_38131 ^ 32u (src1_38174 >>r 32u ((8u) 25))); /* u32 */
  state[#aligned u32 42] = r1_38135; /* u32 */
  src1_38148 = #BIC(src2_38179, (src2_38166 >>r 32u ((8u) 12))); /* :k */
  r1_38152 = (src1_38148 ^ 32u (src2_38149 >>r 32u ((8u) 13))); /* u32 */
  state[#aligned u32 15] = r1_38152; /* u32 */
  src1_38165 = #BIC(src2_38175, (src2_38179 >>r 32u ((8u) 30))); /* :k */
  r1_38169 = (src1_38165 ^ 32u (src2_38166 >>r 32u ((8u) 10))); /* u32 */
  state[#aligned u32 36] = r1_38169; /* u32 */
  src1_38178 = #BIC(src1_38174, (src2_38175 >>r 32u ((8u) 29))); /* :k */
  r1_38193 = (src1_38178 ^ 32u (src2_38179 >>r 32u ((8u) 27))); /* u32 */
  par_38228 = smD_36958[#aligned u32 2]; /* u32 */
  r_38215 = state[#aligned u32 1]; /* u32 */
  r_38219 = state[#aligned u32 22]; /* u32 */
  r_38223 = state[#aligned u32 45]; /* u32 */
  r_38227 = state[#aligned u32 17]; /* u32 */
  r_38231 = state[#aligned u32 38]; /* u32 */
  state[#aligned u32 8] = r1_38193; /* u32 */
  r3_38309 = (par_38216 ^ 32u r_38215); /* u32 */
  src2_38313 = (par_38220 ^ 32u (r_38219 >>r 32u ((8u) 10))); /* u32 */
  src1_38312 = (par_38224 ^ 32u (r_38223 >>r 32u ((8u) 23))); /* u32 */
  src2_38286 = (par_38228 ^ 32u (r_38227 >>r 32u ((8u) 18))); /* u32 */
  src2_38303 = (r14_36799 ^ 32u (r_38231 >>r 32u ((8u) 5))); /* u32 */
  src1_38251 = #BIC(src2_38286, (src1_38312 >>r 32u ((8u) 21))); /* :k */
  r1_38255 = (src1_38251 ^ 32u (src2_38313 >>r 32u ((8u) 20))); /* u32 */
  state[#aligned u32 22] = r1_38255; /* u32 */
  src1_38268 = #BIC(src2_38303, (src2_38286 >>r 32u ((8u) 29))); /* :k */
  r1_38272 = (src1_38268 ^ 32u (src1_38312 >>r 32u ((8u) 18))); /* u32 */
  state[#aligned u32 45] = r1_38272; /* u32 */
  src1_38285 = #BIC(r3_38309, (src2_38303 >>r 32u ((8u) 25))); /* :k */
  r1_38289 = (src1_38285 ^ 32u (src2_38286 >>r 32u ((8u) 22))); /* u32 */
  state[#aligned u32 17] = r1_38289; /* u32 */
  src1_38302 = #BIC(src2_38313, (r3_38309 >>r 32u ((8u) 22))); /* :k */
  r1_38306 = (src1_38302 ^ 32u (src2_38303 >>r 32u ((8u) 15))); /* u32 */
  state[#aligned u32 38] = r1_38306; /* u32 */
  r5_38315 = #BIC(src1_38312, (src2_38313 >>r 32u ((8u) 31))); /* :k */
  RCWT_line_38316 = sRCWT_line_36568; /* u8[32] */
  r4_38317 = RCWT_line_38316[#aligned u32 5]; /* u32 */
  r3_38318 = (r3_38309 ^ 32u (r5_38315 >>r 32u ((8u) 11))); /* u32 */
  strreg_38331 = (r4_38317 ^ 32u r3_38318); /* u32 */
  smD_38324 = smD_36958; /* u8[20]:r */
  smD_38327 = smD_38324; /* u8[20]:r */
  src1_38348 = state[#aligned u32 39]; /* u32 */
  src2_38349 = state[#aligned u32 18]; /* u32 */
  src2_38353 = state[#aligned u32 49]; /* u32 */
  src2_38357 = state[#aligned u32 28]; /* u32 */
  src2_38361 = state[#aligned u32 8]; /* u32 */
  state[#aligned u32 1] = strreg_38331; /* u32 */
  src1_38352 = (src1_38348 ^ 32u (src2_38349 >>r 32u ((8u) 12))); /* u32 */
  src1_38356 = (src1_38352 ^ 32u (src2_38353 >>r 32u ((8u) 19))); /* u32 */
  src1_38360 = (src1_38356 ^ 32u (src2_38357 >>r 32u ((8u) 4))); /* u32 */
  r3_38366 = (src1_38360 ^ 32u (src2_38361 >>r 32u ((8u) 26))); /* u32 */
  src1_38384 = state[#aligned u32 22]; /* u32 */
  src2_38385 = state[#aligned u32 3]; /* u32 */
  src2_38389 = state[#aligned u32 33]; /* u32 */
  src2_38393 = state[#aligned u32 12]; /* u32 */
  src2_38397 = state[#aligned u32 43]; /* u32 */
  src1_38388 = (src1_38384 ^ 32u (src2_38385 >>r 32u ((8u) 20))); /* u32 */
  src1_38392 = (src1_38388 ^ 32u (src2_38389 >>r 32u ((8u) 6))); /* u32 */
  src1_38396 = (src1_38392 ^ 32u (src2_38393 >>r 32u ((8u) 3))); /* u32 */
  src2_38404 = (src1_38396 ^ 32u (src2_38397 >>r 32u ((8u) 22))); /* u32 */
  src1_38403 = (r3_38366 >>r 32u ((8u) 10)); /* u32 */
  strreg_38408 = (src1_38403 ^ 32u (src2_38404 >>r 32u ((8u) 21))); /* u32 */
  stradr_38409 = smD_38327; /* u8[20]:r */
  src1_38426 = state[#aligned u32 45]; /* u32 */
  src2_38427 = state[#aligned u32 25]; /* u32 */
  src2_38431 = state[#aligned u32 4]; /* u32 */
  src2_38435 = state[#aligned u32 34]; /* u32 */
  src2_38439 = state[#aligned u32 14]; /* u32 */
  stradr_38409[#aligned u32 0] = strreg_38408; /* u32 */
  src1_38430 = (src1_38426 ^ 32u (src2_38427 >>r 32u ((8u) 9))); /* u32 */
  src1_38434 = (src1_38430 ^ 32u (src2_38431 >>r 32u ((8u) 30))); /* u32 */
  src1_38438 = (src1_38434 ^ 32u (src2_38435 >>r 32u ((8u) 11))); /* u32 */
  src2_38521 = (src1_38438 ^ 32u (src2_38439 >>r 32u ((8u) 6))); /* u32 */
  smD_38443 = stradr_38409; /* u8[20]:r */
  strreg_38447 = (src1_38403 ^ 32u (src2_38521 >>r 32u ((8u) 25))); /* u32 */
  stradr_38448 = smD_38443; /* u8[20]:r */
  src1_38465 = state[#aligned u32 16]; /* u32 */
  src2_38466 = state[#aligned u32 47]; /* u32 */
  src2_38470 = state[#aligned u32 27]; /* u32 */
  src2_38474 = state[#aligned u32 7]; /* u32 */
  src2_38478 = state[#aligned u32 36]; /* u32 */
  stradr_38448[#aligned u32 3] = strreg_38447; /* u32 */
  src1_38469 = (src1_38465 ^ 32u (src2_38466 >>r 32u ((8u) 18))); /* u32 */
  src1_38473 = (src1_38469 ^ 32u (src2_38470 >>r 32u ((8u) 31))); /* u32 */
  src1_38477 = (src1_38473 ^ 32u (src2_38474 >>r 32u ((8u) 18))); /* u32 */
  src1_38721 = (src1_38477 ^ 32u (src2_38478 >>r 32u ((8u) 1))); /* u32 */
  smD_38482 = stradr_38448; /* u8[20]:r */
  par_39339 = (src1_38721 ^ 32u (src2_38404 >>r 32u ((8u) 22))); /* u32 */
  src1_38502 = state[#aligned u32 0]; /* u32 */
  src2_38503 = state[#aligned u32 30]; /* u32 */
  src2_38507 = state[#aligned u32 11]; /* u32 */
  src2_38511 = state[#aligned u32 41]; /* u32 */
  src2_38515 = state[#aligned u32 20]; /* u32 */
  src1_38506 = (src1_38502 ^ 32u (src2_38503 >>r 32u ((8u) 30))); /* u32 */
  src1_38510 = (src1_38506 ^ 32u (src2_38507 >>r 32u ((8u) 19))); /* u32 */
  src1_38514 = (src1_38510 ^ 32u (src2_38511 >>r 32u ((8u) 27))); /* u32 */
  src1_38520 = (src1_38514 ^ 32u (src2_38515 >>r 32u ((8u) 12))); /* u32 */
  par_39920 = (src1_38520 ^ 32u (src2_38521 >>r 32u ((8u) 24))); /* u32 */
  src1_38541 = state[#aligned u32 17]; /* u32 */
  src2_38542 = state[#aligned u32 46]; /* u32 */
  src2_38546 = state[#aligned u32 26]; /* u32 */
  src2_38550 = state[#aligned u32 6]; /* u32 */
  src2_38554 = state[#aligned u32 37]; /* u32 */
  src1_38545 = (src1_38541 ^ 32u (src2_38542 >>r 32u ((8u) 18))); /* u32 */
  src1_38549 = (src1_38545 ^ 32u src2_38546); /* u32 */
  src1_38553 = (src1_38549 ^ 32u (src2_38550 >>r 32u ((8u) 19))); /* u32 */
  src2_38597 = (src1_38553 ^ 32u (src2_38554 >>r 32u ((8u) 1))); /* u32 */
  par_40066 = (src2_38597 ^ 32u src1_38520); /* u32 */
  src1_38577 = state[#aligned u32 23]; /* u32 */
  src2_38578 = state[#aligned u32 2]; /* u32 */
  src2_38582 = state[#aligned u32 32]; /* u32 */
  src2_38586 = state[#aligned u32 13]; /* u32 */
  src2_38590 = state[#aligned u32 42]; /* u32 */
  src1_38581 = (src1_38577 ^ 32u (src2_38578 >>r 32u ((8u) 20))); /* u32 */
  src1_38585 = (src1_38581 ^ 32u (src2_38582 >>r 32u ((8u) 7))); /* u32 */
  src1_38589 = (src1_38585 ^ 32u (src2_38586 >>r 32u ((8u) 3))); /* u32 */
  r7_38594 = (src1_38589 ^ 32u (src2_38590 >>r 32u ((8u) 22))); /* u32 */
  src1_38596 = (r7_38594 >>r 32u ((8u) 21)); /* u32 */
  strreg_38601 = (src1_38596 ^ 32u (src2_38597 >>r 32u ((8u) 31))); /* u32 */
  stradr_38602 = smD_38482; /* u8[20]:r */
  src1_38619 = state[#aligned u32 38]; /* u32 */
  src2_38620 = state[#aligned u32 19]; /* u32 */
  src2_38624 = state[#aligned u32 48]; /* u32 */
  src2_38628 = state[#aligned u32 29]; /* u32 */
  src2_38632 = state[#aligned u32 9]; /* u32 */
  stradr_38602[#aligned u32 4] = strreg_38601; /* u32 */
  src1_38623 = (src1_38619 ^ 32u (src2_38620 >>r 32u ((8u) 12))); /* u32 */
  src1_38627 = (src1_38623 ^ 32u (src2_38624 >>r 32u ((8u) 19))); /* u32 */
  src1_38631 = (src1_38627 ^ 32u (src2_38628 >>r 32u ((8u) 4))); /* u32 */
  src2_38679 = (src1_38631 ^ 32u (src2_38632 >>r 32u ((8u) 27))); /* u32 */
  smD_38636 = stradr_38602; /* u8[20]:r */
  par_38913 = (src1_38596 ^ 32u (src2_38679 >>r 32u ((8u) 10))); /* u32 */
  stradr_38641 = smD_38636; /* u8[20]:r */
  src1_38658 = state[#aligned u32 44]; /* u32 */
  src2_38659 = state[#aligned u32 24]; /* u32 */
  src2_38663 = state[#aligned u32 5]; /* u32 */
  src2_38667 = state[#aligned u32 35]; /* u32 */
  src2_38671 = state[#aligned u32 15]; /* u32 */
  stradr_38641[#aligned u32 1] = par_38913; /* u32 */
  src1_38662 = (src1_38658 ^ 32u (src2_38659 >>r 32u ((8u) 8))); /* u32 */
  src1_38666 = (src1_38662 ^ 32u (src2_38663 >>r 32u ((8u) 30))); /* u32 */
  src1_38670 = (src1_38666 ^ 32u (src2_38667 >>r 32u ((8u) 11))); /* u32 */
  r7_38676 = (src1_38670 ^ 32u (src2_38671 >>r 32u ((8u) 6))); /* u32 */
  smD_38675 = stradr_38641; /* u8[20]:r */
  src1_38678 = (r7_38676 >>r 32u ((8u) 25)); /* u32 */
  par_39189 = (src1_38678 ^ 32u (src2_38679 >>r 32u ((8u) 9))); /* u32 */
  stradr_38684 = smD_38675; /* u8[20]:r */
  src1_38701 = state[#aligned u32 1]; /* u32 */
  src2_38702 = state[#aligned u32 31]; /* u32 */
  src2_38706 = state[#aligned u32 10]; /* u32 */
  src2_38710 = state[#aligned u32 40]; /* u32 */
  src2_38714 = state[#aligned u32 21]; /* u32 */
  stradr_38684[#aligned u32 2] = par_39189; /* u32 */
  src1_38705 = (src1_38701 ^ 32u (src2_38702 >>r 32u ((8u) 31))); /* u32 */
  src1_38709 = (src1_38705 ^ 32u (src2_38706 >>r 32u ((8u) 20))); /* u32 */
  src1_38713 = (src1_38709 ^ 32u (src2_38710 >>r 32u ((8u) 27))); /* u32 */
  src2_38722 = (src1_38713 ^ 32u (src2_38714 >>r 32u ((8u) 13))); /* u32 */
  smD_38718 = stradr_38684; /* u8[20]:r */
  par_40054 = (src2_38722 ^ 32u src1_38678); /* u32 */
  par_39760 = (src1_38721 ^ 32u (src2_38722 >>r 32u ((8u) 31))); /* u32 */
  r_38752 = state[#aligned u32 16]; /* u32 */
  r_38756 = state[#aligned u32 18]; /* u32 */
  r_38760 = state[#aligned u32 10]; /* u32 */
  r_38764 = state[#aligned u32 12]; /* u32 */
  r_38768 = state[#aligned u32 14]; /* u32 */
  src2_38856 = (par_39189 ^ 32u r_38752); /* u32 */
  src1_38855 = (par_39760 ^ 32u (r_38756 >>r 32u ((8u) 22))); /* u32 */
  src2_38825 = (par_38913 ^ 32u (r_38760 >>r 32u ((8u) 20))); /* u32 */
  src2_38843 = (par_40054 ^ 32u (r_38764 >>r 32u ((8u) 25))); /* u32 */
  src2_38860 = (par_39339 ^ 32u (r_38768 >>r 32u ((8u) 31))); /* u32 */
  src1_38788 = #BIC(src2_38825, (src1_38855 >>r 32u ((8u) 24))); /* :k */
  r1_38792 = (src1_38788 ^ 32u (src2_38856 >>r 32u ((8u) 20))); /* u32 */
  r1_38793 = (r1_38792 >>r 32u ((8u) 30)); /* u32 */
  state[#aligned u32 10] = r1_38793; /* u32 */
  src1_38806 = #BIC(src2_38843, (src2_38825 >>r 32u ((8u) 21))); /* :k */
  r1_38810 = (src1_38806 ^ 32u (src1_38855 >>r 32u ((8u) 13))); /* u32 */
  r1_38811 = (r1_38810 >>r 32u ((8u) 9)); /* u32 */
  state[#aligned u32 12] = r1_38811; /* u32 */
  src1_38824 = #BIC(src2_38860, (src2_38843 >>r 32u ((8u) 8))); /* :k */
  r1_38828 = (src1_38824 ^ 32u (src2_38825 >>r 32u ((8u) 29))); /* u32 */
  r1_38829 = (r1_38828 >>r 32u ((8u) 1)); /* u32 */
  state[#aligned u32 14] = r1_38829; /* u32 */
  src1_38842 = #BIC(src2_38856, (src2_38860 >>r 32u ((8u) 15))); /* :k */
  r1_38846 = (src1_38842 ^ 32u (src2_38843 >>r 32u ((8u) 23))); /* u32 */
  r1_38847 = (r1_38846 >>r 32u ((8u) 18)); /* u32 */
  state[#aligned u32 16] = r1_38847; /* u32 */
  src1_38859 = #BIC(src1_38855, (src2_38856 >>r 32u ((8u) 28))); /* :k */
  r1_38863 = (src1_38859 ^ 32u (src2_38860 >>r 32u ((8u) 11))); /* u32 */
  r1_38874 = (r1_38863 >>r 32u ((8u) 22)); /* u32 */
  r_38896 = state[#aligned u32 23]; /* u32 */
  r_38900 = state[#aligned u32 25]; /* u32 */
  r_38904 = state[#aligned u32 27]; /* u32 */
  r_38908 = state[#aligned u32 29]; /* u32 */
  r_38912 = state[#aligned u32 21]; /* u32 */
  state[#aligned u32 18] = r1_38874; /* u32 */
  src2_38999 = (par_39920 ^ 32u (r_38896 >>r 32u ((8u) 21))); /* u32 */
  src1_38998 = (par_39339 ^ 32u (r_38900 >>r 32u ((8u) 2))); /* u32 */
  src2_38969 = (par_39189 ^ 32u (r_38904 >>r 32u ((8u) 31))); /* u32 */
  src2_38987 = (par_40066 ^ 32u (r_38908 >>r 32u ((8u) 14))); /* u32 */
  src2_39003 = (par_38913 ^ 32u (r_38912 >>r 32u ((8u) 13))); /* u32 */
  src1_38932 = #BIC(src2_38969, (src1_38998 >>r 32u ((8u) 9))); /* :k */
  r1_38936 = (src1_38932 ^ 32u (src2_38999 >>r 32u ((8u) 12))); /* u32 */
  r1_38937 = (r1_38936 >>r 32u ((8u) 20)); /* u32 */
  state[#aligned u32 21] = r1_38937; /* u32 */
  src1_38950 = #BIC(src2_38987, (src2_38969 >>r 32u ((8u) 24))); /* :k */
  r1_38954 = (src1_38950 ^ 32u (src1_38998 >>r 32u ((8u) 1))); /* u32 */
  r1_38955 = (r1_38954 >>r 32u ((8u) 28)); /* u32 */
  state[#aligned u32 23] = r1_38955; /* u32 */
  src1_38968 = #BIC(src2_39003, (src2_38987 >>r 32u ((8u) 5))); /* :k */
  r1_38972 = (src1_38968 ^ 32u (src2_38969 >>r 32u ((8u) 29))); /* u32 */
  r1_38973 = (r1_38972 >>r 32u ((8u) 23)); /* u32 */
  state[#aligned u32 25] = r1_38973; /* u32 */
  src1_38986 = #BIC(src2_38999, (src2_39003 >>r 32u ((8u) 23))); /* :k */
  r1_38990 = (src1_38986 ^ 32u (src2_38987 >>r 32u ((8u) 28))); /* u32 */
  state[#aligned u32 27] = r1_38990; /* u32 */
  src1_39002 = #BIC(src1_38998, (src2_38999 >>r 32u ((8u) 3))); /* :k */
  r1_39006 = (src1_39002 ^ 32u (src2_39003 >>r 32u ((8u) 26))); /* u32 */
  r1_39018 = (r1_39006 >>r 32u ((8u) 29)); /* u32 */
  par_39631 = smD_38718[#aligned u32 0]; /* u32 */
  r_39040 = state[#aligned u32 38]; /* u32 */
  r_39044 = state[#aligned u32 30]; /* u32 */
  r_39048 = state[#aligned u32 32]; /* u32 */
  r_39052 = state[#aligned u32 34]; /* u32 */
  r_39056 = state[#aligned u32 36]; /* u32 */
  state[#aligned u32 29] = r1_39018; /* u32 */
  src2_39144 = (par_40066 ^ 32u (r_39040 >>r 32u ((8u) 10))); /* u32 */
  src1_39143 = (par_39631 ^ 32u (r_39044 >>r 32u ((8u) 30))); /* u32 */
  src2_39113 = (par_39920 ^ 32u (r_39048 >>r 32u ((8u) 28))); /* u32 */
  src2_39131 = (par_39339 ^ 32u (r_39052 >>r 32u ((8u) 4))); /* u32 */
  src2_39148 = (par_39189 ^ 32u (r_39056 >>r 32u ((8u) 1))); /* u32 */
  src1_39076 = #BIC(src2_39113, (src1_39143 >>r 32u ((8u) 19))); /* :k */
  r1_39080 = (src1_39076 ^ 32u (src2_39144 >>r 32u ((8u) 23))); /* u32 */
  r1_39081 = (r1_39080 >>r 32u ((8u) 27)); /* u32 */
  state[#aligned u32 30] = r1_39081; /* u32 */
  src1_39094 = #BIC(src2_39131, (src2_39113 >>r 32u ((8u) 3))); /* :k */
  r1_39098 = (src1_39094 ^ 32u (src1_39143 >>r 32u ((8u) 22))); /* u32 */
  r1_39099 = (r1_39098 >>r 32u ((8u) 24)); /* u32 */
  state[#aligned u32 32] = r1_39099; /* u32 */
  src1_39112 = #BIC(src2_39148, (src2_39131 >>r 32u ((8u) 20))); /* :k */
  r1_39116 = (src1_39112 ^ 32u (src2_39113 >>r 32u ((8u) 23))); /* u32 */
  r1_39117 = (r1_39116 >>r 32u ((8u) 4)); /* u32 */
  state[#aligned u32 34] = r1_39117; /* u32 */
  src1_39130 = #BIC(src2_39144, (src2_39148 >>r 32u ((8u) 18))); /* :k */
  r1_39134 = (src1_39130 ^ 32u (src2_39131 >>r 32u ((8u) 6))); /* u32 */
  r1_39135 = (r1_39134 >>r 32u ((8u) 18)); /* u32 */
  state[#aligned u32 36] = r1_39135; /* u32 */
  src1_39147 = #BIC(src1_39143, (src2_39144 >>r 32u ((8u) 4))); /* :k */
  r1_39151 = (src1_39147 ^ 32u (src2_39148 >>r 32u ((8u) 22))); /* u32 */
  r1_39162 = (r1_39151 >>r 32u ((8u) 14)); /* u32 */
  r_39184 = state[#aligned u32 45]; /* u32 */
  r_39188 = state[#aligned u32 47]; /* u32 */
  r_39192 = state[#aligned u32 49]; /* u32 */
  r_39196 = state[#aligned u32 41]; /* u32 */
  r_39200 = state[#aligned u32 43]; /* u32 */
  state[#aligned u32 38] = r1_39162; /* u32 */
  src2_39288 = (par_39339 ^ 32u (r_39184 >>r 32u ((8u) 25))); /* u32 */
  src1_39287 = (par_39189 ^ 32u (r_39188 >>r 32u ((8u) 18))); /* u32 */
  src2_39257 = (par_39760 ^ 32u (r_39192 >>r 32u ((8u) 29))); /* u32 */
  src2_39275 = (par_39631 ^ 32u (r_39196 >>r 32u ((8u) 27))); /* u32 */
  src2_39292 = (par_40054 ^ 32u (r_39200 >>r 32u ((8u) 12))); /* u32 */
  src1_39220 = #BIC(src2_39257, (src1_39287 >>r 32u ((8u) 24))); /* :k */
  r1_39224 = (src1_39220 ^ 32u (src2_39288 >>r 32u ((8u) 20))); /* u32 */
  r1_39225 = (r1_39224 >>r 32u ((8u) 13)); /* u32 */
  state[#aligned u32 41] = r1_39225; /* u32 */
  src1_39238 = #BIC(src2_39275, (src2_39257 >>r 32u ((8u) 1))); /* :k */
  r1_39242 = (src1_39238 ^ 32u (src1_39287 >>r 32u ((8u) 25))); /* u32 */
  r1_39243 = (r1_39242 >>r 32u ((8u) 12)); /* u32 */
  state[#aligned u32 43] = r1_39243; /* u32 */
  src1_39256 = #BIC(src2_39292, (src2_39275 >>r 32u ((8u) 13))); /* :k */
  r1_39260 = (src1_39256 ^ 32u (src2_39257 >>r 32u ((8u) 14))); /* u32 */
  r1_39261 = (r1_39260 >>r 32u ((8u) 31)); /* u32 */
  state[#aligned u32 45] = r1_39261; /* u32 */
  src1_39274 = #BIC(src2_39288, (src2_39292 >>r 32u ((8u) 30))); /* :k */
  r1_39278 = (src1_39274 ^ 32u (src2_39275 >>r 32u ((8u) 11))); /* u32 */
  r1_39279 = (r1_39278 >>r 32u ((8u) 1)); /* u32 */
  state[#aligned u32 47] = r1_39279; /* u32 */
  src1_39291 = #BIC(src1_39287, (src2_39288 >>r 32u ((8u) 28))); /* :k */
  r1_39295 = (src1_39291 ^ 32u (src2_39292 >>r 32u ((8u) 26))); /* u32 */
  r1_39308 = (r1_39295 >>r 32u ((8u) 5)); /* u32 */
  par_39908 = smD_38718[#aligned u32 3]; /* u32 */
  r_39330 = state[#aligned u32 0]; /* u32 */
  r_39334 = state[#aligned u32 2]; /* u32 */
  r_39338 = state[#aligned u32 4]; /* u32 */
  r_39342 = state[#aligned u32 6]; /* u32 */
  r_39346 = state[#aligned u32 8]; /* u32 */
  state[#aligned u32 49] = r1_39308; /* u32 */
  r3_39427 = (par_39631 ^ 32u r_39330); /* u32 */
  src2_39431 = (par_39920 ^ 32u (r_39334 >>r 32u ((8u) 9))); /* u32 */
  src1_39430 = (par_39339 ^ 32u (r_39338 >>r 32u ((8u) 23))); /* u32 */
  src2_39403 = (par_39908 ^ 32u (r_39342 >>r 32u ((8u) 19))); /* u32 */
  src2_39420 = (par_39760 ^ 32u (r_39346 >>r 32u ((8u) 4))); /* u32 */
  src1_39366 = #BIC(src2_39403, (src1_39430 >>r 32u ((8u) 21))); /* :k */
  r1_39370 = (src1_39366 ^ 32u (src2_39431 >>r 32u ((8u) 21))); /* u32 */
  r1_39371 = (r1_39370 >>r 32u ((8u) 21)); /* u32 */
  state[#aligned u32 2] = r1_39371; /* u32 */
  src1_39384 = #BIC(src2_39420, (src2_39403 >>r 32u ((8u) 28))); /* :k */
  r1_39388 = (src1_39384 ^ 32u (src1_39430 >>r 32u ((8u) 17))); /* u32 */
  r1_39389 = (r1_39388 >>r 32u ((8u) 25)); /* u32 */
  state[#aligned u32 4] = r1_39389; /* u32 */
  src1_39402 = #BIC(r3_39427, (src2_39420 >>r 32u ((8u) 25))); /* :k */
  r1_39406 = (src1_39402 ^ 32u (src2_39403 >>r 32u ((8u) 21))); /* u32 */
  state[#aligned u32 6] = r1_39406; /* u32 */
  src1_39419 = #BIC(src2_39431, (r3_39427 >>r 32u ((8u) 22))); /* :k */
  r1_39423 = (src1_39419 ^ 32u (src2_39420 >>r 32u ((8u) 15))); /* u32 */
  r1_39424 = (r1_39423 >>r 32u ((8u) 10)); /* u32 */
  state[#aligned u32 8] = r1_39424; /* u32 */
  r5_39433 = #BIC(src1_39430, src2_39431); /* :k */
  RCWT_line_39434 = sRCWT_line_36568; /* u8[32] */
  r4_39435 = RCWT_line_39434[#aligned u32 6]; /* u32 */
  r3_39436 = (r3_39427 ^ 32u (r5_39433 >>r 32u ((8u) 10))); /* u32 */
  r1_39448 = (r4_39435 ^ 32u r3_39436); /* u32 */
  par_40058 = smD_38718[#aligned u32 4]; /* u32 */
  r_39470 = state[#aligned u32 17]; /* u32 */
  r_39474 = state[#aligned u32 19]; /* u32 */
  r_39478 = state[#aligned u32 11]; /* u32 */
  r_39482 = state[#aligned u32 13]; /* u32 */
  r_39486 = state[#aligned u32 15]; /* u32 */
  state[#aligned u32 0] = r1_39448; /* u32 */
  src2_39574 = (par_39908 ^ 32u r_39470); /* u32 */
  src1_39573 = (par_40066 ^ 32u (r_39474 >>r 32u ((8u) 22))); /* u32 */
  src2_39543 = (par_39631 ^ 32u (r_39478 >>r 32u ((8u) 19))); /* u32 */
  src2_39561 = (par_39920 ^ 32u (r_39482 >>r 32u ((8u) 24))); /* u32 */
  src2_39578 = (par_40058 ^ 32u (r_39486 >>r 32u ((8u) 31))); /* u32 */
  src1_39506 = #BIC(src2_39543, (src1_39573 >>r 32u ((8u) 23))); /* :k */
  r1_39510 = (src1_39506 ^ 32u (src2_39574 >>r 32u ((8u) 19))); /* u32 */
  r1_39511 = (r1_39510 >>r 32u ((8u) 31)); /* u32 */
  state[#aligned u32 11] = r1_39511; /* u32 */
  src1_39524 = #BIC(src2_39561, (src2_39543 >>r 32u ((8u) 21))); /* :k */
  r1_39528 = (src1_39524 ^ 32u (src1_39573 >>r 32u ((8u) 12))); /* u32 */
  r1_39529 = (r1_39528 >>r 32u ((8u) 10)); /* u32 */
  state[#aligned u32 13] = r1_39529; /* u32 */
  src1_39542 = #BIC(src2_39578, (src2_39561 >>r 32u ((8u) 8))); /* :k */
  r1_39546 = (src1_39542 ^ 32u (src2_39543 >>r 32u ((8u) 29))); /* u32 */
  r1_39547 = (r1_39546 >>r 32u ((8u) 2)); /* u32 */
  state[#aligned u32 15] = r1_39547; /* u32 */
  src1_39560 = #BIC(src2_39574, (src2_39578 >>r 32u ((8u) 16))); /* :k */
  r1_39564 = (src1_39560 ^ 32u (src2_39561 >>r 32u ((8u) 24))); /* u32 */
  r1_39565 = (r1_39564 >>r 32u ((8u) 18)); /* u32 */
  state[#aligned u32 17] = r1_39565; /* u32 */
  src1_39577 = #BIC(src1_39573, (src2_39574 >>r 32u ((8u) 28))); /* :k */
  r1_39581 = (src1_39577 ^ 32u (src2_39578 >>r 32u ((8u) 12))); /* u32 */
  r1_39592 = (r1_39581 >>r 32u ((8u) 22)); /* u32 */
  r_39614 = state[#aligned u32 22]; /* u32 */
  r_39618 = state[#aligned u32 24]; /* u32 */
  r_39622 = state[#aligned u32 26]; /* u32 */
  r_39626 = state[#aligned u32 28]; /* u32 */
  r_39630 = state[#aligned u32 20]; /* u32 */
  state[#aligned u32 19] = r1_39592; /* u32 */
  src2_39718 = (par_40054 ^ 32u (r_39614 >>r 32u ((8u) 22))); /* u32 */
  src1_39717 = (par_40058 ^ 32u (r_39618 >>r 32u ((8u) 1))); /* u32 */
  src2_39687 = (par_39908 ^ 32u r_39622); /* u32 */
  src2_39705 = (par_39760 ^ 32u (r_39626 >>r 32u ((8u) 14))); /* u32 */
  src2_39722 = (par_39631 ^ 32u (r_39630 >>r 32u ((8u) 12))); /* u32 */
  src1_39650 = #BIC(src2_39687, (src1_39717 >>r 32u ((8u) 10))); /* :k */
  r1_39654 = (src1_39650 ^ 32u (src2_39718 >>r 32u ((8u) 12))); /* u32 */
  r1_39655 = (r1_39654 >>r 32u ((8u) 19)); /* u32 */
  state[#aligned u32 20] = r1_39655; /* u32 */
  src1_39668 = #BIC(src2_39705, (src2_39687 >>r 32u ((8u) 23))); /* :k */
  r1_39672 = (src1_39668 ^ 32u (src1_39717 >>r 32u ((8u) 1))); /* u32 */
  r1_39673 = (r1_39672 >>r 32u ((8u) 28)); /* u32 */
  state[#aligned u32 22] = r1_39673; /* u32 */
  src1_39686 = #BIC(src2_39722, (src2_39705 >>r 32u ((8u) 5))); /* :k */
  r1_39690 = (src1_39686 ^ 32u (src2_39687 >>r 32u ((8u) 28))); /* u32 */
  r1_39691 = (r1_39690 >>r 32u ((8u) 23)); /* u32 */
  state[#aligned u32 24] = r1_39691; /* u32 */
  src1_39704 = #BIC(src2_39718, (src2_39722 >>r 32u ((8u) 24))); /* :k */
  r1_39708 = (src1_39704 ^ 32u (src2_39705 >>r 32u ((8u) 29))); /* u32 */
  r1_39709 = (r1_39708 >>r 32u ((8u) 31)); /* u32 */
  state[#aligned u32 26] = r1_39709; /* u32 */
  src1_39721 = #BIC(src1_39717, (src2_39718 >>r 32u ((8u) 2))); /* :k */
  r1_39725 = (src1_39721 ^ 32u (src2_39722 >>r 32u ((8u) 26))); /* u32 */
  r1_39737 = (r1_39725 >>r 32u ((8u) 29)); /* u32 */
  par_40050 = smD_38718[#aligned u32 1]; /* u32 */
  r_39759 = state[#aligned u32 39]; /* u32 */
  r_39763 = state[#aligned u32 31]; /* u32 */
  r_39767 = state[#aligned u32 33]; /* u32 */
  r_39771 = state[#aligned u32 35]; /* u32 */
  r_39775 = state[#aligned u32 37]; /* u32 */
  state[#aligned u32 28] = r1_39737; /* u32 */
  src2_39863 = (par_39760 ^ 32u (r_39759 >>r 32u ((8u) 10))); /* u32 */
  src1_39862 = (par_40050 ^ 32u (r_39763 >>r 32u ((8u) 31))); /* u32 */
  src2_39832 = (par_40054 ^ 32u (r_39767 >>r 32u ((8u) 28))); /* u32 */
  src2_39850 = (par_40058 ^ 32u (r_39771 >>r 32u ((8u) 4))); /* u32 */
  src2_39867 = (par_39908 ^ 32u (r_39775 >>r 32u ((8u) 1))); /* u32 */
  src1_39795 = #BIC(src2_39832, (src1_39862 >>r 32u ((8u) 19))); /* :k */
  r1_39799 = (src1_39795 ^ 32u (src2_39863 >>r 32u ((8u) 24))); /* u32 */
  r1_39800 = (r1_39799 >>r 32u ((8u) 27)); /* u32 */
  state[#aligned u32 31] = r1_39800; /* u32 */
  src1_39813 = #BIC(src2_39850, (src2_39832 >>r 32u ((8u) 2))); /* :k */
  r1_39817 = (src1_39813 ^ 32u (src1_39862 >>r 32u ((8u) 21))); /* u32 */
  r1_39818 = (r1_39817 >>r 32u ((8u) 25)); /* u32 */
  state[#aligned u32 33] = r1_39818; /* u32 */
  src1_39831 = #BIC(src2_39867, (src2_39850 >>r 32u ((8u) 21))); /* :k */
  r1_39835 = (src1_39831 ^ 32u (src2_39832 >>r 32u ((8u) 23))); /* u32 */
  r1_39836 = (r1_39835 >>r 32u ((8u) 4)); /* u32 */
  state[#aligned u32 35] = r1_39836; /* u32 */
  src1_39849 = #BIC(src2_39863, (src2_39867 >>r 32u ((8u) 17))); /* :k */
  r1_39853 = (src1_39849 ^ 32u (src2_39850 >>r 32u ((8u) 6))); /* u32 */
  r1_39854 = (r1_39853 >>r 32u ((8u) 19)); /* u32 */
  state[#aligned u32 37] = r1_39854; /* u32 */
  src1_39866 = #BIC(src1_39862, (src2_39863 >>r 32u ((8u) 5))); /* :k */
  r1_39870 = (src1_39866 ^ 32u (src2_39867 >>r 32u ((8u) 22))); /* u32 */
  r1_39881 = (r1_39870 >>r 32u ((8u) 14)); /* u32 */
  r_39903 = state[#aligned u32 44]; /* u32 */
  r_39907 = state[#aligned u32 46]; /* u32 */
  r_39911 = state[#aligned u32 48]; /* u32 */
  r_39915 = state[#aligned u32 40]; /* u32 */
  r_39919 = state[#aligned u32 42]; /* u32 */
  state[#aligned u32 39] = r1_39881; /* u32 */
  src2_40007 = (par_40058 ^ 32u (r_39903 >>r 32u ((8u) 25))); /* u32 */
  src1_40006 = (par_39908 ^ 32u (r_39907 >>r 32u ((8u) 18))); /* u32 */
  src2_39976 = (par_40066 ^ 32u (r_39911 >>r 32u ((8u) 29))); /* u32 */
  src2_39994 = (par_40050 ^ 32u (r_39915 >>r 32u ((8u) 27))); /* u32 */
  src2_40011 = (par_39920 ^ 32u (r_39919 >>r 32u ((8u) 11))); /* u32 */
  src1_39939 = #BIC(src2_39976, (src1_40006 >>r 32u ((8u) 24))); /* :k */
  r1_39943 = (src1_39939 ^ 32u (src2_40007 >>r 32u ((8u) 21))); /* u32 */
  r1_39944 = (r1_39943 >>r 32u ((8u) 12)); /* u32 */
  state[#aligned u32 40] = r1_39944; /* u32 */
  src1_39957 = #BIC(src2_39994, (src2_39976 >>r 32u ((8u) 1))); /* :k */
  r1_39961 = (src1_39957 ^ 32u (src1_40006 >>r 32u ((8u) 25))); /* u32 */
  r1_39962 = (r1_39961 >>r 32u ((8u) 11)); /* u32 */
  state[#aligned u32 42] = r1_39962; /* u32 */
  src1_39975 = #BIC(src2_40011, (src2_39994 >>r 32u ((8u) 12))); /* :k */
  r1_39979 = (src1_39975 ^ 32u (src2_39976 >>r 32u ((8u) 13))); /* u32 */
  r1_39980 = (r1_39979 >>r 32u ((8u) 31)); /* u32 */
  state[#aligned u32 44] = r1_39980; /* u32 */
  src1_39993 = #BIC(src2_40007, (src2_40011 >>r 32u ((8u) 30))); /* :k */
  r1_39997 = (src1_39993 ^ 32u (src2_39994 >>r 32u ((8u) 10))); /* u32 */
  r1_39998 = (r1_39997 >>r 32u ((8u) 1)); /* u32 */
  state[#aligned u32 46] = r1_39998; /* u32 */
  src1_40010 = #BIC(src1_40006, (src2_40007 >>r 32u ((8u) 29))); /* :k */
  r1_40014 = (src1_40010 ^ 32u (src2_40011 >>r 32u ((8u) 27))); /* u32 */
  r1_40027 = (r1_40014 >>r 32u ((8u) 4)); /* u32 */
  par_40062 = smD_38718[#aligned u32 2]; /* u32 */
  r_40049 = state[#aligned u32 1]; /* u32 */
  r_40053 = state[#aligned u32 3]; /* u32 */
  r_40057 = state[#aligned u32 5]; /* u32 */
  r_40061 = state[#aligned u32 7]; /* u32 */
  r_40065 = state[#aligned u32 9]; /* u32 */
  state[#aligned u32 48] = r1_40027; /* u32 */
  r3_40146 = (par_40050 ^ 32u r_40049); /* u32 */
  src2_40150 = (par_40054 ^ 32u (r_40053 >>r 32u ((8u) 10))); /* u32 */
  src1_40149 = (par_40058 ^ 32u (r_40057 >>r 32u ((8u) 23))); /* u32 */
  src2_40122 = (par_40062 ^ 32u (r_40061 >>r 32u ((8u) 18))); /* u32 */
  src2_40139 = (par_40066 ^ 32u (r_40065 >>r 32u ((8u) 5))); /* u32 */
  src1_40085 = #BIC(src2_40122, (src1_40149 >>r 32u ((8u) 21))); /* :k */
  r1_40089 = (src1_40085 ^ 32u (src2_40150 >>r 32u ((8u) 20))); /* u32 */
  r1_40090 = (r1_40089 >>r 32u ((8u) 22)); /* u32 */
  state[#aligned u32 3] = r1_40090; /* u32 */
  src1_40103 = #BIC(src2_40139, (src2_40122 >>r 32u ((8u) 29))); /* :k */
  r1_40107 = (src1_40103 ^ 32u (src1_40149 >>r 32u ((8u) 18))); /* u32 */
  r1_40108 = (r1_40107 >>r 32u ((8u) 25)); /* u32 */
  state[#aligned u32 5] = r1_40108; /* u32 */
  src1_40121 = #BIC(r3_40146, (src2_40139 >>r 32u ((8u) 25))); /* :k */
  r1_40125 = (src1_40121 ^ 32u (src2_40122 >>r 32u ((8u) 22))); /* u32 */
  state[#aligned u32 7] = r1_40125; /* u32 */
  src1_40138 = #BIC(src2_40150, (r3_40146 >>r 32u ((8u) 22))); /* :k */
  r1_40142 = (src1_40138 ^ 32u (src2_40139 >>r 32u ((8u) 15))); /* u32 */
  r1_40143 = (r1_40142 >>r 32u ((8u) 10)); /* u32 */
  state[#aligned u32 9] = r1_40143; /* u32 */
  r5_40152 = #BIC(src1_40149, (src2_40150 >>r 32u ((8u) 31))); /* :k */
  RCWT_line_40153 = sRCWT_line_36568; /* u8[32] */
  r4_40154 = RCWT_line_40153[#aligned u32 7]; /* u32 */
  r3_40155 = (r3_40146 ^ 32u (r5_40152 >>r 32u ((8u) 11))); /* u32 */
  r1_40159 = (r4_40154 ^ 32u r3_40155); /* u32 */
  state[#aligned u32 1] = r1_40159; /* u32 */
  return (state);
}

fn _KeccakF1600_StatePermute (reg mut ptr u32[50] state) -> (reg mut ptr u32[50]) {
  reg mut ptr u32[8] RCWT_line_40161;

  reg mut ptr u32[8] RCWT_line_40163;

  reg mut ptr u32[8] RCWT_line_40165;

  reg mut ptr u32[8] RCWT_line_40167;

  reg mut ptr u32[8] RCWT_line_40169;

  reg mut ptr u32[8] RCWT_line_40171;

  
  RCWT_line_40161 =
    /* global: */ KeccakF1600_StatePermute_RoundConstantsWithTerminator_1186[u32 0 : 8]; /* u8[32] */
  state = KeccakRounds(state, RCWT_line_40161);
  RCWT_line_40163 =
    /* global: */ KeccakF1600_StatePermute_RoundConstantsWithTerminator_1186[u32 8 : 8]; /* u8[32] */
  state = KeccakRounds(state, RCWT_line_40163);
  RCWT_line_40165 =
    /* global: */ KeccakF1600_StatePermute_RoundConstantsWithTerminator_1186[u32 16 : 8]; /* u8[32] */
  state = KeccakRounds(state, RCWT_line_40165);
  RCWT_line_40167 =
    /* global: */ KeccakF1600_StatePermute_RoundConstantsWithTerminator_1186[u32 24 : 8]; /* u8[32] */
  state = KeccakRounds(state, RCWT_line_40167);
  RCWT_line_40169 =
    /* global: */ KeccakF1600_StatePermute_RoundConstantsWithTerminator_1186[u32 32 : 8]; /* u8[32] */
  state = KeccakRounds(state, RCWT_line_40169);
  RCWT_line_40171 =
    /* global: */ KeccakF1600_StatePermute_RoundConstantsWithTerminator_1186[u32 40 : 8]; /* u8[32] */
  state = KeccakRounds(state, RCWT_line_40171);
  return (state);
}

export
fn KeccakF1600_StatePermute (reg mut ptr u32[50] state) -> (reg mut ptr u32[50]) {

  
  state = _KeccakF1600_StatePermute(state);
  return (state);
}

export
fn KeccakRounds_export (reg mut ptr u32[50] state,
                       reg const ptr u32[8] RCWT_line_1188) -> (reg mut ptr u32[50]) {

  
  state = KeccakRounds(state, RCWT_line_1188);
  return (state);
}


