{"vcs1":{"timestamp_begin":1741694883.011051200, "rt":7.27, "ut":6.94, "st":0.26}}
{"vcselab":{"timestamp_begin":1741694890.354304400, "rt":0.28, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1741694890.695820156, "rt":0.28, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741694882.704473638}
{"VCS_COMP_START_TIME": 1741694882.704473638}
{"VCS_COMP_END_TIME": 1741694891.051251964}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379008}}
{"vcselab": {"peak_mem": 174724}}
