#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jan 11 14:25:22 2024
# Process ID: 10372
# Current directory: D:/facultate/an2/ed/project_echipa2/project_echipa2.runs/synth_1
# Command line: vivado.exe -log medie.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source medie.tcl
# Log file: D:/facultate/an2/ed/project_echipa2/project_echipa2.runs/synth_1/medie.vds
# Journal file: D:/facultate/an2/ed/project_echipa2/project_echipa2.runs/synth_1\vivado.jou
# Running On: LAPTOP-2JJADS19, OS: Windows, CPU Frequency: 2595 MHz, CPU Physical cores: 4, Host memory: 6385 MB
#-----------------------------------------------------------
source medie.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 452.340 ; gain = 181.984
Command: synth_design -top medie -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18020
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.812 ; gain = 438.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'medie' [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/sources_1/new/medie.vhd:18]
WARNING: [Synth 8-614] signal 'sum_a1_a2' is read in the process but is not in the sensitivity list [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/sources_1/new/medie.vhd:48]
WARNING: [Synth 8-614] signal 'sum_a3_a4' is read in the process but is not in the sensitivity list [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/sources_1/new/medie.vhd:48]
WARNING: [Synth 8-614] signal 'sum1_extended' is read in the process but is not in the sensitivity list [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/sources_1/new/medie.vhd:48]
WARNING: [Synth 8-614] signal 'sum2_extended' is read in the process but is not in the sensitivity list [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/sources_1/new/medie.vhd:48]
WARNING: [Synth 8-614] signal 'sum' is read in the process but is not in the sensitivity list [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/sources_1/new/medie.vhd:48]
INFO: [Synth 8-226] default block is never used [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/sources_1/new/medie.vhd:87]
INFO: [Synth 8-226] default block is never used [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/sources_1/new/medie.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'medie' (0#1) [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/sources_1/new/medie.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1389.543 ; gain = 545.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1389.543 ; gain = 545.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1389.543 ; gain = 545.348
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1389.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/constrs_1/imports/ed/Basys3_Master.xdc]
Finished Parsing XDC File [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/constrs_1/imports/ed/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/facultate/an2/ed/project_echipa2/project_echipa2.srcs/constrs_1/imports/ed/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/medie_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/medie_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1461.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1461.168 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |     4|
|5     |LUT3   |     3|
|6     |LUT4   |     3|
|7     |LUT5   |     2|
|8     |LUT6   |    14|
|9     |FDRE   |    16|
|10    |IBUF   |    17|
|11    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 1461.168 ; gain = 616.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:12 . Memory (MB): peak = 1461.168 ; gain = 545.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 1461.168 ; gain = 616.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1461.168 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1461.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ac4fb084
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:30 . Memory (MB): peak = 1461.168 ; gain = 1008.828
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1461.168 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/facultate/an2/ed/project_echipa2/project_echipa2.runs/synth_1/medie.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file medie_utilization_synth.rpt -pb medie_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 14:27:17 2024...
