

================================================================
== Vivado HLS Report for 'k2c_dense_1'
================================================================
* Date:           Wed Apr 17 23:19:30 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu160-flgc2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.539|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_fu_255       |k2c_dot       |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_bias_add_fu_279  |k2c_bias_add  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         4|          -|          -|     ?|    no    |
        | + k2c_dense_label0  |    0|    0|         8|          4|          1|     0|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	5  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
5 --> 
	6  / true
6 --> 
	7  / (!exitcond_flatten)
	4  / (exitcond_flatten)
7 --> 
	8  / true
8 --> 
	16  / (exitcond)
	9  / (!exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	8  / true
16 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bias_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 17 'read' 'bias_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 18 'read' 'kernel_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 19 'read' 'kernel_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 20 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 21 'read' 'input_ndim_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 22 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.45ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_1, 3" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 23 'icmp' 'tmp' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %5" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.64ns)   --->   "%tmp_s = add i64 -1, %input_ndim_read_1" [../C-Code-Original/include/k2c_core_layers.c:59]   --->   Operation 25 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i64 %input_numel_read_1 to i12" [../C-Code-Original/include/k2c_core_layers.c:64]   --->   Operation 26 'trunc' 'tmp_60' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_1, i12 %tmp_60, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_s, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:64]   --->   Operation 27 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_56 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_1, i32 1, i32 63)" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 28 'partselect' 'tmp_56' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.45ns)   --->   "%icmp = icmp ne i63 %tmp_56, 0" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 29 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 30 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.70ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 31 'load' 'outrows' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 32 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (0.70ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 33 'load' 'outcols' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 34 'getelementptr' 'kernel_shape_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.70ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 35 'load' 'innerdim' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_1, i12 %tmp_60, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, i64 %kernel_ndim_read_1, i64 %kernel_numel_read_1, [5 x i64]* %kernel_shape, i64 %tmp_s, [1100 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:64]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([2622 x float]* %output_array, i64 %output_numel_read_1, [2622 x float]* %bias_array, i64 %bias_numel_read_1)" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 38 [1/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([2622 x float]* %output_array, i64 %output_numel_read_1, [2622 x float]* %bias_array, i64 %bias_numel_read_1)" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 38 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 39 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_core_layers.c:68]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>

State 5 <SV = 1> <Delay = 8.01>
ST_5 : Operation 41 [1/2] (0.70ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 41 'load' 'outrows' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 42 [1/1] (0.54ns)   --->   "%outrows2 = select i1 %icmp, i64 %outrows, i64 1" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 42 'select' 'outrows2' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/2] (0.70ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 43 'load' 'outcols' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i64 %outcols to i20" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 44 'trunc' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i64 %outcols to i13" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 45 'trunc' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/2] (0.70ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 46 'load' 'innerdim' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i64 %innerdim to i13" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 47 'trunc' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%cast = zext i64 %outrows2 to i128" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 48 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%cast1 = zext i64 %outcols to i128" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 49 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (6.77ns)   --->   "%bound = mul i128 %cast1, %cast" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 50 'mul' 'bound' <Predicate = true> <Delay = 6.77> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.95ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.95>

State 6 <SV = 2> <Delay = 5.73>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %_ifconv ], [ %indvar_flatten_next, %4 ]"   --->   Operation 52 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %_ifconv ], [ %outrowidx_mid2_v_v, %4 ]" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 53 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %_ifconv ], [ %j_12, %4 ]"   --->   Operation 54 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 55 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.90ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 56 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit.loopexit, label %.reset" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.45ns)   --->   "%exitcond14 = icmp eq i64 %j, %outcols" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 58 'icmp' 'exitcond14' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.54ns)   --->   "%j_mid2 = select i1 %exitcond14, i64 0, i64 %j" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 59 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (1.64ns)   --->   "%i_s = add i64 1, %i" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 60 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.54ns)   --->   "%outrowidx_mid2_v_v = select i1 %exitcond14, i64 %i_s, i64 %i" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 61 'select' 'outrowidx_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i64 %outrowidx_mid2_v_v to i13" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 62 'trunc' 'tmp_61' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.11ns)   --->   "%outrowidx_mid2 = mul i13 %tmp_58, %tmp_61" [../C-Code-Original/include/k2c_core_layers.c:44]   --->   Operation 63 'mul' 'outrowidx_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.11> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 64 [1/1] (3.55ns)   --->   "%inneridx_mid2 = mul i13 %tmp_59, %tmp_61" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 64 'mul' 'inneridx_mid2' <Predicate = (!exitcond_flatten)> <Delay = 3.55> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i64 %j_mid2 to i20" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 65 'trunc' 'tmp_62' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i64 %j_mid2 to i13" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 66 'trunc' 'tmp_63' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [2622 x float]* %bias_array, i64 0, i64 %j_mid2" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 67 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (1.76ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 68 'load' 'bias_array_load' <Predicate = (!exitcond_flatten)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 69 [1/1] (2.44ns)   --->   "%tmp_42 = add i13 %tmp_63, %outrowidx_mid2" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 69 'add' 'tmp_42' <Predicate = (!exitcond_flatten)> <Delay = 2.44> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 3.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_43_cast = zext i13 %tmp_42 to i64" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 70 'zext' 'tmp_43_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [2622 x float]* %output_array, i64 0, i64 %tmp_43_cast" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 71 'getelementptr' 'output_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 72 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.53>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str34)" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 73 'specregionbegin' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/2] (1.76ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 74 'load' 'bias_array_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 75 [1/1] (1.76ns)   --->   "store float %bias_array_load, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 75 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 76 [1/1] (0.95ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.95>

State 8 <SV = 4> <Delay = 6.66>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_43 = phi float [ %bias_array_load, %.reset ], [ %tmp_49, %3 ]" [../C-Code-Original/include/k2c_core_layers.c:48]   --->   Operation 77 'phi' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.reset ], [ %k_4, %3 ]"   --->   Operation 78 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (1.45ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 79 'icmp' 'exitcond' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (1.64ns)   --->   "%k_4 = add i64 %k, 1" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 80 'add' 'k_4' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_64 = trunc i64 %k to i20" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 82 'trunc' 'tmp_64' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i64 %k to i13" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 83 'trunc' 'tmp_65' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.27ns)   --->   "%tmp_45 = add i13 %tmp_65, %inneridx_mid2" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 84 'add' 'tmp_45' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_45_cast = zext i13 %tmp_45 to i64" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 85 'zext' 'tmp_45_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%input_array_addr = getelementptr [2622 x float]* %input_array, i64 0, i64 %tmp_45_cast" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 86 'getelementptr' 'input_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 87 [2/2] (1.76ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 87 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 88 [1/1] (3.53ns)   --->   "%tmp_46 = mul i20 %tmp_57, %tmp_64" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 88 'mul' 'tmp_46' <Predicate = (!exitcond)> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (1.36ns)   --->   "%tmp_47 = add i20 %tmp_46, %tmp_62" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 89 'add' 'tmp_47' <Predicate = (!exitcond)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i20 %tmp_47 to i64" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 90 'zext' 'tmp_47_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%kernel_array_addr = getelementptr [262200 x float]* %kernel_array, i64 0, i64 %tmp_47_cast" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 91 'getelementptr' 'kernel_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (1.76ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 92 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 9 <SV = 5> <Delay = 1.76>
ST_9 : Operation 93 [1/2] (1.76ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 93 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 94 [1/2] (1.76ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 94 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 10 <SV = 6> <Delay = 8.46>
ST_10 : Operation 95 [2/2] (8.46ns)   --->   "%tmp_48 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 95 'fmul' 'tmp_48' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 8.46>
ST_11 : Operation 96 [1/2] (8.46ns)   --->   "%tmp_48 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 96 'fmul' 'tmp_48' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 8> <Delay = 6.77>
ST_12 : Operation 97 [4/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 97 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 9> <Delay = 6.77>
ST_13 : Operation 98 [3/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 98 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 10> <Delay = 6.77>
ST_14 : Operation 99 [2/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 99 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 11> <Delay = 8.53>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str236) nounwind" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 100 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str236)" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 101 'specregionbegin' 'tmp_44' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str135) nounwind" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 102 'speclooptripcount' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str135) nounwind" [../C-Code-Original/include/k2c_core_layers.c:51]   --->   Operation 103 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 104 [1/4] (6.77ns)   --->   "%tmp_49 = fadd float %tmp_43, %tmp_48" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 104 'fadd' 'tmp_49' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (1.76ns)   --->   "store float %tmp_49, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 105 'store' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str236, i32 %tmp_44)" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 106 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 107 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.64>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str34, i32 %tmp_41)" [../C-Code-Original/include/k2c_core_layers.c:54]   --->   Operation 108 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (1.64ns)   --->   "%j_12 = add i64 %j_mid2, 1" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 109 'add' 'j_12' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwork]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_numel_read_1   (read             ) [ 00111111111111111]
kernel_numel_read_1 (read             ) [ 00100000000000000]
kernel_ndim_read_1  (read             ) [ 00100000000000000]
input_numel_read_1  (read             ) [ 00000000000000000]
input_ndim_read_1   (read             ) [ 00100000000000000]
output_numel_read_1 (read             ) [ 00111111111111111]
tmp                 (icmp             ) [ 01111111111111111]
StgValue_24         (br               ) [ 00000000000000000]
tmp_s               (add              ) [ 00100000000000000]
tmp_60              (trunc            ) [ 00100000000000000]
tmp_56              (partselect       ) [ 00000000000000000]
icmp                (icmp             ) [ 00000100000000000]
input_shape_addr    (getelementptr    ) [ 00000100000000000]
kernel_shape_addr   (getelementptr    ) [ 00000100000000000]
kernel_shape_addr_1 (getelementptr    ) [ 00000100000000000]
StgValue_36         (call             ) [ 00000000000000000]
StgValue_38         (call             ) [ 00000000000000000]
StgValue_39         (br               ) [ 00000000000000000]
StgValue_40         (ret              ) [ 00000000000000000]
outrows             (load             ) [ 00000000000000000]
outrows2            (select           ) [ 00000000000000000]
outcols             (load             ) [ 00000011111111111]
tmp_57              (trunc            ) [ 00000011111111111]
tmp_58              (trunc            ) [ 00000011111111111]
innerdim            (load             ) [ 00000011111111111]
tmp_59              (trunc            ) [ 00000011111111111]
cast                (zext             ) [ 00000000000000000]
cast1               (zext             ) [ 00000000000000000]
bound               (mul              ) [ 00000011111111111]
StgValue_51         (br               ) [ 00000111111111111]
indvar_flatten      (phi              ) [ 00000010000000000]
i                   (phi              ) [ 00000010000000000]
j                   (phi              ) [ 00000010000000000]
exitcond_flatten    (icmp             ) [ 00000011111111111]
indvar_flatten_next (add              ) [ 00000111111111111]
StgValue_57         (br               ) [ 00000000000000000]
exitcond14          (icmp             ) [ 00000000000000000]
j_mid2              (select           ) [ 00000001111111111]
i_s                 (add              ) [ 00000000000000000]
outrowidx_mid2_v_v  (select           ) [ 00000111111111111]
tmp_61              (trunc            ) [ 00000000000000000]
outrowidx_mid2      (mul              ) [ 00000000000000000]
inneridx_mid2       (mul              ) [ 00000001111111110]
tmp_62              (trunc            ) [ 00000001111111110]
tmp_63              (trunc            ) [ 00000000000000000]
bias_array_addr     (getelementptr    ) [ 00000001000000000]
tmp_42              (add              ) [ 00000000000000000]
tmp_43_cast         (zext             ) [ 00000000000000000]
output_array_addr   (getelementptr    ) [ 00000001111111110]
StgValue_72         (br               ) [ 00000000000000000]
tmp_41              (specregionbegin  ) [ 00000000111111111]
bias_array_load     (load             ) [ 00000011111111111]
StgValue_75         (store            ) [ 00000000000000000]
StgValue_76         (br               ) [ 00000011111111111]
tmp_43              (phi              ) [ 00000000111111110]
k                   (phi              ) [ 00000000100000000]
exitcond            (icmp             ) [ 00000011111111111]
k_4                 (add              ) [ 00000011111111111]
StgValue_81         (br               ) [ 00000000000000000]
tmp_64              (trunc            ) [ 00000000000000000]
tmp_65              (trunc            ) [ 00000000000000000]
tmp_45              (add              ) [ 00000000000000000]
tmp_45_cast         (zext             ) [ 00000000000000000]
input_array_addr    (getelementptr    ) [ 00000000010000000]
tmp_46              (mul              ) [ 00000000000000000]
tmp_47              (add              ) [ 00000000000000000]
tmp_47_cast         (zext             ) [ 00000000000000000]
kernel_array_addr   (getelementptr    ) [ 00000000010000000]
input_array_load    (load             ) [ 00000000001100000]
kernel_array_load   (load             ) [ 00000000001100000]
tmp_48              (fmul             ) [ 00000000111111110]
StgValue_100        (specloopname     ) [ 00000000000000000]
tmp_44              (specregionbegin  ) [ 00000000000000000]
StgValue_102        (speclooptripcount) [ 00000000000000000]
StgValue_103        (specpipeline     ) [ 00000000000000000]
tmp_49              (fadd             ) [ 00000011111111111]
StgValue_105        (store            ) [ 00000000000000000]
empty               (specregionend    ) [ 00000000000000000]
StgValue_107        (br               ) [ 00000011111111111]
empty_48            (specregionend    ) [ 00000000000000000]
j_12                (add              ) [ 00000111111111111]
StgValue_110        (br               ) [ 00000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_numel_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_ndim_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_numel_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_shape">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_ndim_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_numel_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_numel_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_shape">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_numel_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_numel_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fwork">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_bias_add"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="bias_numel_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_numel_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="kernel_numel_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_numel_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="kernel_ndim_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_numel_read_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_ndim_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="output_numel_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_shape_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_shape_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="64" slack="0"/>
<pin id="147" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="kernel_shape_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="1" slack="0"/>
<pin id="140" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="bias_array_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="64" slack="0"/>
<pin id="153" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="output_array_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="13" slack="0"/>
<pin id="166" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="1"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/7 StgValue_105/15 "/>
</bind>
</comp>

<comp id="175" class="1004" name="input_array_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="13" slack="0"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_array_addr/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_array_load/8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="kernel_array_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="20" slack="0"/>
<pin id="192" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_array_addr/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="19" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_array_load/8 "/>
</bind>
</comp>

<comp id="201" class="1005" name="indvar_flatten_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="128" slack="1"/>
<pin id="203" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="indvar_flatten_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="128" slack="0"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="1"/>
<pin id="214" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="i_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="64" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="223" class="1005" name="j_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="j_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="64" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_43_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="4"/>
<pin id="236" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_43 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_43_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="32" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_43/8 "/>
</bind>
</comp>

<comp id="244" class="1005" name="k_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="k_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="64" slack="0"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_k2c_dot_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="64" slack="0"/>
<pin id="260" dir="0" index="4" bw="12" slack="0"/>
<pin id="261" dir="0" index="5" bw="64" slack="0"/>
<pin id="262" dir="0" index="6" bw="32" slack="0"/>
<pin id="263" dir="0" index="7" bw="64" slack="0"/>
<pin id="264" dir="0" index="8" bw="64" slack="0"/>
<pin id="265" dir="0" index="9" bw="64" slack="0"/>
<pin id="266" dir="0" index="10" bw="64" slack="0"/>
<pin id="267" dir="0" index="11" bw="32" slack="0"/>
<pin id="268" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_k2c_bias_add_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="64" slack="2"/>
<pin id="283" dir="0" index="3" bw="32" slack="0"/>
<pin id="284" dir="0" index="4" bw="64" slack="2"/>
<pin id="285" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_37/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="4"/>
<pin id="291" dir="0" index="1" bw="32" slack="1"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_49/12 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_48/10 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="64" slack="0"/>
<pin id="308" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_60_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_60/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_56_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="63" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="0" index="3" bw="7" slack="0"/>
<pin id="322" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_56/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="63" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="outrows2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows2/5 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_57_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="0"/>
<pin id="342" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_58_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_59_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="cast1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="bound_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="exitcond_flatten_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="128" slack="0"/>
<pin id="368" dir="0" index="1" bw="128" slack="1"/>
<pin id="369" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="indvar_flatten_next_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="128" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="exitcond14_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="1"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond14/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="j_mid2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="64" slack="0"/>
<pin id="386" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="i_s_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="64" slack="0"/>
<pin id="394" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="outrowidx_mid2_v_v_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="64" slack="0"/>
<pin id="400" dir="0" index="2" bw="64" slack="0"/>
<pin id="401" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrowidx_mid2_v_v/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_61_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_62_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_63_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="64" slack="0"/>
<pin id="415" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_63/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_43_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="13" slack="0"/>
<pin id="419" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="exitcond_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="3"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="k_4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_64_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="0"/>
<pin id="434" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_64/8 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_65_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="64" slack="0"/>
<pin id="438" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_65/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_45_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="13" slack="0"/>
<pin id="442" dir="0" index="1" bw="13" slack="2"/>
<pin id="443" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_45/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_45_cast_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="13" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_45_cast/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_46_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="20" slack="3"/>
<pin id="452" dir="0" index="1" bw="20" slack="0"/>
<pin id="453" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_46/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_47_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="20" slack="0"/>
<pin id="457" dir="0" index="1" bw="20" slack="2"/>
<pin id="458" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_47/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_47_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="20" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_cast/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="j_12_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="3"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_12/16 "/>
</bind>
</comp>

<comp id="470" class="1007" name="grp_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="13" slack="1"/>
<pin id="472" dir="0" index="1" bw="13" slack="0"/>
<pin id="473" dir="0" index="2" bw="13" slack="0"/>
<pin id="474" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="outrowidx_mid2/6 tmp_42/6 "/>
</bind>
</comp>

<comp id="478" class="1007" name="inneridx_mid2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="13" slack="1"/>
<pin id="480" dir="0" index="1" bw="13" slack="0"/>
<pin id="481" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="inneridx_mid2/6 "/>
</bind>
</comp>

<comp id="483" class="1005" name="bias_numel_read_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="2"/>
<pin id="485" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="bias_numel_read_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="kernel_numel_read_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="1"/>
<pin id="490" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_numel_read_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="kernel_ndim_read_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_ndim_read_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="input_ndim_read_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="output_numel_read_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="64" slack="2"/>
<pin id="505" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_1 "/>
</bind>
</comp>

<comp id="508" class="1005" name="tmp_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="3"/>
<pin id="510" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp_s_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="1"/>
<pin id="514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="517" class="1005" name="tmp_60_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="12" slack="1"/>
<pin id="519" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="522" class="1005" name="icmp_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="527" class="1005" name="input_shape_addr_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="1"/>
<pin id="529" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="532" class="1005" name="kernel_shape_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="1"/>
<pin id="534" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="kernel_shape_addr_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="1"/>
<pin id="539" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="outcols_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_57_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="20" slack="3"/>
<pin id="549" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="552" class="1005" name="tmp_58_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="13" slack="1"/>
<pin id="554" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="557" class="1005" name="innerdim_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="3"/>
<pin id="559" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_59_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="13" slack="1"/>
<pin id="564" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_59 "/>
</bind>
</comp>

<comp id="567" class="1005" name="bound_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="128" slack="1"/>
<pin id="569" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="575" class="1005" name="indvar_flatten_next_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="128" slack="0"/>
<pin id="577" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="580" class="1005" name="j_mid2_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="3"/>
<pin id="582" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="585" class="1005" name="outrowidx_mid2_v_v_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outrowidx_mid2_v_v "/>
</bind>
</comp>

<comp id="590" class="1005" name="inneridx_mid2_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="13" slack="2"/>
<pin id="592" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="inneridx_mid2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="tmp_62_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="20" slack="2"/>
<pin id="597" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="600" class="1005" name="bias_array_addr_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="12" slack="1"/>
<pin id="602" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="605" class="1005" name="output_array_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="12" slack="1"/>
<pin id="607" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="bias_array_load_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="615" class="1005" name="exitcond_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="1"/>
<pin id="617" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="619" class="1005" name="k_4_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="0"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="624" class="1005" name="input_array_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="12" slack="1"/>
<pin id="626" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_array_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="kernel_array_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="19" slack="1"/>
<pin id="631" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="kernel_array_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="input_array_load_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_array_load "/>
</bind>
</comp>

<comp id="639" class="1005" name="kernel_array_load_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_array_load "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_48_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_49_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="654" class="1005" name="j_12_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="64" slack="1"/>
<pin id="656" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="156" pin="3"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="243"><net_src comp="237" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="272"><net_src comp="96" pin="2"/><net_sink comp="255" pin=3"/></net>

<net id="273"><net_src comp="10" pin="0"/><net_sink comp="255" pin=5"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="255" pin=6"/></net>

<net id="275"><net_src comp="84" pin="2"/><net_sink comp="255" pin=7"/></net>

<net id="276"><net_src comp="78" pin="2"/><net_sink comp="255" pin=8"/></net>

<net id="277"><net_src comp="18" pin="0"/><net_sink comp="255" pin=9"/></net>

<net id="278"><net_src comp="24" pin="0"/><net_sink comp="255" pin=11"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="288"><net_src comp="20" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="293"><net_src comp="289" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="294"><net_src comp="234" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="303"><net_src comp="96" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="30" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="96" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="2"/><net_sink comp="255" pin=10"/></net>

<net id="315"><net_src comp="90" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="96" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="36" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="331"><net_src comp="317" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="40" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="116" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="44" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="343"><net_src comp="130" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="130" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="130" pin="7"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="333" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="130" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="364"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="352" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="205" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="205" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="50" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="227" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="42" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="227" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="390"><net_src comp="382" pin="3"/><net_sink comp="149" pin=2"/></net>

<net id="395"><net_src comp="44" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="216" pin="4"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="377" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="216" pin="4"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="382" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="382" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="425"><net_src comp="248" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="248" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="44" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="248" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="248" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="454"><net_src comp="432" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="469"><net_src comp="44" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="405" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="413" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="477"><net_src comp="470" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="482"><net_src comp="405" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="72" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="279" pin=4"/></net>

<net id="491"><net_src comp="78" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="255" pin=8"/></net>

<net id="496"><net_src comp="84" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="255" pin=7"/></net>

<net id="501"><net_src comp="96" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="255" pin=3"/></net>

<net id="506"><net_src comp="102" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="511"><net_src comp="299" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="305" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="255" pin=10"/></net>

<net id="520"><net_src comp="312" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="525"><net_src comp="327" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="530"><net_src comp="108" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="535"><net_src comp="122" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="540"><net_src comp="136" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="545"><net_src comp="130" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="550"><net_src comp="340" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="555"><net_src comp="344" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="560"><net_src comp="130" pin="7"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="565"><net_src comp="348" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="570"><net_src comp="360" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="578"><net_src comp="371" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="583"><net_src comp="382" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="588"><net_src comp="397" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="593"><net_src comp="478" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="598"><net_src comp="409" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="603"><net_src comp="149" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="608"><net_src comp="162" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="613"><net_src comp="156" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="618"><net_src comp="421" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="622"><net_src comp="426" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="627"><net_src comp="175" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="632"><net_src comp="188" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="637"><net_src comp="182" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="642"><net_src comp="195" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="647"><net_src comp="295" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="652"><net_src comp="289" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="657"><net_src comp="465" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="227" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {1 2 3 4 7 15 }
	Port: fwork | {1 2 }
 - Input state : 
	Port: k2c_dense.1 : output_array | {3 4 }
	Port: k2c_dense.1 : output_numel_read | {1 }
	Port: k2c_dense.1 : input_array | {1 2 8 9 }
	Port: k2c_dense.1 : input_ndim_read | {1 }
	Port: k2c_dense.1 : input_numel_read | {1 }
	Port: k2c_dense.1 : input_shape | {1 2 5 }
	Port: k2c_dense.1 : kernel_array | {1 2 8 9 }
	Port: k2c_dense.1 : kernel_ndim_read | {1 }
	Port: k2c_dense.1 : kernel_numel_read | {1 }
	Port: k2c_dense.1 : kernel_shape | {1 2 5 }
	Port: k2c_dense.1 : bias_array | {3 4 6 7 }
	Port: k2c_dense.1 : bias_numel_read | {1 }
	Port: k2c_dense.1 : fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_24 : 1
		StgValue_27 : 1
		icmp : 1
		outrows : 1
		outcols : 1
		innerdim : 1
	State 2
	State 3
	State 4
	State 5
		outrows2 : 1
		tmp_57 : 1
		tmp_58 : 1
		tmp_59 : 1
		cast : 2
		cast1 : 1
		bound : 3
	State 6
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_57 : 2
		exitcond14 : 1
		j_mid2 : 2
		i_s : 1
		outrowidx_mid2_v_v : 2
		tmp_61 : 3
		outrowidx_mid2 : 4
		inneridx_mid2 : 4
		tmp_62 : 3
		tmp_63 : 3
		bias_array_addr : 3
		bias_array_load : 4
		tmp_42 : 5
		tmp_43_cast : 6
		output_array_addr : 7
	State 7
		StgValue_75 : 1
	State 8
		exitcond : 1
		k_4 : 1
		StgValue_81 : 2
		tmp_64 : 1
		tmp_65 : 1
		tmp_45 : 2
		tmp_45_cast : 3
		input_array_addr : 4
		input_array_load : 5
		tmp_46 : 2
		tmp_47 : 3
		tmp_47_cast : 4
		kernel_array_addr : 5
		kernel_array_load : 6
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		StgValue_105 : 1
		empty : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |        grp_k2c_dot_fu_255       |    0    |    28   | 31.2667 |  24221  |  16869  |
|          |     grp_k2c_bias_add_fu_279     |    0    |    2    |   4.76  |   712   |   479   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_s_fu_305          |    0    |    0    |    0    |    0    |    71   |
|          |    indvar_flatten_next_fu_371   |    0    |    0    |    0    |    0    |   135   |
|          |            i_s_fu_391           |    0    |    0    |    0    |    0    |    71   |
|    add   |            k_4_fu_426           |    0    |    0    |    0    |    0    |    71   |
|          |          tmp_45_fu_440          |    0    |    0    |    0    |    0    |    20   |
|          |          tmp_47_fu_455          |    0    |    0    |    0    |    0    |    27   |
|          |           j_12_fu_465           |    0    |    0    |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fadd   |            grp_fu_289           |    0    |    2    |    0    |   227   |   214   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fmul   |            grp_fu_295           |    0    |    3    |    0    |   128   |   135   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         outrows2_fu_333         |    0    |    0    |    0    |    0    |    64   |
|  select  |          j_mid2_fu_382          |    0    |    0    |    0    |    0    |    64   |
|          |    outrowidx_mid2_v_v_fu_397    |    0    |    0    |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_299           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_327           |    0    |    0    |    0    |    0    |    29   |
|   icmp   |     exitcond_flatten_fu_366     |    0    |    0    |    0    |    0    |    50   |
|          |        exitcond14_fu_377        |    0    |    0    |    0    |    0    |    29   |
|          |         exitcond_fu_421         |    0    |    0    |    0    |    0    |    29   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           bound_fu_360          |    0    |    10   |    0    |    0    |    45   |
|    mul   |          tmp_46_fu_450          |    0    |    1    |    0    |    0    |    10   |
|          |       inneridx_mid2_fu_478      |    0    |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  muladd  |            grp_fu_470           |    0    |    1    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |   bias_numel_read_1_read_fu_72  |    0    |    0    |    0    |    0    |    0    |
|          |  kernel_numel_read_1_read_fu_78 |    0    |    0    |    0    |    0    |    0    |
|   read   |  kernel_ndim_read_1_read_fu_84  |    0    |    0    |    0    |    0    |    0    |
|          |  input_numel_read_1_read_fu_90  |    0    |    0    |    0    |    0    |    0    |
|          |   input_ndim_read_1_read_fu_96  |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_1_read_fu_102 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_60_fu_312          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_57_fu_340          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_58_fu_344          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_59_fu_348          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_61_fu_405          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_62_fu_409          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_63_fu_413          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_64_fu_432          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_65_fu_436          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|partselect|          tmp_56_fu_317          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           cast_fu_352           |    0    |    0    |    0    |    0    |    0    |
|          |           cast1_fu_356          |    0    |    0    |    0    |    0    |    0    |
|   zext   |        tmp_43_cast_fu_417       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_45_cast_fu_445       |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_47_cast_fu_460       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |    48   | 36.0267 |  25288  |  18576  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bias_array_addr_reg_600  |   12   |
|  bias_array_load_reg_610  |   32   |
| bias_numel_read_1_reg_483 |   64   |
|       bound_reg_567       |   128  |
|      exitcond_reg_615     |    1   |
|         i_reg_212         |   64   |
|        icmp_reg_522       |    1   |
|indvar_flatten_next_reg_575|   128  |
|   indvar_flatten_reg_201  |   128  |
|      innerdim_reg_557     |   64   |
|   inneridx_mid2_reg_590   |   13   |
|  input_array_addr_reg_624 |   12   |
|  input_array_load_reg_634 |   32   |
| input_ndim_read_1_reg_498 |   64   |
|  input_shape_addr_reg_527 |    3   |
|        j_12_reg_654       |   64   |
|       j_mid2_reg_580      |   64   |
|         j_reg_223         |   64   |
|        k_4_reg_619        |   64   |
|         k_reg_244         |   64   |
| kernel_array_addr_reg_629 |   19   |
| kernel_array_load_reg_639 |   32   |
| kernel_ndim_read_1_reg_493|   64   |
|kernel_numel_read_1_reg_488|   64   |
|kernel_shape_addr_1_reg_537|    3   |
| kernel_shape_addr_reg_532 |    3   |
|      outcols_reg_542      |   64   |
| output_array_addr_reg_605 |   12   |
|output_numel_read_1_reg_503|   64   |
| outrowidx_mid2_v_v_reg_585|   64   |
|       tmp_43_reg_234      |   32   |
|       tmp_48_reg_644      |   32   |
|       tmp_49_reg_649      |   32   |
|       tmp_57_reg_547      |   20   |
|       tmp_58_reg_552      |   13   |
|       tmp_59_reg_562      |   13   |
|       tmp_60_reg_517      |   12   |
|       tmp_62_reg_595      |   20   |
|        tmp_reg_508        |    1   |
|       tmp_s_reg_512       |   64   |
+---------------------------+--------+
|           Total           |  1694  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_116 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_130 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_130 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_156 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_169 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_182 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_195 |  p0  |   2  |  19  |   38   ||    9    |
| grp_k2c_dot_fu_255 |  p3  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_fu_255 |  p4  |   2  |  12  |   24   ||    9    |
| grp_k2c_dot_fu_255 |  p7  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_fu_255 |  p8  |   2  |  64  |   128  ||    9    |
| grp_k2c_dot_fu_255 |  p10 |   2  |  64  |   128  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   698  ||  11.424 ||   108   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   48   |   36   |  25288 |  18576 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   11   |    -   |   108  |
|  Register |    -   |    -   |    -   |  1694  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   48   |   47   |  26982 |  18684 |
+-----------+--------+--------+--------+--------+--------+
