#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Oct 26 12:01:39 2015
# Process ID: 9537
# Log file: /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/vivado.jou
#-----------------------------------------------------------
start_gui
create_project GameCore /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore -part xc7a100tcsg324-1
add_files -norecurse {/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/ALU.v /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/cpu.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/new
close [ open /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/new/top.sv w ]
add_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/new/top.sv
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
remove_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {16384} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {false} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
launch_run -jobs 4 blk_mem_gen_0_synth_1
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips blk_mem_gen_0]
generate_target all [get_files  /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
reset_run blk_mem_gen_0_synth_1
launch_run -jobs 4 blk_mem_gen_0_synth_1
remove_files -fileset blk_mem_gen_0 /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci
delete_fileset blk_mem_gen_0
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
launch_run -jobs 4 blk_mem_gen_0_synth_1
delete_ip_run [get_files -of_objects [get_fileset blk_mem_gen_0] /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
set_property generate_synth_checkpoint false [get_files  /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
generate_target all [get_files  /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
remove_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_2/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.2 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {16384} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci]
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci]
launch_run -jobs 4 blk_mem_gen_0_synth_1
launch_runs blk_mem_gen_0_impl_1 -jobs 4
wait_on_run blk_mem_gen_0_impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0
endgroup
create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_0/clka]
remove_files -fileset blk_mem_gen_0 /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/ip/blk_mem_gen_0_3/blk_mem_gen_0.xci
delete_fileset blk_mem_gen_0
open_bd_design {/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_1] [get_bd_cells blk_mem_gen_0]
remove_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "progBram"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
set_property -dict [list CONFIG.Write_Depth_A {16384}] [get_bd_cells blk_mem_gen_0]
create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_0/clka]
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
endgroup
create_bd_port -dir I dataOut
delete_bd_objs [get_bd_ports dataOut]
create_bd_port -dir O dataOut
set_property location {108 150} [get_bd_ports dataOut]
set_property location {22 153} [get_bd_ports dataOut]
connect_bd_net [get_bd_ports dataOut] [get_bd_pins blk_mem_gen_0/douta]
create_bd_port -dir I address
connect_bd_net [get_bd_ports address] [get_bd_pins blk_mem_gen_0/addra]
set_property location {84 -18} [get_bd_ports address]
set_property location {84 143} [get_bd_ports clk]
set_property location {83 123} [get_bd_ports address]
set_property location {97 115} [get_bd_ports dataOut]
validate_bd_design
make_wrapper -files [get_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/progBram/progBram.bd] -top
add_files -norecurse /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/progBram/hdl/progBram_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/progBram/progBram.bd}
delete_bd_objs [get_bd_nets blk_mem_gen_0_douta] [get_bd_nets address_1] [get_bd_nets clk_1] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_ports dataOut]
delete_bd_objs [get_bd_ports address]
delete_bd_objs [get_bd_ports clk]
undo
undo
undo
undo
delete_bd_objs [get_bd_nets blk_mem_gen_0_douta] [get_bd_nets address_1] [get_bd_nets clk_1] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_ports address]
delete_bd_objs [get_bd_ports clk]
delete_bd_objs [get_bd_ports dataOut]
remove_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/progBram/hdl/progBram_wrapper.v
remove_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/progBram/progBram.bd
create_bd_design "prog_ROM"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {16384} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_bd_cells blk_mem_gen_0]
endgroup
create_bd_port -dir I Address
connect_bd_net [get_bd_ports Address] [get_bd_pins blk_mem_gen_0/addra]
create_bd_port -dir I Clock
set_property location {63 83} [get_bd_ports Clock]
connect_bd_net [get_bd_ports Clock] [get_bd_pins blk_mem_gen_0/clka]
create_bd_port -dir O Data
startgroup
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_bd_cells blk_mem_gen_0]
endgroup
set_property location {423 206} [get_bd_ports Data]
connect_bd_net [get_bd_ports Data] [get_bd_pins blk_mem_gen_0/douta]
set_property location {374 125} [get_bd_ports Data]
make_wrapper -files [get_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/prog_ROM/prog_ROM.bd] -top
add_files -norecurse /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/prog_ROM/hdl/prog_ROM_wrapper.v
update_compile_order -fileset sources_1
add_files -norecurse /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/coreInterface.vh
add_files -norecurse /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/coreInterface.sv
update_compile_order -fileset sources_1
open_bd_design {/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/prog_ROM/prog_ROM.bd}
create_bd_design "prog_RAM"
update_compile_order -fileset sources_1
open_bd_design {/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/prog_RAM/prog_RAM.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {16384} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Write_Rate {0} CONFIG.Port_B_Enable_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
open_bd_design {/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/prog_ROM/prog_ROM.bd}
startgroup
set_property -dict [list CONFIG.Write_Depth_A {12288}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
open_bd_design {/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/prog_RAM/prog_RAM.bd}
create_bd_port -dir I address
connect_bd_net [get_bd_ports address] [get_bd_pins blk_mem_gen_0/addra]
create_bd_port -dir I clock
connect_bd_net [get_bd_ports clock] [get_bd_pins blk_mem_gen_0/clka]
create_bd_port -dir I dataIn
connect_bd_net [get_bd_ports dataIn] [get_bd_pins blk_mem_gen_0/dina]
create_bd_port -dir I we
connect_bd_net [get_bd_ports we] [get_bd_pins blk_mem_gen_0/wea]
create_bd_port -dir O dataOut
connect_bd_net [get_bd_ports dataOut] [get_bd_pins blk_mem_gen_0/douta]
save_bd_design
open_bd_design {/afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/prog_RAM/prog_RAM.bd}
make_wrapper -files [get_files /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/prog_RAM/prog_RAM.bd] -top
add_files -norecurse /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/GameCore/GameCore.srcs/sources_1/bd/prog_RAM/hdl/prog_RAM_wrapper.v
update_compile_order -fileset sources_1
add_files -norecurse /afs/ece.cmu.edu/usr/ashresth/Private/545proj/F15_18545_BattleZone/code/6502/coreInterface.vh
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
