module PC(
    input clk,
    input rst,
    input [31:0] next_pc,
    output reg [31:0] pc
    
);


always @(posedge clk) begin
    if (rst) begin
        pc <= 32'h00000000;
    end else begin
        pc <= next_pc;
    end
end

endmodule
