#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002df950100e0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale 0 0;
v000002df950ce4a0_0 .var "clk", 0 0;
v000002df950ce040_0 .var/i "i", 31 0;
v000002df950ce680_0 .var "reset", 0 0;
S_000002df95014030 .scope module, "cpu" "CPU" 2 9, 3 1 0, S_000002df950100e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000002df950cc5d0_0 .net "alu_op", 2 0, v000002df950cc530_0;  1 drivers
v000002df950cb590_0 .net "alu_result", 31 0, v000002df950cbbd0_0;  1 drivers
v000002df950cb770_0 .net "clk", 0 0, v000002df950ce4a0_0;  1 drivers
v000002df950cbf90_0 .net "instruction", 31 0, v000002df95012530_0;  1 drivers
v000002df950cb630_0 .net "jump", 0 0, v000002df950cbef0_0;  1 drivers
v000002df950cc670_0 .net "jump_address", 6 0, L_000002df950ccf60;  1 drivers
v000002df950cbc70_0 .net "ls", 6 0, L_000002df950ce180;  1 drivers
v000002df950cad70_0 .net "lt", 4 0, L_000002df950cd0a0;  1 drivers
v000002df950cb810_0 .net "mem_read", 0 0, v000002df950ca9b0_0;  1 drivers
v000002df950cb8b0_0 .net "mem_write", 0 0, v000002df950cc0d0_0;  1 drivers
v000002df950cc030_0 .net "opcode", 5 0, L_000002df950cdc80;  1 drivers
v000002df950cba90_0 .net "pc", 6 0, v000002df95012df0_0;  1 drivers
v000002df950cbb30_0 .net "ram_read_data", 31 0, v000002df95012a30_0;  1 drivers
v000002df950cc210_0 .net "rd", 4 0, L_000002df950cd640;  1 drivers
v000002df950cc170_0 .net "reg_data1", 31 0, L_000002df95030f20;  1 drivers
v000002df950cc2b0_0 .net "reg_data2", 31 0, L_000002df95031000;  1 drivers
v000002df950cc350_0 .net "reg_data3", 31 0, L_000002df95030190;  1 drivers
v000002df950cc3f0_0 .net "reg_write", 0 0, v000002df950cb9f0_0;  1 drivers
v000002df950cda00_0 .net "reg_write_data", 31 0, L_000002df950ccc40;  1 drivers
v000002df950cddc0_0 .net "reset", 0 0, v000002df950ce680_0;  1 drivers
v000002df950cdaa0_0 .net "rs", 4 0, L_000002df950cd780;  1 drivers
v000002df950ce7c0_0 .net "rt", 4 0, L_000002df950cd500;  1 drivers
v000002df950ce0e0_0 .net "write_addr", 4 0, L_000002df950cd140;  1 drivers
L_000002df950cdc80 .part v000002df95012530_0, 26, 6;
L_000002df950cd780 .part v000002df95012530_0, 21, 5;
L_000002df950cd500 .part v000002df95012530_0, 16, 5;
L_000002df950cd640 .part v000002df95012530_0, 11, 5;
L_000002df950ce180 .part v000002df95012530_0, 19, 7;
L_000002df950cd0a0 .part v000002df95012530_0, 14, 5;
L_000002df950ccf60 .part v000002df95012530_0, 0, 7;
L_000002df950cd140 .functor MUXZ 5, L_000002df950cd640, L_000002df950cd0a0, v000002df950ca9b0_0, C4<>;
L_000002df950ccc40 .functor MUXZ 32, v000002df950cbbd0_0, v000002df95012a30_0, v000002df950ca9b0_0, C4<>;
S_000002df9507d0e0 .scope module, "f1" "PC" 3 39, 4 1 0, S_000002df95014030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 7 "jump_address";
    .port_info 4 /OUTPUT 7 "pc";
v000002df95012850_0 .net "clk", 0 0, v000002df950ce4a0_0;  alias, 1 drivers
v000002df95012b70_0 .net "jump", 0 0, v000002df950cbef0_0;  alias, 1 drivers
v000002df95013110_0 .net "jump_address", 6 0, L_000002df950ccf60;  alias, 1 drivers
v000002df95012df0_0 .var "pc", 6 0;
v000002df950131b0_0 .net "reset", 0 0, v000002df950ce680_0;  alias, 1 drivers
E_000002df9506f2c0 .event posedge, v000002df950131b0_0, v000002df95012850_0;
S_000002df9507d270 .scope module, "f2" "ram" 3 48, 5 1 0, S_000002df95014030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_RAM";
    .port_info 2 /INPUT 1 "read_RAM";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 7 "RAM_address";
    .port_info 5 /INPUT 32 "write_data";
    .port_info 6 /INPUT 7 "pc";
    .port_info 7 /OUTPUT 32 "read_data";
    .port_info 8 /OUTPUT 32 "instruction";
v000002df95013250_0 .net "RAM_address", 6 0, L_000002df950ce180;  alias, 1 drivers
v000002df95012670_0 .net "clk", 0 0, v000002df950ce4a0_0;  alias, 1 drivers
v000002df950127b0_0 .var/i "i", 31 0;
v000002df95012530_0 .var "instruction", 31 0;
v000002df95012350 .array "memory", 0 127, 31 0;
v000002df95012c10_0 .net "pc", 6 0, v000002df95012df0_0;  alias, 1 drivers
v000002df95012e90_0 .net "read_RAM", 0 0, v000002df950ca9b0_0;  alias, 1 drivers
v000002df95012a30_0 .var "read_data", 31 0;
v000002df950125d0_0 .net "reset", 0 0, v000002df950ce680_0;  alias, 1 drivers
v000002df95012d50_0 .net "write_RAM", 0 0, v000002df950cc0d0_0;  alias, 1 drivers
v000002df950128f0_0 .net "write_data", 31 0, L_000002df95030190;  alias, 1 drivers
v000002df95012350_0 .array/port v000002df95012350, 0;
v000002df95012350_1 .array/port v000002df95012350, 1;
v000002df95012350_2 .array/port v000002df95012350, 2;
E_000002df95070040/0 .event anyedge, v000002df95012df0_0, v000002df95012350_0, v000002df95012350_1, v000002df95012350_2;
v000002df95012350_3 .array/port v000002df95012350, 3;
v000002df95012350_4 .array/port v000002df95012350, 4;
v000002df95012350_5 .array/port v000002df95012350, 5;
v000002df95012350_6 .array/port v000002df95012350, 6;
E_000002df95070040/1 .event anyedge, v000002df95012350_3, v000002df95012350_4, v000002df95012350_5, v000002df95012350_6;
v000002df95012350_7 .array/port v000002df95012350, 7;
v000002df95012350_8 .array/port v000002df95012350, 8;
v000002df95012350_9 .array/port v000002df95012350, 9;
v000002df95012350_10 .array/port v000002df95012350, 10;
E_000002df95070040/2 .event anyedge, v000002df95012350_7, v000002df95012350_8, v000002df95012350_9, v000002df95012350_10;
v000002df95012350_11 .array/port v000002df95012350, 11;
v000002df95012350_12 .array/port v000002df95012350, 12;
v000002df95012350_13 .array/port v000002df95012350, 13;
v000002df95012350_14 .array/port v000002df95012350, 14;
E_000002df95070040/3 .event anyedge, v000002df95012350_11, v000002df95012350_12, v000002df95012350_13, v000002df95012350_14;
v000002df95012350_15 .array/port v000002df95012350, 15;
v000002df95012350_16 .array/port v000002df95012350, 16;
v000002df95012350_17 .array/port v000002df95012350, 17;
v000002df95012350_18 .array/port v000002df95012350, 18;
E_000002df95070040/4 .event anyedge, v000002df95012350_15, v000002df95012350_16, v000002df95012350_17, v000002df95012350_18;
v000002df95012350_19 .array/port v000002df95012350, 19;
v000002df95012350_20 .array/port v000002df95012350, 20;
v000002df95012350_21 .array/port v000002df95012350, 21;
v000002df95012350_22 .array/port v000002df95012350, 22;
E_000002df95070040/5 .event anyedge, v000002df95012350_19, v000002df95012350_20, v000002df95012350_21, v000002df95012350_22;
v000002df95012350_23 .array/port v000002df95012350, 23;
v000002df95012350_24 .array/port v000002df95012350, 24;
v000002df95012350_25 .array/port v000002df95012350, 25;
v000002df95012350_26 .array/port v000002df95012350, 26;
E_000002df95070040/6 .event anyedge, v000002df95012350_23, v000002df95012350_24, v000002df95012350_25, v000002df95012350_26;
v000002df95012350_27 .array/port v000002df95012350, 27;
v000002df95012350_28 .array/port v000002df95012350, 28;
v000002df95012350_29 .array/port v000002df95012350, 29;
v000002df95012350_30 .array/port v000002df95012350, 30;
E_000002df95070040/7 .event anyedge, v000002df95012350_27, v000002df95012350_28, v000002df95012350_29, v000002df95012350_30;
v000002df95012350_31 .array/port v000002df95012350, 31;
v000002df95012350_32 .array/port v000002df95012350, 32;
v000002df95012350_33 .array/port v000002df95012350, 33;
v000002df95012350_34 .array/port v000002df95012350, 34;
E_000002df95070040/8 .event anyedge, v000002df95012350_31, v000002df95012350_32, v000002df95012350_33, v000002df95012350_34;
v000002df95012350_35 .array/port v000002df95012350, 35;
v000002df95012350_36 .array/port v000002df95012350, 36;
v000002df95012350_37 .array/port v000002df95012350, 37;
v000002df95012350_38 .array/port v000002df95012350, 38;
E_000002df95070040/9 .event anyedge, v000002df95012350_35, v000002df95012350_36, v000002df95012350_37, v000002df95012350_38;
v000002df95012350_39 .array/port v000002df95012350, 39;
v000002df95012350_40 .array/port v000002df95012350, 40;
v000002df95012350_41 .array/port v000002df95012350, 41;
v000002df95012350_42 .array/port v000002df95012350, 42;
E_000002df95070040/10 .event anyedge, v000002df95012350_39, v000002df95012350_40, v000002df95012350_41, v000002df95012350_42;
v000002df95012350_43 .array/port v000002df95012350, 43;
v000002df95012350_44 .array/port v000002df95012350, 44;
v000002df95012350_45 .array/port v000002df95012350, 45;
v000002df95012350_46 .array/port v000002df95012350, 46;
E_000002df95070040/11 .event anyedge, v000002df95012350_43, v000002df95012350_44, v000002df95012350_45, v000002df95012350_46;
v000002df95012350_47 .array/port v000002df95012350, 47;
v000002df95012350_48 .array/port v000002df95012350, 48;
v000002df95012350_49 .array/port v000002df95012350, 49;
v000002df95012350_50 .array/port v000002df95012350, 50;
E_000002df95070040/12 .event anyedge, v000002df95012350_47, v000002df95012350_48, v000002df95012350_49, v000002df95012350_50;
v000002df95012350_51 .array/port v000002df95012350, 51;
v000002df95012350_52 .array/port v000002df95012350, 52;
v000002df95012350_53 .array/port v000002df95012350, 53;
v000002df95012350_54 .array/port v000002df95012350, 54;
E_000002df95070040/13 .event anyedge, v000002df95012350_51, v000002df95012350_52, v000002df95012350_53, v000002df95012350_54;
v000002df95012350_55 .array/port v000002df95012350, 55;
v000002df95012350_56 .array/port v000002df95012350, 56;
v000002df95012350_57 .array/port v000002df95012350, 57;
v000002df95012350_58 .array/port v000002df95012350, 58;
E_000002df95070040/14 .event anyedge, v000002df95012350_55, v000002df95012350_56, v000002df95012350_57, v000002df95012350_58;
v000002df95012350_59 .array/port v000002df95012350, 59;
v000002df95012350_60 .array/port v000002df95012350, 60;
v000002df95012350_61 .array/port v000002df95012350, 61;
v000002df95012350_62 .array/port v000002df95012350, 62;
E_000002df95070040/15 .event anyedge, v000002df95012350_59, v000002df95012350_60, v000002df95012350_61, v000002df95012350_62;
v000002df95012350_63 .array/port v000002df95012350, 63;
v000002df95012350_64 .array/port v000002df95012350, 64;
v000002df95012350_65 .array/port v000002df95012350, 65;
v000002df95012350_66 .array/port v000002df95012350, 66;
E_000002df95070040/16 .event anyedge, v000002df95012350_63, v000002df95012350_64, v000002df95012350_65, v000002df95012350_66;
v000002df95012350_67 .array/port v000002df95012350, 67;
v000002df95012350_68 .array/port v000002df95012350, 68;
v000002df95012350_69 .array/port v000002df95012350, 69;
v000002df95012350_70 .array/port v000002df95012350, 70;
E_000002df95070040/17 .event anyedge, v000002df95012350_67, v000002df95012350_68, v000002df95012350_69, v000002df95012350_70;
v000002df95012350_71 .array/port v000002df95012350, 71;
v000002df95012350_72 .array/port v000002df95012350, 72;
v000002df95012350_73 .array/port v000002df95012350, 73;
v000002df95012350_74 .array/port v000002df95012350, 74;
E_000002df95070040/18 .event anyedge, v000002df95012350_71, v000002df95012350_72, v000002df95012350_73, v000002df95012350_74;
v000002df95012350_75 .array/port v000002df95012350, 75;
v000002df95012350_76 .array/port v000002df95012350, 76;
v000002df95012350_77 .array/port v000002df95012350, 77;
v000002df95012350_78 .array/port v000002df95012350, 78;
E_000002df95070040/19 .event anyedge, v000002df95012350_75, v000002df95012350_76, v000002df95012350_77, v000002df95012350_78;
v000002df95012350_79 .array/port v000002df95012350, 79;
v000002df95012350_80 .array/port v000002df95012350, 80;
v000002df95012350_81 .array/port v000002df95012350, 81;
v000002df95012350_82 .array/port v000002df95012350, 82;
E_000002df95070040/20 .event anyedge, v000002df95012350_79, v000002df95012350_80, v000002df95012350_81, v000002df95012350_82;
v000002df95012350_83 .array/port v000002df95012350, 83;
v000002df95012350_84 .array/port v000002df95012350, 84;
v000002df95012350_85 .array/port v000002df95012350, 85;
v000002df95012350_86 .array/port v000002df95012350, 86;
E_000002df95070040/21 .event anyedge, v000002df95012350_83, v000002df95012350_84, v000002df95012350_85, v000002df95012350_86;
v000002df95012350_87 .array/port v000002df95012350, 87;
v000002df95012350_88 .array/port v000002df95012350, 88;
v000002df95012350_89 .array/port v000002df95012350, 89;
v000002df95012350_90 .array/port v000002df95012350, 90;
E_000002df95070040/22 .event anyedge, v000002df95012350_87, v000002df95012350_88, v000002df95012350_89, v000002df95012350_90;
v000002df95012350_91 .array/port v000002df95012350, 91;
v000002df95012350_92 .array/port v000002df95012350, 92;
v000002df95012350_93 .array/port v000002df95012350, 93;
v000002df95012350_94 .array/port v000002df95012350, 94;
E_000002df95070040/23 .event anyedge, v000002df95012350_91, v000002df95012350_92, v000002df95012350_93, v000002df95012350_94;
v000002df95012350_95 .array/port v000002df95012350, 95;
v000002df95012350_96 .array/port v000002df95012350, 96;
v000002df95012350_97 .array/port v000002df95012350, 97;
v000002df95012350_98 .array/port v000002df95012350, 98;
E_000002df95070040/24 .event anyedge, v000002df95012350_95, v000002df95012350_96, v000002df95012350_97, v000002df95012350_98;
v000002df95012350_99 .array/port v000002df95012350, 99;
v000002df95012350_100 .array/port v000002df95012350, 100;
v000002df95012350_101 .array/port v000002df95012350, 101;
v000002df95012350_102 .array/port v000002df95012350, 102;
E_000002df95070040/25 .event anyedge, v000002df95012350_99, v000002df95012350_100, v000002df95012350_101, v000002df95012350_102;
v000002df95012350_103 .array/port v000002df95012350, 103;
v000002df95012350_104 .array/port v000002df95012350, 104;
v000002df95012350_105 .array/port v000002df95012350, 105;
v000002df95012350_106 .array/port v000002df95012350, 106;
E_000002df95070040/26 .event anyedge, v000002df95012350_103, v000002df95012350_104, v000002df95012350_105, v000002df95012350_106;
v000002df95012350_107 .array/port v000002df95012350, 107;
v000002df95012350_108 .array/port v000002df95012350, 108;
v000002df95012350_109 .array/port v000002df95012350, 109;
v000002df95012350_110 .array/port v000002df95012350, 110;
E_000002df95070040/27 .event anyedge, v000002df95012350_107, v000002df95012350_108, v000002df95012350_109, v000002df95012350_110;
v000002df95012350_111 .array/port v000002df95012350, 111;
v000002df95012350_112 .array/port v000002df95012350, 112;
v000002df95012350_113 .array/port v000002df95012350, 113;
v000002df95012350_114 .array/port v000002df95012350, 114;
E_000002df95070040/28 .event anyedge, v000002df95012350_111, v000002df95012350_112, v000002df95012350_113, v000002df95012350_114;
v000002df95012350_115 .array/port v000002df95012350, 115;
v000002df95012350_116 .array/port v000002df95012350, 116;
v000002df95012350_117 .array/port v000002df95012350, 117;
v000002df95012350_118 .array/port v000002df95012350, 118;
E_000002df95070040/29 .event anyedge, v000002df95012350_115, v000002df95012350_116, v000002df95012350_117, v000002df95012350_118;
v000002df95012350_119 .array/port v000002df95012350, 119;
v000002df95012350_120 .array/port v000002df95012350, 120;
v000002df95012350_121 .array/port v000002df95012350, 121;
v000002df95012350_122 .array/port v000002df95012350, 122;
E_000002df95070040/30 .event anyedge, v000002df95012350_119, v000002df95012350_120, v000002df95012350_121, v000002df95012350_122;
v000002df95012350_123 .array/port v000002df95012350, 123;
v000002df95012350_124 .array/port v000002df95012350, 124;
v000002df95012350_125 .array/port v000002df95012350, 125;
v000002df95012350_126 .array/port v000002df95012350, 126;
E_000002df95070040/31 .event anyedge, v000002df95012350_123, v000002df95012350_124, v000002df95012350_125, v000002df95012350_126;
v000002df95012350_127 .array/port v000002df95012350, 127;
E_000002df95070040/32 .event anyedge, v000002df95012350_127, v000002df95012e90_0, v000002df95013250_0;
E_000002df95070040 .event/or E_000002df95070040/0, E_000002df95070040/1, E_000002df95070040/2, E_000002df95070040/3, E_000002df95070040/4, E_000002df95070040/5, E_000002df95070040/6, E_000002df95070040/7, E_000002df95070040/8, E_000002df95070040/9, E_000002df95070040/10, E_000002df95070040/11, E_000002df95070040/12, E_000002df95070040/13, E_000002df95070040/14, E_000002df95070040/15, E_000002df95070040/16, E_000002df95070040/17, E_000002df95070040/18, E_000002df95070040/19, E_000002df95070040/20, E_000002df95070040/21, E_000002df95070040/22, E_000002df95070040/23, E_000002df95070040/24, E_000002df95070040/25, E_000002df95070040/26, E_000002df95070040/27, E_000002df95070040/28, E_000002df95070040/29, E_000002df95070040/30, E_000002df95070040/31, E_000002df95070040/32;
E_000002df95070080 .event posedge, v000002df95012850_0;
S_000002df95039d90 .scope module, "f3" "regfile" 3 61, 6 1 0, S_000002df95014030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write";
    .port_info 2 /INPUT 5 "write_address";
    .port_info 3 /INPUT 5 "read1_address";
    .port_info 4 /INPUT 5 "read2_address";
    .port_info 5 /INPUT 5 "read3_address";
    .port_info 6 /INPUT 32 "write";
    .port_info 7 /OUTPUT 32 "read1";
    .port_info 8 /OUTPUT 32 "read2";
    .port_info 9 /OUTPUT 32 "read3";
L_000002df95030f20 .functor BUFZ 32, L_000002df950cd820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002df95031000 .functor BUFZ 32, L_000002df950ccec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002df95030190 .functor BUFZ 32, L_000002df950cd000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002df950cae10_0 .net *"_ivl_0", 31 0, L_000002df950cd820;  1 drivers
v000002df950cc710_0 .net *"_ivl_10", 6 0, L_000002df950ccce0;  1 drivers
L_000002df950d80e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002df950cb310_0 .net *"_ivl_13", 1 0, L_000002df950d80e0;  1 drivers
v000002df950cb3b0_0 .net *"_ivl_16", 31 0, L_000002df950cd000;  1 drivers
v000002df950caa50_0 .net *"_ivl_18", 6 0, L_000002df950cc920;  1 drivers
v000002df950cb950_0 .net *"_ivl_2", 6 0, L_000002df950cce20;  1 drivers
L_000002df950d8128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002df950cc490_0 .net *"_ivl_21", 1 0, L_000002df950d8128;  1 drivers
L_000002df950d8098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002df950ca910_0 .net *"_ivl_5", 1 0, L_000002df950d8098;  1 drivers
v000002df950cb6d0_0 .net *"_ivl_8", 31 0, L_000002df950ccec0;  1 drivers
v000002df950cbd10_0 .net "clk", 0 0, v000002df950ce4a0_0;  alias, 1 drivers
v000002df950caeb0_0 .net "read1", 31 0, L_000002df95030f20;  alias, 1 drivers
v000002df950cb1d0_0 .net "read1_address", 4 0, L_000002df950cd780;  alias, 1 drivers
v000002df950caaf0_0 .net "read2", 31 0, L_000002df95031000;  alias, 1 drivers
v000002df950caff0_0 .net "read2_address", 4 0, L_000002df950cd500;  alias, 1 drivers
v000002df950caf50_0 .net "read3", 31 0, L_000002df95030190;  alias, 1 drivers
v000002df950cbdb0_0 .net "read3_address", 4 0, L_000002df950cd0a0;  alias, 1 drivers
v000002df950cb090_0 .net "reg_write", 0 0, v000002df950cb9f0_0;  alias, 1 drivers
v000002df950cab90 .array "register", 0 31, 31 0;
v000002df950cc7b0_0 .net "write", 31 0, L_000002df950ccc40;  alias, 1 drivers
v000002df950cb270_0 .net "write_address", 4 0, L_000002df950cd140;  alias, 1 drivers
L_000002df950cd820 .array/port v000002df950cab90, L_000002df950cce20;
L_000002df950cce20 .concat [ 5 2 0 0], L_000002df950cd780, L_000002df950d8098;
L_000002df950ccec0 .array/port v000002df950cab90, L_000002df950ccce0;
L_000002df950ccce0 .concat [ 5 2 0 0], L_000002df950cd500, L_000002df950d80e0;
L_000002df950cd000 .array/port v000002df950cab90, L_000002df950cc920;
L_000002df950cc920 .concat [ 5 2 0 0], L_000002df950cd0a0, L_000002df950d8128;
S_000002df9503a030 .scope module, "f4" "alu" 3 75, 7 1 0, S_000002df95014030;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_op";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002df94ccdfa0 .param/l "alu_add" 1 7 8, C4<000>;
P_000002df94ccdfd8 .param/l "alu_div" 1 7 11, C4<011>;
P_000002df94cce010 .param/l "alu_mult" 1 7 10, C4<010>;
P_000002df94cce048 .param/l "alu_slt" 1 7 13, C4<101>;
P_000002df94cce080 .param/l "alu_sub" 1 7 9, C4<001>;
P_000002df94cce0b8 .param/l "alu_xor" 1 7 12, C4<100>;
L_000002df950d8170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002df950cb130_0 .net/2u *"_ivl_0", 31 0, L_000002df950d8170;  1 drivers
v000002df950cac30_0 .net "a", 31 0, L_000002df95030f20;  alias, 1 drivers
v000002df950cb450_0 .net "alu_op", 2 0, v000002df950cc530_0;  alias, 1 drivers
v000002df950cbbd0_0 .var "alu_result", 31 0;
v000002df950cb4f0_0 .net "b", 31 0, L_000002df95031000;  alias, 1 drivers
v000002df950cbe50_0 .net "zero", 0 0, L_000002df950ce220;  1 drivers
E_000002df9506f300 .event anyedge, v000002df950cb450_0, v000002df950caeb0_0, v000002df950caaf0_0;
L_000002df950ce220 .cmp/eq 32, v000002df950cbbd0_0, L_000002df950d8170;
S_000002df94cce100 .scope module, "f5" "control" 3 83, 8 1 0, S_000002df95014030;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "jump";
    .port_info 5 /OUTPUT 3 "alu_op";
v000002df950cc530_0 .var "alu_op", 2 0;
v000002df950cbef0_0 .var "jump", 0 0;
v000002df950ca9b0_0 .var "mem_read", 0 0;
v000002df950cc0d0_0 .var "mem_write", 0 0;
v000002df950cacd0_0 .net "opcode", 5 0, L_000002df950cdc80;  alias, 1 drivers
v000002df950cb9f0_0 .var "reg_write", 0 0;
E_000002df9506f100 .event anyedge, v000002df950cacd0_0;
    .scope S_000002df9507d0e0;
T_0 ;
    %wait E_000002df9506f2c0;
    %load/vec4 v000002df950131b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002df95012df0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002df95012b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002df95013110_0;
    %assign/vec4 v000002df95012df0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002df95012df0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000002df95012df0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002df9507d270;
T_1 ;
    %wait E_000002df95070080;
    %load/vec4 v000002df950125d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002df950127b0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002df950127b0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002df950127b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002df95012350, 0, 4;
    %load/vec4 v000002df950127b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002df950127b0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002df95012d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000002df950128f0_0;
    %load/vec4 v000002df95013250_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002df95012350, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002df9507d270;
T_2 ;
    %wait E_000002df95070040;
    %load/vec4 v000002df95012c10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000002df95012350, 4;
    %store/vec4 v000002df95012530_0, 0, 32;
    %load/vec4 v000002df95012e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002df95013250_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v000002df95012350, 4;
    %store/vec4 v000002df95012a30_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002df95012a30_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002df95039d90;
T_3 ;
    %wait E_000002df95070080;
    %load/vec4 v000002df950cb090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002df950cc7b0_0;
    %load/vec4 v000002df950cb270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002df950cab90, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002df9503a030;
T_4 ;
    %wait E_000002df9506f300;
    %load/vec4 v000002df950cb450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002df950cbbd0_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v000002df950cac30_0;
    %load/vec4 v000002df950cb4f0_0;
    %add;
    %store/vec4 v000002df950cbbd0_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v000002df950cac30_0;
    %load/vec4 v000002df950cb4f0_0;
    %sub;
    %store/vec4 v000002df950cbbd0_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000002df950cac30_0;
    %load/vec4 v000002df950cb4f0_0;
    %mul;
    %store/vec4 v000002df950cbbd0_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000002df950cb4f0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.8, 8;
    %load/vec4 v000002df950cac30_0;
    %load/vec4 v000002df950cb4f0_0;
    %div;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v000002df950cbbd0_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000002df950cac30_0;
    %load/vec4 v000002df950cb4f0_0;
    %xor;
    %store/vec4 v000002df950cbbd0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v000002df950cac30_0;
    %load/vec4 v000002df950cb4f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v000002df950cbbd0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002df94cce100;
T_5 ;
    %wait E_000002df9506f100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950ca9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cbef0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002df950cc530_0, 0, 3;
    %load/vec4 v000002df950cacd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950ca9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cbef0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002df950cc530_0, 0, 3;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df950cb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950ca9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cbef0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002df950cc530_0, 0, 3;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df950cb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950ca9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cbef0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002df950cc530_0, 0, 3;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df950cb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950ca9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cbef0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002df950cc530_0, 0, 3;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df950cb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950ca9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cbef0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002df950cc530_0, 0, 3;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df950cb9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df950ca9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cbef0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002df950cc530_0, 0, 3;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950ca9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df950cc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cbef0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002df950cc530_0, 0, 3;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950ca9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cc0d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df950cbef0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002df950cc530_0, 0, 3;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cb9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950ca9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cc0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950cbef0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002df950cc530_0, 0, 3;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002df950100e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950ce4a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000002df950100e0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v000002df950ce4a0_0;
    %inv;
    %store/vec4 v000002df950ce4a0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002df950100e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002df950ce040_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002df950ce040_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002df950ce040_0;
    %store/vec4a v000002df950cab90, 4, 0;
    %load/vec4 v000002df950ce040_0;
    %addi 1, 0, 32;
    %store/vec4 v000002df950ce040_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002df950100e0;
T_9 ;
    %vpi_call 2 25 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002df95014030 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002df950ce680_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002df950ce680_0, 0, 1;
    %pushi/vec4 302006272, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 302530560, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 303054848, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 303579136, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 304103424, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 304627712, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 305152000, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 305676288, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 306200576, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 306724864, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 307249152, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 307773440, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 308297728, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 308822016, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 309346304, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 309870592, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 310394880, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 310919168, 0, 32;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 311443456, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 311967744, 0, 32;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 312492032, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 313016320, 0, 32;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 313540608, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 314064896, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 314589184, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 315113472, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 315637760, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 2232320, 0, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 316719104, 0, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 317259776, 0, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 317800448, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 138743808, 0, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 205787136, 0, 32;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 205729792, 0, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 147011584, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 71778304, 0, 32;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 401702912, 0, 32;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 402259968, 0, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 420, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 423, 0, 32;
    %ix/load 4, 65, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 423, 0, 32;
    %ix/load 4, 66, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 448, 0, 32;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 444, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 434, 0, 32;
    %ix/load 4, 69, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 425, 0, 32;
    %ix/load 4, 70, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 448, 0, 32;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 434, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 432, 0, 32;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 427, 0, 32;
    %ix/load 4, 74, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 443, 0, 32;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 449, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 433, 0, 32;
    %ix/load 4, 77, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 420, 0, 32;
    %ix/load 4, 78, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 435, 0, 32;
    %ix/load 4, 79, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 440, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 426, 0, 32;
    %ix/load 4, 81, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 441, 0, 32;
    %ix/load 4, 82, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 435, 0, 32;
    %ix/load 4, 83, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 423, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 426, 0, 32;
    %ix/load 4, 85, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 437, 0, 32;
    %ix/load 4, 86, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 436, 0, 32;
    %ix/load 4, 87, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 421, 0, 32;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 443, 0, 32;
    %ix/load 4, 89, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 427, 0, 32;
    %ix/load 4, 90, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 91, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 262, 0, 32;
    %ix/load 4, 93, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 94, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 98, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 99, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 101, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 103, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 105, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 109, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 110, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 111, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 113, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 114, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 115, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 118, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 119, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 121, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 122, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 125, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 126, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 127, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002df95012350, 4, 0;
    %delay 1000, 0;
    %vpi_call 2 169 "$display", "+---------------------------+" {0 0 0};
    %vpi_call 2 170 "$display", "|                           |" {0 0 0};
    %vpi_call 2 171 "$display", "|  Average mile time: %0d:%02d  |", &A<v000002df950cab90, 6>, &A<v000002df95012350, 127> {0 0 0};
    %vpi_call 2 172 "$display", "|                           |" {0 0 0};
    %vpi_call 2 173 "$display", "+---------------------------+" {0 0 0};
    %vpi_call 2 174 "$stop" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "sim/cpu_tb.v";
    "src/cpu.v";
    "src/pc.v";
    "src/ram.v";
    "src/regfile.v";
    "src/alu.v";
    "src/control.v";
