
==============================================================================
XRT Build Version: 2.16.204 (2023.2)
       Build Date: 2023-10-11 23:45:57
          Hash ID: fa4c0045003fed0acea4593788dce5ef6d0b66ee
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.2) on 2023-10-11-15:42:10
   Version:                2.16.204
   Kernels:                blasKernel
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          af4bb68e-cd12-0536-78d0-0af4a4d80615
   UUID (IINTF):           16e2362f82d2feab35529da27134b76d
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma_5
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3481164)
   Created:
               Thu Mar  3 20:48:35 2022   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.1
   Board Part:             xilinx.com:au50:part0:1.1
   Platform VBNV:          xilinx_u50_gen3x16_xdma_5_202210_1
   Static UUID:            16e2362f-82d2-feab-3552-9da27134b76d
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 361 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 400 MHz
   Achieved Freq:  361.4 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: blasKernel

Definition
----------
   Signature: blasKernel (void* p_MemRd, void* p_MemWr)

Ports
-----
   Port:          M_AXI_GMEMM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x28
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        blasKernel_0
   Base Address: 0x1400000

   Argument:          p_MemRd
   Register Offset:   0x10
   Port:              M_AXI_GMEMM
   Memory:            HBM[0] (MEM_HBM)

   Argument:          p_MemWr
   Register Offset:   0x1C
   Port:              M_AXI_GMEMM
   Memory:            HBM[0] (MEM_HBM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.2 - 2023-10-11-15:42:10 (SW BUILD: 4026344)
   Command Line:  v++ --config /home/aahmadaa/ffgemm/L2/tests/gemm_1CU/conn_u50.cfg --config opts.cfg --connectivity.nk blasKernel:1:blasKernel_0 --connectivity.sp blasKernel_0.m_axi_gmemm:HBM[0] --debug --define TEST_MEMCPY=0 --define BLAS_instructionSizeBytes=64 --define BLAS_dataType=int8_t --define BLAS_dataEqIntType=int8_t --define BLAS_memWidth=16 --define BLAS_argInstrWidth=4 --define BLAS_numInstr=64 --define BLAS_argPipeline=2 --define BLAS_runTransp=0 --define BLAS_runGemv=0 --define BLAS_runGemm=1 --define BLAS_runFcn=0 --define BLAS_numKernels=1 --define BLAS_CACHE=0 --define BLAS_XVEC=0 --define BLAS_gemmMBlocks=4 --define BLAS_gemmKBlocks=4 --define BLAS_gemmNBlocks=4 --define BLAS_XdataType=int8_t --define BLAS_XmemWidth=16 --define AP_INT_MAX_W=1026 --hls.jobs 4 --include /home/aahmadaa/ffgemm/L1/include/hw --include /home/aahmadaa/ffgemm/L1/include/hw/xf_blas --include /home/aahmadaa/ffgemm/L1/include/hw/xf_blas/gemm --include /home/aahmadaa/ffgemm/L1/include/hw/xf_blas/helpers/utils --include /home/aahmadaa/ffgemm/L2/include --include /home/aahmadaa/ffgemm/L2/include/hw/xf_blas --include /home/aahmadaa/ffgemm/L1/include/hw --input_files _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1.baseline.int8.400MHz/blasKernel.xo --kernel_frequency 400 --link --optimize 2 --output build_dir.hw.xilinx_u50_gen3x16_xdma_5_202210_1.baseline.int8.400MHz/blas.xclbin --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm --report_dir /home/aahmadaa/ffgemm/L2/tests/gemm_1CU/reports/_build.hw.xilinx_u50_gen3x16_xdma_5_202210_1/blas --report_level 2 --save-temps --target hw --temp_dir _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1.baseline.int8.400MHz --vivado.param project.writeIntermediateCheckpoints=1 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraTimingOpt --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore --vivado.prop run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-tns_cleanup} --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore 
   Options:       --config /home/aahmadaa/ffgemm/L2/tests/gemm_1CU/conn_u50.cfg
                  --config opts.cfg
                  --connectivity.nk blasKernel:1:blasKernel_0
                  --connectivity.sp blasKernel_0.m_axi_gmemm:HBM[0]
                  --debug
                  --define TEST_MEMCPY=0
                  --define BLAS_instructionSizeBytes=64
                  --define BLAS_dataType=int8_t
                  --define BLAS_dataEqIntType=int8_t
                  --define BLAS_memWidth=16
                  --define BLAS_argInstrWidth=4
                  --define BLAS_numInstr=64
                  --define BLAS_argPipeline=2
                  --define BLAS_runTransp=0
                  --define BLAS_runGemv=0
                  --define BLAS_runGemm=1
                  --define BLAS_runFcn=0
                  --define BLAS_numKernels=1
                  --define BLAS_CACHE=0
                  --define BLAS_XVEC=0
                  --define BLAS_gemmMBlocks=4
                  --define BLAS_gemmKBlocks=4
                  --define BLAS_gemmNBlocks=4
                  --define BLAS_XdataType=int8_t
                  --define BLAS_XmemWidth=16
                  --define AP_INT_MAX_W=1026
                  --hls.jobs 4
                  --include /home/aahmadaa/ffgemm/L1/include/hw
                  --include /home/aahmadaa/ffgemm/L1/include/hw/xf_blas
                  --include /home/aahmadaa/ffgemm/L1/include/hw/xf_blas/gemm
                  --include /home/aahmadaa/ffgemm/L1/include/hw/xf_blas/helpers/utils
                  --include /home/aahmadaa/ffgemm/L2/include
                  --include /home/aahmadaa/ffgemm/L2/include/hw/xf_blas
                  --include /home/aahmadaa/ffgemm/L1/include/hw
                  --input_files _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1.baseline.int8.400MHz/blasKernel.xo
                  --kernel_frequency 400
                  --link
                  --optimize 2
                  --output build_dir.hw.xilinx_u50_gen3x16_xdma_5_202210_1.baseline.int8.400MHz/blas.xclbin
                  --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_5_202210_1/xilinx_u50_gen3x16_xdma_5_202210_1.xpfm
                  --report_dir /home/aahmadaa/ffgemm/L2/tests/gemm_1CU/reports/_build.hw.xilinx_u50_gen3x16_xdma_5_202210_1/blas
                  --report_level 2
                  --save-temps
                  --target hw
                  --temp_dir _x_temp.hw.xilinx_u50_gen3x16_xdma_5_202210_1.baseline.int8.400MHz
                  --vivado.param project.writeIntermediateCheckpoints=1
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=ExtraTimingOpt
                  --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
                  --vivado.prop run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-tns_cleanup}
                  --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
                  --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
