

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Sun Mar 12 16:56:03 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        lab02
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |   & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ matrixmul  |     -|  6.87|       15|  199.950|         -|       16|     -|        no|     -|  2 (~0%)|  375 (~0%)|  477 (~0%)|    -|
    | o Row_Col   |     -|  9.73|       14|  186.620|         7|        1|     9|       yes|     -|        -|          -|          -|    -|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| a         | 24         |
| b         | 24         |
| res       | 16         |
+-----------+------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| a        | a            | interface |
| b        | b            | interface |
| res      | res          | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+------------+-----+--------+---------+
| + matrixmul                       | 2   |        |            |     |        |         |
|   add_ln63_1_fu_295_p2            | -   |        | add_ln63_1 | add | fabric | 0       |
|   mul_8s_8s_16_1_1_U1             | -   |        | mul_ln82   | mul | auto   | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U3 | 1   |        | mul_ln82_1 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U2  | 1   |        | mul_ln82_2 | mul | dsp48  | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U2  | 1   |        | add_ln82   | add | dsp48  | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U3 | 1   |        | add_ln82_1 | add | dsp48  | 3       |
|   j_fu_375_p2                     | -   |        | j          | add | fabric | 0       |
|   add_ln63_fu_393_p2              | -   |        | add_ln63   | add | fabric | 0       |
+-----------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + matrixmul  | 0    | 0    |        |          |         |      |         |
|   b_copy_U   | -    | -    |        | b_copy   | ram_s2p | auto | 1       |
|   b_copy_1_U | -    | -    |        | b_copy_1 | ram_s2p | auto | 1       |
|   b_copy_2_U | -    | -    |        | b_copy_2 | ram_s2p | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+---------------------------+----------------------------------------------------------------+
| Type          | Options                   | Location                                                       |
+---------------+---------------------------+----------------------------------------------------------------+
| array_reshape | variable=b complete dim=1 | ../Design_Optimization/lab2/matrixmul.cpp:53 in matrixmul, b   |
| array_reshape | variable=a complete dim=2 | ../Design_Optimization/lab2/matrixmul.cpp:54 in matrixmul, a   |
| interface     | ap_fifo port=a            | ../Design_Optimization/lab2/matrixmul.cpp:55 in matrixmul, a   |
| interface     | ap_fifo port=b            | ../Design_Optimization/lab2/matrixmul.cpp:56 in matrixmul, b   |
| interface     | ap_fifo port=res          | ../Design_Optimization/lab2/matrixmul.cpp:57 in matrixmul, res |
| pipeline      | rewind                    | ../Design_Optimization/lab2/matrixmul.cpp:66 in matrixmul      |
+---------------+---------------------------+----------------------------------------------------------------+

* Inferred Pragmas
+-------------------------------------------------------+-----------------+--------------------------------------+------------------------------+
| Source Pragma                                         | Inferred Pragma | Options                              | Location                     |
+-------------------------------------------------------+-----------------+--------------------------------------+------------------------------+
| pipeline ../Design_Optimization/lab2/matrixmul.cpp:66 | array_partition | dim=1 type=complete  variable=b_copy | variable b_copy in matrixmul |
+-------------------------------------------------------+-----------------+--------------------------------------+------------------------------+


