==27895== Cachegrind, a cache and branch-prediction profiler
==27895== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27895== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27895== Command: ./mser .
==27895== 
--27895-- warning: L3 cache found, using its data for the LL simulation.
--27895-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27895-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
Random cache replacement will be used
==27895== 
==27895== Process terminating with default action of signal 15 (SIGTERM)
==27895==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27895==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27895== 
==27895== I   refs:      1,982,054,202
==27895== I1  misses:            1,482
==27895== LLi misses:            1,233
==27895== I1  miss rate:          0.00%
==27895== LLi miss rate:          0.00%
==27895== 
==27895== D   refs:        815,268,946  (551,766,349 rd   + 263,502,597 wr)
==27895== D1  misses:       30,252,862  ( 28,606,356 rd   +   1,646,506 wr)
==27895== LLd misses:        1,366,743  (    266,018 rd   +   1,100,725 wr)
==27895== D1  miss rate:           3.7% (        5.2%     +         0.6%  )
==27895== LLd miss rate:           0.2% (        0.0%     +         0.4%  )
==27895== 
==27895== LL refs:          30,254,344  ( 28,607,838 rd   +   1,646,506 wr)
==27895== LL misses:         1,367,976  (    267,251 rd   +   1,100,725 wr)
==27895== LL miss rate:            0.0% (        0.0%     +         0.4%  )
