FSP Configuration
  Board "Custom User Board (Any Device)"
  R7FA6T2BD3CFP
    part_number: R7FA6T2BD3CFP
    rom_size_bytes: 524288
    ram_size_bytes: 65536
    data_flash_size_bytes: 16384
    package_style: LQFP
    package_pins: 100
    
  RA6T2
    series: 6
    
  RA6T2 Family
    Security: Exceptions: Exception Response: Non-Maskable Interrupt
    Security: Exceptions: BusFault, HardFault, and NMI Target: Secure State
    Security: System Reset Request Accessibility: Secure State
    Security: Exceptions: Prioritize Secure Exceptions: Disabled
    Security: Cache Accessibility: Both Secure and Non-Secure State
    Security: System Reset Status Accessibility: Both Secure and Non-Secure State
    Security: SRAM Accessibility: SRAM Protection: Both Secure and Non-Secure State
    Security: SRAM Accessibility: SRAM ECC: Both Secure and Non-Secure State
    Security: SRAM Accessibility: Standby RAM: Regions 7-0 are all Secure.
    Security: BUS Accessibility: Bus Security Attribution Register A: Both Secure and Non-Secure State
    Security: BUS Accessibility: Bus Security Attribution Register B: Both Secure and Non-Secure State
    Startup C-Cache Line Size: 32 Bytes
    OFS0 register settings: Independent WDT: Start Mode: IWDT is Disabled
    OFS0 register settings: Independent WDT: Timeout Period: 2048 cycles
    OFS0 register settings: Independent WDT: Dedicated Clock Frequency Divisor: 128
    OFS0 register settings: Independent WDT: Window End Position:  0% (no window end position)
    OFS0 register settings: Independent WDT: Window Start Position: 100% (no window start position)
    OFS0 register settings: Independent WDT: Reset Interrupt Request Select: Reset is enabled
    OFS0 register settings: Independent WDT: Stop Control: Stop counting when in Sleep, Snooze mode, or Software Standby
    OFS0 register settings: WDT: Start Mode Select: Stop WDT after a reset (register-start mode)
    OFS0 register settings: WDT: Timeout Period: 16384 cycles
    OFS0 register settings: WDT: Clock Frequency Division Ratio: 128
    OFS0 register settings: WDT: Window End Position:  0% (no window end position)
    OFS0 register settings: WDT: Window Start Position: 100% (no window start position)
    OFS0 register settings: WDT: Reset Interrupt Request: Reset
    OFS0 register settings: WDT: Stop Control: Stop counting when entering Sleep mode
    OFS1 register settings: Voltage Detection 0 Circuit Start: Voltage monitor 0 reset is disabled after reset
    OFS1 register settings: Voltage Detection 0 Level: 2.80 V
    OFS1 register settings: HOCO Oscillation Enable: HOCO oscillation is disabled after reset
    OFS1 register settings: PGA0 Pseudo-Differential Input Enable: Disabled (single-ended input) after reset
    OFS1 register settings: PGA1 Pseudo-Differential Input Enable: Disabled (single-ended input) after reset
    OFS1 register settings: PGA2 Pseudo-Differential Input Enable: Disabled (single-ended input) after reset
    OFS1 register settings: PGA3 Pseudo-Differential Input Enable: Disabled (single-ended input) after reset
    Block Protection Settings (BPS): BPS0: 
    Permanent Block Protection Settings (PBPS): PBPS0: 
    Clocks: HOCO FLL Function: Disabled
    TFU Mathlib: Enabled
    Main Oscillator Wait Time: 8163 cycles
    
  RA Common
    Main stack size (bytes): 0x400
    Heap size (bytes): 0
    MCU Vcc (mV): 3300
    Parameter checking: Disabled
    Assert Failures: Return FSP_ERR_ASSERTION
    Error Log: No Error Log
    Clock Registers not Reset Values during Startup: Disabled
    Main Oscillator Populated: Populated
    PFS Protect: Enabled
    C Runtime Initialization : Enabled
    Early BSP Initialization : Disabled
    Main Oscillator Clock Source: Crystal or Resonator
    Subclock Populated: Populated
    Subclock Drive (Drive capacitance availability varies by MCU): Standard/Normal mode
    Subclock Stabilization Time (ms): 1000
    
  Clocks
    XTAL 24000000Hz
    HOCO 20MHz
    PLL Src: XTAL
    PLL Div /2
    PLL Mul x20.0
    PLL2 Disabled
    PLL2 Div /1
    PLL2 Mul x10.0
    Clock Src: PLL
    CLKOUT Disabled
    SCISPICLK Src: XTAL
    CANFDCLK Disabled
    GPTCLK Disabled
    IICCLK Disabled
    ICLK Div /1
    PCLKA Div /2
    PCLKB Div /4
    PCLKC Div /4
    PCLKD Div /2
    FCLK Div /4
    CLKOUT Div /1
    SCISPICLK Div /1
    CANFDCLK Div /6
    GPTCLK Div /2
    IICCLK Div /1
    
  Pin Configurations
    R7FA6T2BD3CFP.pincfg -> g_bsp_pin_cfg
      AVCC0 28 SYSTEM_AVCC0 - - - - - - - - I "Read only" - 
      AVSS0 27 SYSTEM_AVSS0 - - - - - - - - I "Read only" - 
      P000 19 ADC12_AN016 - - - "Analog mode" - - "ACMPHS: IVREF0; ADC12: AN016; ICU0: IRQ0" - I - - 
      P001 22 ADC12_AN017 - - - "Analog mode" - - "ACMPHS: IVREF1; ADC12: AN017; ICU2: IRQ2" - I - - 
      P002 38 ADC12_AN019 - - - "Analog mode" - - "ADC12: AN019; ADC12(PGA3): PGAVSS3" - I - - 
      P201 94 - - - - Disabled - - "SYSTEM: MD" - None - - 
      P212 12 - - - - Disabled - - "CGC: EXTAL" - None - - 
      P213 13 - - - - Disabled - - "CGC: XTAL; ICU0: IRQ0" - None - - 
      PA00 23 ADC12_AN000 - - - "Analog mode" - - "ACMPHS0: IVCMP02; ADC12: AN000; ADC12(PGA0): PGAIN0; ICU0: IRQ0-DS" - I - - 
      PA01 24 ADC12_AN001 - - - "Analog mode" - - "ADC12: AN001; ADC12(PGA0): PGAVSS0; ICU1: IRQ1" - I - - 
      PA02 25 ADC12_AN002 - - - "Analog mode" - - "ACMPHS1: IVCMP12; ADC12: AN002; ADC12(PGA1): PGAIN1; ICU2: IRQ2" - I - - 
      PA03 26 ADC12_AN003 - - - "Analog mode" - - "ADC12: AN003; ADC12(PGA1): PGAVSS1; ICU3: IRQ3" - I - - 
      PA04 29 ADC12_AN004 - - - "Analog mode" - - "ACMPHS2: IVCMP22; ADC12: AN004; ADC12(PGA2): PGAIN2; ICU4: IRQ4" - I - - 
      PA05 30 ADC12_AN005 - - - "Analog mode" - - "ADC12: AN005; ADC12(PGA2): PGAVSS2; ICU5: IRQ5" - I - - 
      PA06 31 ADC12_AN006 - - - "Analog mode" - - "ADC12: AN006; DAC120: DA0; ICU6: IRQ6" - I - - 
      PA07 32 ADC12_AN007 - - - "Analog mode" - - "ADC12: AN007; DAC121: DA1; ICU7: IRQ7" - I - - 
      PA08 67 SCI1_DE1 - L None "Peripheral mode" - - "ACMPHS (CMPOUT2): CMPOUT2; AGT0: AGTIO0; CGC: CLKOUT; GPT2: GTIOC2A; GPT7: GTIOC7B; GPT8: GTIOC8A; GPT9: GTIOC9A; GPT_OPS: GTOUUP; ICU8: IRQ8; IIC0: SCL0_D; KINT0: KR00; SCI0: DE0; SCI0: SCK0; SCI1: DE1; SCI1: SCK1; SPI0: SSLA1" 485 O - - 
      PA09 68 GPIO - M IRQ9 "Peripheral mode" - - "ACMPHS (CMPOUT3): CMPOUT3; GPT2: GTIOC2B; GPT7: GTIOC7B; GPT8: GTIOC8B_A; GPT8: GTIOC8B_C; GPT_OPS: GTOVUP; ICU9: IRQ9; IIC1: SCL1; KINT1: KR01; SCI0: TXD0; SPI0: SSLA0" ±àÂëÆ÷½Ó¿ÚZÏà IO - - 
      PA10 69 GPIO - - IRQ10 "Input mode" - - "ACMPHS (CMPOUT0): CMPOUT0; GPT3: GTIOC3A; GPT8: GTIOC8B; GPT9: GTIOC9A; GPT9: GTIOC9B; GPT_OPS: GTOWUP; ICU10: IRQ10; IIC1: SDA1; KINT2: KR02; SCI0: RXD0; SPI0: RSPCK0" »ô¶û´«¸ÐÆ÷W/±àÂëÆ÷Z IO - - 
      PA11 70 CANFD0_CTX0 - L None "Peripheral mode" - - "ACMPHS (CMPOUT1): CMPOUT1; CANFD0: CTX0; GPT: GTETRGC; GPT3: GTIOC3B; GPT9: GTIOC9B; GPT_POEGD: GTETRGD; ICU11: IRQ11; KINT3: KR03; SCI0: CTS0; SCI1: RXD1; SPI0: MOSI0" - O - - 
      PA12 71 CANFD0_CRX0 - L None "Peripheral mode" - - "ADC12: ADTRG1; CAC: CACREF; CANFD0: CRX0; GPT: GTADSM0; GPT: GTCPPO0; GPT: GTCPPO2; GPT: GTCPPO7; GPT_POEGB: GTETRGB; ICU12: IRQ12; KINT4: KR04; SCI0: DE0; SCI0: SS_CTS_RTS0; SCI1: TXD1; SPI0: MISO0" - I - - 
      PA13 72 JTAG/SWD_TMS - L - "Peripheral mode" - - "AGT0: AGTO0; JTAG/SWD: SWDIO; JTAG/SWD: TMS; SCI0: DE0; SCI0: SCK0; SCI1: DE1; SCI1: SS_CTS_RTS1" - IO - - 
      PA14 76 JTAG/SWD_TCK - L - "Peripheral mode" - - "AGT1: AGTO1; JTAG/SWD: SWCLK; JTAG/SWD: TCK; SCI0: TXD0; SCI9: DE9; SCI9: SCK9" - I - - 
      PA15 77 JTAG/SWD_TDI - L None "Peripheral mode" - - "ACMPHS (CMPOUT): CMPOUT012; ADC12: ADTRG0; GPT: GTADSM1; GPT: GTCPPO4; GPT_POEGB: GTETRGB; ICU1: IRQ1; JTAG/SWD: TDI; KINT2: KR02; SCI0: RXD0; SCI9: RXD9; SPI0: SSLA0" - I - - 
      PB00 35 ADC12_AN008 - - - "Analog mode" - - "ADC12: AN008; ADC12(PGAOUT0): PGAOUT0; ADC12(PGAOUT2): PGAOUT2; ICU0: IRQ0" - I - - 
      PB01 36 ADC12_AN009 - - - "Analog mode" - - "ADC12: AN009; ADC12(PGAOUT1): PGAOUT1; ADC12(PGAOUT3): PGAOUT3; ICU1: IRQ1" - I - - 
      PB02 37 ADC12_AN018 - - - "Analog mode" - - "ACMPHS3: IVCMP32; ADC12: AN018; ADC12(PGA3): PGAIN3; ICU15: IRQ15-DS" - I - - 
      PB03 89 JTAG/SWD_TDO - L None "Peripheral mode" - - "ACMPHS (CMPOUT3): CMPOUT3; ADC12: ADTRG1; AGT1: AGTO1; CANFD0: CRX0; GPT: GTCPPO1; GPT: GTCPPO3; GPT4: GTIOC4A; ICU0: IRQ0; JTAG/SWD: SWO; JTAG/SWD: TDO; KINT3: KR03; SCI2: TXD2; SCI9: TXD9; SPI0: RSPCK0" - O - - 
      PB04 90 GPT0_GTIOC0A - L None "Peripheral mode" - - "AGT0: AGTOA0; CAC: CACREF; CANFD0: CTX0; CGC: VCOUT; GPT0: GTIOC0A; GPT4: GTIOC4A; GPT5: GTIOC5A; ICU13: IRQ13; KINT4: KR04; SCI2: RXD2; SCI3: RXD3; SPI0: MISO0" ¶æ»ú1 IO - - 
      PB05 91 GPT0_GTIOC0B - L None "Peripheral mode" - - "AGT0: AGTOB0; CANFD0: CRX0; GPT0: GTIOC0B; GPT4: GTIOC4B; GPT6: GTIOC6A; GPT_OPS: GTIU; ICU3: IRQ3-DS; KINT5: KR05; SCI2: DE2; SCI2: SCK2; SCI3: TXD3; SPI0: MOSI0" ¶æ»ú2 IO - - 
      PB06 92 GPT1_GTIOC1A - M None "Peripheral mode" - - "AGT1: AGTOA1; CANFD0: CTX0; GPT1: GTIOC1A; GPT4: GTIOC4B; GPT5: GTIOC5A; GPT_OPS: GTIV; ICU4: IRQ4-DS; IIC0: SCL0; KINT6: KR06; SCI0: TXD0; SCI3: DE3; SCI3: SS_CTS_RTS3" - IO - - 
      PB07 93 GPT1_GTIOC1B - M None "Peripheral mode" - - "AGT1: AGTOB1; GPT: GTETRGC; GPT1: GTIOC1B; GPT5: GTIOC5B; GPT_OPS: GTIW; ICU5: IRQ5-DS; IIC0: SDA0; KINT7: KR07; SCI0: RXD0; SCI1: DE1; SCI1: SS_CTS_RTS1" - IO - - 
      PB08 95 GPT2_GTIOC2A - L None "Peripheral mode" - - "AGT0: AGTIO0; CANFD0: CRX0; GPT2: GTIOC2A; GPT5: GTIOC5B; GPT6: GTIOC6A; ICU1: IRQ1-DS; IIC1: SCL1; KINT0: KR00; SCI1: RXD1; SCI4: RXD4" - IO - - 
      PB09 96 GPT2_GTIOC2B - L None "Peripheral mode" - - "AGT1: AGTIO1; CANFD0: CTX0; GPT2: GTIOC2B; GPT6: GTIOC6B; ICU2: IRQ2-DS; IIC1: SDA1; KINT1: KR01; SCI1: TXD1; SCI4: TXD4" - IO - - 
      PB10 47 GPT_GTETRGB - L None "Peripheral mode" - - "ADC12: AN028; CAC: CACREF; CGC: VCOUT; GPT: GTCPPO4; GPT: GTCPPO7; GPT: GTETRGA; GPT: GTETRGB; GPT_OPS: GTIU; ICU10: IRQ10-DS; SCI3: CTS3; SCI4: TXD4" ¶¨Ê±Æ÷É²³µÊäÈë I - - 
      PB12 51 SCI3_RXD3 - L None "Peripheral mode" - - "ADC12: ADTRG0; CANFD0: CRX0; GPT0: GTIOC0A; GPT4: GTIOC4A; GPT_POEGA: GTETRGA; ICU2: IRQ2; SCI3: RXD3; SCI4: DE4; SCI4: SCK4; SPI1: SSLB0" ´®¿ÚÆÁ I - - 
      PB13 52 SCI3_TXD3 - L None "Peripheral mode" - - "CANFD0: CTX0; GPT0: GTIOC0B; GPT5: GTIOC5A; GPT7: GTIOC7A; GPT_OPS: GTOULO; ICU3: IRQ3; SCI3: TXD3; SCI4: CTS4; SPI1: RSPCK1" ´®¿ÚÆÁ O - - 
      PB14 53 GPIO - M None "Peripheral mode" - - "GPT1: GTIOC1A; GPT6: GTIOC6A; GPT8: GTIOC8A; GPT_OPS: GTOVLO; ICU4: IRQ4; IIC0: SDA0; SCI3: DE3; SCI3: SCK3; SCI4: DE4; SCI4: SS_CTS_RTS4; SPI1: MISO1" KEY1 IO - - 
      PB15 54 GPIO - M None "Peripheral mode" - - "GPT1: GTIOC1B; GPT4: GTIOC4B; GPT9: GTIOC9A; GPT_OPS: GTOWLO; ICU5: IRQ5; IIC0: SCL0; SCI3: DE3; SCI3: SS_CTS_RTS3; SCI4: RXD4; SPI1: MOSI1" Motor1_SD IO - - 
      PC00 15 GPIO - - None "Input mode" - - "ACMPHS0: IVCMP00; ADC12: AN012; ADC12(PGAOUT0): PGAOUT0; ICU11: IRQ11-DS" Í¨ÓÃ¸ôÀëÊäÈë½Ó¿Ú I - - 
      PC01 16 GPIO - - None "Input mode" - - "ACMPHS1: IVCMP10; ADC12: AN013; ADC12(PGAOUT1): PGAOUT1; ICU12: IRQ12-DS" Í¨ÓÃ¸ôÀëÊäÈë½Ó¿Ú I - - 
      PC02 17 GPIO - - None "Input mode" - - "ACMPHS2: IVCMP20; ADC12: AN014; ADC12(PGAOUT2): PGAOUT2; ICU13: IRQ13-DS" KEY2 I - - 
      PC03 18 ADC12_AN015 - - - "Analog mode" - - "ACMPHS3: IVCMP30; ADC12: AN015; ADC12(PGAOUT3): PGAOUT3; ICU14: IRQ14-DS" - I - - 
      PC04 33 ADC12_AN010 - - - "Analog mode" - - "ADC12: AN010; DAC122: DA2; ICU10: IRQ10" - I - - 
      PC05 34 ADC12_AN011 - - - "Analog mode" - - "ADC12: AN011; DAC123: DA3; ICU11: IRQ11" - I - - 
      PC06 63 SCI2_TXD2 - L None "Peripheral mode" - - "AGT0: AGTO0; GPT5: GTIOC5B; GPT6: GTIOC6A; GPT_POEGD: GTETRGD; ICU6: IRQ6; IIC1: SCL1; SCI2: TXD2; SCI9: DE9; SCI9: SS_CTS_RTS9" JTAG_UART O - - 
      PC07 64 SCI2_RXD2 - L None "Peripheral mode" - - "AGT0: AGTEE0; GPT6: GTIOC6B; GPT_POEGA: GTETRGA; ICU7: IRQ7; IIC1: SDA1; SCI2: RXD2; SCI9: CTS9" JTAG_UART I - - 
      PC08 65 GPIO - L None "Output mode (Initial High)" - - "AGT0: AGTOA0; CAC: CACREF; GPT7: GTIOC7A; GPT_OPS: GTIV; ICU8: IRQ8; IIC0: SCL0_D; SCI2: DE2; SCI2: SCK2; SCI3: DE3; SCI3: SS_CTS_RTS3; SPI0: SSLA3" SMD1_ENA IO - - 
      PC09 66 GPIO - M None "Peripheral mode" - - "AGT0: AGTOB0; CGC: CLKOUT; GPT7: GTIOC7B; GPT8: GTIOC8A; GPT_OPS: GTIW; ICU9: IRQ9; IIC0: SDA0; SCI2: DE2; SCI2: SS_CTS_RTS2; SCI3: CTS3; SPI0: SSLA2" Í¨ÓÃ¸ôÀëÊä³ö½Ó¿Ú IO - - 
      PC10 78 SPI1_RSPCK1 - M None "Peripheral mode" - - "ACMPHS (CMPOUT0): CMPOUT0; AGT1: AGTIO1; ICU6: IRQ6-DS; IIC0: SCL0; KINT5: KR05; SCI1: TXD1; SPI1: RSPCK1" - IO - - 
      PC11 79 SPI1_MISO1 - M None "Peripheral mode" - - "ACMPHS (CMPOUT1): CMPOUT1; AGT1: AGTOA1; ICU7: IRQ7-DS; IIC0: SDA0; KINT6: KR06; SCI1: RXD1; SPI1: MISO1" - IO - - 
      PC12 80 SPI1_MOSI1 - M None "Peripheral mode" - - "ACMPHS (CMPOUT2): CMPOUT2; AGT1: AGTOB1; ICU8: IRQ8-DS; KINT7: KR07; SCI1: DE1; SCI1: SCK1; SCI4: TXD4; SPI1: MOSI1" - IO - - 
      PC13 7 - - - - Disabled - - "GPT_POEGD: GTETRGD; ICU: NMI" - None - - 
      PC14 8 GPIO - - IRQ14 "Input mode" - - "ACMPHS (CMPOUT): CMPOUT012; ADC12: ADTRG0; AGT0: AGTIO0; GPT: GTADSM0; GPT: GTCPPO0; GPT: GTCPPO4; GPT3: GTIOC3A; GPT_POEGA: GTETRGA; ICU14: IRQ14" »ô¶û´«¸ÐÆ÷W/±àÂëÆ÷Z IO - - 
      PC15 9 GPIO - L None "Output mode (Initial High)" - - "ACMPHS (CMPOUT3): CMPOUT3; ADC12: ADTRG1; AGT1: AGTIO1; GPT: GTADSM1; GPT: GTCPPO1; GPT: GTCPPO7; GPT3: GTIOC3B; GPT_POEGB: GTETRGB; ICU15: IRQ15" Motor2_SD IO - - 
      PD00 81 SPI1_SSLB0 - M - "Peripheral mode" - - "CANFD0: CRX0; GPT: GTADSM0; GPT: GTCPPO4; KINT0: KR00; SCI2: CTS2; SCI3: RXD3; SPI1: SSLB0" - IO - - 
      PD01 82 GPIO - L - "Output mode (Initial High)" - - "CANFD0: CTX0; GPT: GTADSM1; GPT: GTCPPO7; KINT1: KR01; SCI2: DE2; SCI2: SS_CTS_RTS2; SCI3: TXD3; SPI1: SSLB1" LED1 IO - - 
      PD02 83 GPIO - L None "Output mode (Initial High)" - - "ACMPHS (CMPOUT3): CMPOUT3; AGT1: AGTEE1; CGC: CLKOUT; GPT: GTCPPO0; GPT: GTCPPO2; ICU9: IRQ9-DS; KINT2: KR02; SCI3: DE3; SCI3: SCK3; SCI4: RXD4" SMD3_ENA IO - - 
      PD03 84 GPIO - L - "Output mode (Initial High)" - - "ACMPHS (CMPOUT0): CMPOUT0; GPT: GTCPPO0; KINT3: KR03; SCI4: DE4; SCI4: SCK4; SCI9: CTS9; SPI1: SSLB2" LED2 IO - - 
      PD04 85 GPIO - L - "Output mode (Initial High)" - - "ACMPHS (CMPOUT1): CMPOUT1; GPT: GTCPPO1; KINT4: KR04; SCI4: DE4; SCI4: SS_CTS_RTS4; SCI9: DE9; SCI9: SS_CTS_RTS9; SPI1: SSLB3" BEEP IO - - 
      PD05 86 SCI9_TXD9 - M - "Peripheral mode" - - "GPT: GTADSM0; GPT: GTCPPO3; IIC1: SDA1; KINT5: KR05; SCI9: TXD9; SPI0: SSLA3" Debug_UART O - - 
      PD06 87 SCI9_RXD9 - M - "Peripheral mode" - - "GPT: GTCPPO4; IIC1: SCL1; KINT6: KR06; SCI9: RXD9; SPI0: SSLA2" Debug_UART I - - 
      PD07 88 GPIO - L - "Output mode (Initial High)" - - "GPT: GTADSM1; GPT: GTCPPO7; KINT7: KR07; SCI9: DE9; SCI9: SCK9; SPI0: SSLA1" Í¨ÓÃ¸ôÀëÊä³ö½Ó¿Ú IO - - 
      PD08 55 SCI1_TXD1 - L - "Peripheral mode" - - "GPT2: GTIOC2A; KINT0: KR00; SCI1: TXD1; SCI2: CTS2; SPI1: SSLB1" 485 O - - 
      PD09 56 SCI1_RXD1 - L - "Peripheral mode" - - "GPT2: GTIOC2B; KINT1: KR01; SCI1: RXD1; SCI2: DE2; SCI2: SS_CTS_RTS2; SPI1: SSLB2" 485 I - - 
      PD10 57 GPIO - - - "Input mode" - - "GPT3: GTIOC3A; GPT_POEGC: GTETRGC; KINT2: KR02; SCI1: DE1; SCI1: SCK1; SCI2: DE2; SCI2: SCK2; SPI1: SSLB3" EBF-Module IO - - 
      PD11 58 GPIO - - - "Input mode" - - "GPT3: GTIOC3B; KINT3: KR03; SCI1: CTS1; SCI2: RXD2" EBF-Module IO - - 
      PD12 59 IIC1_SCL1 - M None "Peripheral mode" - - "GPT4: GTIOC4A; ICU12: IRQ12; IIC1: SCL1; KINT4: KR04; SCI1: DE1; SCI1: SS_CTS_RTS1; SCI2: TXD2" EEPROM IO - - 
      PD13 60 IIC1_SDA1 - M None "Peripheral mode" - - "GPT4: GTIOC4B; ICU13: IRQ13; IIC1: SDA1; KINT5: KR05; SCI4: DE4; SCI4: SCK4; SCI9: DE9; SCI9: SCK9" EEPROM_DHT11 IO - - 
      PD14 61 SCI4_RXD4 - M None "Peripheral mode" - - "GPT5: GTIOC5A; ICU14: IRQ14; IIC0: SCL0; KINT6: KR06; SCI4: RXD4; SCI9: RXD9" EBF-Module_RXD4 I - - 
      PD15 62 SCI4_TXD4 - M None "Peripheral mode" - - "GPT5: GTIOC5B; ICU15: IRQ15; IIC0: SDA0; KINT7: KR07; SCI4: TXD4; SCI9: DE9; SCI9: TXD9" EBF-Module_TXD4 O - - 
      PE00 97 GPT_GTETRGA - L - "Peripheral mode" - - "ADC12: ADTRG0; AGT0: AGTEE0; CAC: CACREF; GPT: GTADSM0; GPT: GTETRGA; GPT4: GTIOC4A; SCI0: TXD0; SCI9: TXD9; SPI1: SSLB3" ¶¨Ê±Æ÷É²³µÊäÈë I - - 
      PE01 98 GPT7_GTIOC7A - L - "Peripheral mode" - - "ADC12: ADTRG1; AGT1: AGTEE1; GPT: GTADSM1; GPT4: GTIOC4B; GPT7: GTIOC7A; GPT_OPS: GTOULO; SCI0: RXD0; SCI9: RXD9; SPI1: SSLB2" - IO - - 
      PE02 1 GPT8_GTIOC8A - L - "Peripheral mode" - - "ACMPHS (CMPOUT0): CMPOUT0; CGC: CLKOUT; GPT7: GTIOC7B; GPT8: GTIOC8A; GPT_OPS: GTOVLO; SCI0: DE0; SCI0: SCK0; SCI3: DE3; SCI3: SCK3; SPI1: RSPCK1; TRACE: TCLK" - IO - - 
      PE03 2 GPT9_GTIOC9A - L - "Peripheral mode" - - "ACMPHS (CMPOUT1): CMPOUT1; GPT8: GTIOC8A; GPT9: GTIOC9A; GPT_OPS: GTOWLO; SCI0: RXD0; SCI3: CTS3; SPI1: SSLB0; TRACE: TDATA0" - IO - - 
      PE04 3 GPT7_GTIOC7B - L - "Peripheral mode" - - "ACMPHS (CMPOUT2): CMPOUT2; GPT7: GTIOC7B; GPT8: GTIOC8B; GPT_OPS: GTOUUP; SCI0: TXD0; SCI3: DE3; SCI3: SS_CTS_RTS3; SPI1: SSLB1; TRACE: TDATA1" - IO - - 
      PE05 4 GPT8_GTIOC8B - L - "Peripheral mode" - - "ACMPHS (CMPOUT3): CMPOUT3; GPT: GTCPPO2; GPT8: GTIOC8B; GPT9: GTIOC9A; GPT_OPS: GTOVUP; SCI0: DE0; SCI0: SS_CTS_RTS0; SCI3: RXD3; SPI1: MISO1; TRACE: TDATA2" - IO - - 
      PE06 5 GPT9_GTIOC9B - L - "Peripheral mode" - - "GPT: GTCPPO3; GPT9: GTIOC9B; GPT_OPS: GTOWUP; SCI0: CTS0; SCI3: TXD3; SPI1: MOSI1; TRACE: TDATA3" - IO - - 
      PE08 39 GPT3_GTIOC3A - L - "Peripheral mode" - - "ACMPHS (CMPOUT): CMPOUT012; ADC12: ADTRG0; ADC12: AN020; GPT: GTADSM0; GPT: GTETRGC; GPT3: GTIOC3A; GPT_OPS: GTIV; KINT0: KR00; SPI0: SSLA3" ±àÂëÆ÷½Ó¿Ú IO - - 
      PE09 40 GPT3_GTIOC3B - L - "Peripheral mode" - - "ACMPHS (CMPOUT3): CMPOUT3; ADC12: ADTRG1; ADC12: AN021; CAC: CACREF; GPT: GTADSM1; GPT: GTETRGD; GPT3: GTIOC3B; GPT_OPS: GTIW; KINT1: KR01; SPI0: SSLA2" ±àÂëÆ÷½Ó¿Ú IO - - 
      PE10 41 GPT4_GTIOC4A - L - "Peripheral mode" - - "ADC12: AN022; GPT2: GTIOC2A; GPT4: GTIOC4A; GPT7: GTIOC7A; GPT_OPS: GTOULO; KINT2: KR02; SPI0: SSLA1" - IO - - 
      PE11 42 GPT5_GTIOC5A - L - "Peripheral mode" - - "ADC12: AN023; GPT2: GTIOC2B; GPT5: GTIOC5A; GPT8: GTIOC8A; GPT_OPS: GTOUUP; KINT3: KR03; SPI0: SSLA0" - IO - - 
      PE12 43 GPT6_GTIOC6A - L - "Peripheral mode" - - "ADC12: AN024; GPT1: GTIOC1A; GPT6: GTIOC6A; GPT9: GTIOC9A; GPT_OPS: GTOVLO; KINT4: KR04; SPI0: RSPCK0" - IO - - 
      PE13 44 GPT4_GTIOC4B - L - "Peripheral mode" - - "ADC12: AN025; GPT1: GTIOC1B; GPT4: GTIOC4B; GPT7: GTIOC7B; GPT_OPS: GTOVUP; KINT5: KR05; SPI0: MISO0" - IO - - 
      PE14 45 GPT5_GTIOC5B - L - "Peripheral mode" - - "ADC12: AN026; GPT0: GTIOC0A; GPT5: GTIOC5B; GPT8: GTIOC8B; GPT_OPS: GTOWLO; KINT6: KR06; SPI0: MOSI0" - IO - - 
      PE15 46 GPT6_GTIOC6B - L - "Peripheral mode" - - "ADC12: AN027; GPT0: GTIOC0B; GPT6: GTIOC6B; GPT9: GTIOC9B; GPT_OPS: GTOWUP; KINT7: KR07; SCI4: RXD4" - IO - - 
      RES 14 SYSTEM_RES - - - - - - - - I "Read only" - 
      VCC 11 SYSTEM_VCC - - - - - - - - I "Read only" - 
      VCC 6 SYSTEM_VCC - - - - - - - - I "Read only" - 
      VCC 50 SYSTEM_VCC - - - - - - - - I "Read only" - 
      VCC 75 SYSTEM_VCC - - - - - - - - I "Read only" - 
      VCC 100 SYSTEM_VCC - - - - - - - - I "Read only" - 
      VCL 48 SYSTEM_VCL - - - - - - - - IO "Read only" - 
      VCL 73 SYSTEM_VCL - - - - - - - - IO "Read only" - 
      VREFH0 21 SYSTEM_VREFH0 - - - - - - - - I "Read only" - 
      VREFL0 20 SYSTEM_VREFL0 - - - - - - - - I "Read only" - 
      VSS 10 SYSTEM_VSS - - - - - - - - I "Read only" - 
      VSS 49 SYSTEM_VSS - - - - - - - - I "Read only" - 
      VSS 74 SYSTEM_VSS - - - - - - - - I "Read only" - 
      VSS/PORLVDMSK 99 SYSTEM_VSS/PORLVDMSK - - - - - - - - IO "Read only" - 
    
  User Events
    
  User Event Links
    
  Module "I/O Port (r_ioport)"
    Parameter Checking: Default (BSP)
    
  Module "UART (r_sci_b_uart)"
    Parameter Checking: Default (BSP)
    FIFO Support: Disable
    DTC Support: Disable
    Flow Control Support: Disable
    
  HAL
    Instance "g_ioport I/O Port (r_ioport)"
      Name: g_ioport
      Port 1 ELC Trigger Source: Disabled
      Port 2 ELC Trigger Source: Disabled
      Port 3 ELC Trigger Source: Disabled
      Port 4 ELC Trigger Source: Disabled
      Port B ELC Trigger Source: Disabled
      Port C ELC Trigger Source: Disabled
      Port D ELC Trigger Source: Disabled
      Port E ELC Trigger Source: Disabled
      Pin Configuration Name: g_bsp_pin_cfg
      
    Instance "g_uart0 UART (r_sci_b_uart)"
      General: Name: g_uart0
      General: Channel: 9
      General: Data Bits: 8bits
      General: Parity: None
      General: Stop Bits: 1bit
      Baud: Baud Rate: 115200
      Baud: Baud Rate Modulation: Disabled
      Baud: Max Error (%): 5
      Flow Control: CTS/RTS Selection: Hardware RTS
      Flow Control: Software RTS Port: Disabled
      Flow Control: Software RTS Pin: Disabled
      Extra: Clock Source: Internal Clock
      Extra: Start bit detection: Falling Edge
      Extra: Noise Filter: Disable
      Extra: Receive FIFO Trigger Level: Max
      Extra: RS-485: DE Pin: Disable
      Extra: RS-485: DE Pin Polarity: Active High
      Extra: RS-485: DE Pin Assertion Time: 1
      Extra: RS-485: DE Pin Negation Time: 1
      Interrupts: Callback: debug_uart9_callback
      Interrupts: Receive Interrupt Priority: Priority 12
      Interrupts: Transmit Data Empty Interrupt Priority: Priority 12
      Interrupts: Transmit End Interrupt Priority: Priority 12
      Interrupts: Error Interrupt Priority: Priority 12
      
