
LFDI Tuning Control Board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014240  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000115c  080143f0  080143f0  000243f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801554c  0801554c  000302e4  2**0
                  CONTENTS
  4 .ARM          00000008  0801554c  0801554c  0002554c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015554  08015554  000302e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015554  08015554  00025554  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015558  08015558  00025558  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e4  20000000  0801555c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000302e4  2**0
                  CONTENTS
 10 .bss          00003760  200002e8  200002e8  000302e8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20003a48  20003a48  000302e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000302e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00021267  00000000  00000000  00030314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f54  00000000  00000000  0005157b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b10  00000000  00000000  000564d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018d0  00000000  00000000  00057fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b538  00000000  00000000  000598b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002489b  00000000  00000000  00084de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed614  00000000  00000000  000a9683  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00196c97  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000089e0  00000000  00000000  00196ce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200002e8 	.word	0x200002e8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080143d8 	.word	0x080143d8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200002ec 	.word	0x200002ec
 80001ec:	080143d8 	.word	0x080143d8

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9aa 	b.w	8001034 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468e      	mov	lr, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d14d      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d72:	428a      	cmp	r2, r1
 8000d74:	4694      	mov	ip, r2
 8000d76:	d969      	bls.n	8000e4c <__udivmoddi4+0xe8>
 8000d78:	fab2 f282 	clz	r2, r2
 8000d7c:	b152      	cbz	r2, 8000d94 <__udivmoddi4+0x30>
 8000d7e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d82:	f1c2 0120 	rsb	r1, r2, #32
 8000d86:	fa20 f101 	lsr.w	r1, r0, r1
 8000d8a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d92:	4094      	lsls	r4, r2
 8000d94:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d98:	0c21      	lsrs	r1, r4, #16
 8000d9a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d9e:	fa1f f78c 	uxth.w	r7, ip
 8000da2:	fb08 e316 	mls	r3, r8, r6, lr
 8000da6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000daa:	fb06 f107 	mul.w	r1, r6, r7
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dba:	f080 811f 	bcs.w	8000ffc <__udivmoddi4+0x298>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 811c 	bls.w	8000ffc <__udivmoddi4+0x298>
 8000dc4:	3e02      	subs	r6, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a5b      	subs	r3, r3, r1
 8000dca:	b2a4      	uxth	r4, r4
 8000dcc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dd0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd8:	fb00 f707 	mul.w	r7, r0, r7
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	d90a      	bls.n	8000df6 <__udivmoddi4+0x92>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de8:	f080 810a 	bcs.w	8001000 <__udivmoddi4+0x29c>
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	f240 8107 	bls.w	8001000 <__udivmoddi4+0x29c>
 8000df2:	4464      	add	r4, ip
 8000df4:	3802      	subs	r0, #2
 8000df6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dfa:	1be4      	subs	r4, r4, r7
 8000dfc:	2600      	movs	r6, #0
 8000dfe:	b11d      	cbz	r5, 8000e08 <__udivmoddi4+0xa4>
 8000e00:	40d4      	lsrs	r4, r2
 8000e02:	2300      	movs	r3, #0
 8000e04:	e9c5 4300 	strd	r4, r3, [r5]
 8000e08:	4631      	mov	r1, r6
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d909      	bls.n	8000e26 <__udivmoddi4+0xc2>
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	f000 80ef 	beq.w	8000ff6 <__udivmoddi4+0x292>
 8000e18:	2600      	movs	r6, #0
 8000e1a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e1e:	4630      	mov	r0, r6
 8000e20:	4631      	mov	r1, r6
 8000e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e26:	fab3 f683 	clz	r6, r3
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	d14a      	bne.n	8000ec4 <__udivmoddi4+0x160>
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d302      	bcc.n	8000e38 <__udivmoddi4+0xd4>
 8000e32:	4282      	cmp	r2, r0
 8000e34:	f200 80f9 	bhi.w	800102a <__udivmoddi4+0x2c6>
 8000e38:	1a84      	subs	r4, r0, r2
 8000e3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e3e:	2001      	movs	r0, #1
 8000e40:	469e      	mov	lr, r3
 8000e42:	2d00      	cmp	r5, #0
 8000e44:	d0e0      	beq.n	8000e08 <__udivmoddi4+0xa4>
 8000e46:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e4a:	e7dd      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000e4c:	b902      	cbnz	r2, 8000e50 <__udivmoddi4+0xec>
 8000e4e:	deff      	udf	#255	; 0xff
 8000e50:	fab2 f282 	clz	r2, r2
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	f040 8092 	bne.w	8000f7e <__udivmoddi4+0x21a>
 8000e5a:	eba1 010c 	sub.w	r1, r1, ip
 8000e5e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e62:	fa1f fe8c 	uxth.w	lr, ip
 8000e66:	2601      	movs	r6, #1
 8000e68:	0c20      	lsrs	r0, r4, #16
 8000e6a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e6e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e72:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e76:	fb0e f003 	mul.w	r0, lr, r3
 8000e7a:	4288      	cmp	r0, r1
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x12c>
 8000e7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e82:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x12a>
 8000e88:	4288      	cmp	r0, r1
 8000e8a:	f200 80cb 	bhi.w	8001024 <__udivmoddi4+0x2c0>
 8000e8e:	4643      	mov	r3, r8
 8000e90:	1a09      	subs	r1, r1, r0
 8000e92:	b2a4      	uxth	r4, r4
 8000e94:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e98:	fb07 1110 	mls	r1, r7, r0, r1
 8000e9c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ea0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ea4:	45a6      	cmp	lr, r4
 8000ea6:	d908      	bls.n	8000eba <__udivmoddi4+0x156>
 8000ea8:	eb1c 0404 	adds.w	r4, ip, r4
 8000eac:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb0:	d202      	bcs.n	8000eb8 <__udivmoddi4+0x154>
 8000eb2:	45a6      	cmp	lr, r4
 8000eb4:	f200 80bb 	bhi.w	800102e <__udivmoddi4+0x2ca>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ec2:	e79c      	b.n	8000dfe <__udivmoddi4+0x9a>
 8000ec4:	f1c6 0720 	rsb	r7, r6, #32
 8000ec8:	40b3      	lsls	r3, r6
 8000eca:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ece:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ed2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ed6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eda:	431c      	orrs	r4, r3
 8000edc:	40f9      	lsrs	r1, r7
 8000ede:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ee2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ee6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eea:	0c20      	lsrs	r0, r4, #16
 8000eec:	fa1f fe8c 	uxth.w	lr, ip
 8000ef0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ef4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ef8:	fb08 f00e 	mul.w	r0, r8, lr
 8000efc:	4288      	cmp	r0, r1
 8000efe:	fa02 f206 	lsl.w	r2, r2, r6
 8000f02:	d90b      	bls.n	8000f1c <__udivmoddi4+0x1b8>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f0c:	f080 8088 	bcs.w	8001020 <__udivmoddi4+0x2bc>
 8000f10:	4288      	cmp	r0, r1
 8000f12:	f240 8085 	bls.w	8001020 <__udivmoddi4+0x2bc>
 8000f16:	f1a8 0802 	sub.w	r8, r8, #2
 8000f1a:	4461      	add	r1, ip
 8000f1c:	1a09      	subs	r1, r1, r0
 8000f1e:	b2a4      	uxth	r4, r4
 8000f20:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f24:	fb09 1110 	mls	r1, r9, r0, r1
 8000f28:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f2c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f30:	458e      	cmp	lr, r1
 8000f32:	d908      	bls.n	8000f46 <__udivmoddi4+0x1e2>
 8000f34:	eb1c 0101 	adds.w	r1, ip, r1
 8000f38:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f3c:	d26c      	bcs.n	8001018 <__udivmoddi4+0x2b4>
 8000f3e:	458e      	cmp	lr, r1
 8000f40:	d96a      	bls.n	8001018 <__udivmoddi4+0x2b4>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4461      	add	r1, ip
 8000f46:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f4a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f4e:	eba1 010e 	sub.w	r1, r1, lr
 8000f52:	42a1      	cmp	r1, r4
 8000f54:	46c8      	mov	r8, r9
 8000f56:	46a6      	mov	lr, r4
 8000f58:	d356      	bcc.n	8001008 <__udivmoddi4+0x2a4>
 8000f5a:	d053      	beq.n	8001004 <__udivmoddi4+0x2a0>
 8000f5c:	b15d      	cbz	r5, 8000f76 <__udivmoddi4+0x212>
 8000f5e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f62:	eb61 010e 	sbc.w	r1, r1, lr
 8000f66:	fa01 f707 	lsl.w	r7, r1, r7
 8000f6a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f6e:	40f1      	lsrs	r1, r6
 8000f70:	431f      	orrs	r7, r3
 8000f72:	e9c5 7100 	strd	r7, r1, [r5]
 8000f76:	2600      	movs	r6, #0
 8000f78:	4631      	mov	r1, r6
 8000f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f7e:	f1c2 0320 	rsb	r3, r2, #32
 8000f82:	40d8      	lsrs	r0, r3
 8000f84:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f88:	fa21 f303 	lsr.w	r3, r1, r3
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	4301      	orrs	r1, r0
 8000f90:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f9c:	fb07 3610 	mls	r6, r7, r0, r3
 8000fa0:	0c0b      	lsrs	r3, r1, #16
 8000fa2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fa6:	fb00 f60e 	mul.w	r6, r0, lr
 8000faa:	429e      	cmp	r6, r3
 8000fac:	fa04 f402 	lsl.w	r4, r4, r2
 8000fb0:	d908      	bls.n	8000fc4 <__udivmoddi4+0x260>
 8000fb2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fba:	d22f      	bcs.n	800101c <__udivmoddi4+0x2b8>
 8000fbc:	429e      	cmp	r6, r3
 8000fbe:	d92d      	bls.n	800101c <__udivmoddi4+0x2b8>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	4463      	add	r3, ip
 8000fc4:	1b9b      	subs	r3, r3, r6
 8000fc6:	b289      	uxth	r1, r1
 8000fc8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fcc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x28a>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fe4:	d216      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	d914      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fea:	3e02      	subs	r6, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	1ac9      	subs	r1, r1, r3
 8000ff0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ff4:	e738      	b.n	8000e68 <__udivmoddi4+0x104>
 8000ff6:	462e      	mov	r6, r5
 8000ff8:	4628      	mov	r0, r5
 8000ffa:	e705      	b.n	8000e08 <__udivmoddi4+0xa4>
 8000ffc:	4606      	mov	r6, r0
 8000ffe:	e6e3      	b.n	8000dc8 <__udivmoddi4+0x64>
 8001000:	4618      	mov	r0, r3
 8001002:	e6f8      	b.n	8000df6 <__udivmoddi4+0x92>
 8001004:	454b      	cmp	r3, r9
 8001006:	d2a9      	bcs.n	8000f5c <__udivmoddi4+0x1f8>
 8001008:	ebb9 0802 	subs.w	r8, r9, r2
 800100c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001010:	3801      	subs	r0, #1
 8001012:	e7a3      	b.n	8000f5c <__udivmoddi4+0x1f8>
 8001014:	4646      	mov	r6, r8
 8001016:	e7ea      	b.n	8000fee <__udivmoddi4+0x28a>
 8001018:	4620      	mov	r0, r4
 800101a:	e794      	b.n	8000f46 <__udivmoddi4+0x1e2>
 800101c:	4640      	mov	r0, r8
 800101e:	e7d1      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001020:	46d0      	mov	r8, sl
 8001022:	e77b      	b.n	8000f1c <__udivmoddi4+0x1b8>
 8001024:	3b02      	subs	r3, #2
 8001026:	4461      	add	r1, ip
 8001028:	e732      	b.n	8000e90 <__udivmoddi4+0x12c>
 800102a:	4630      	mov	r0, r6
 800102c:	e709      	b.n	8000e42 <__udivmoddi4+0xde>
 800102e:	4464      	add	r4, ip
 8001030:	3802      	subs	r0, #2
 8001032:	e742      	b.n	8000eba <__udivmoddi4+0x156>

08001034 <__aeabi_idiv0>:
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop

08001038 <DAC_InitStruct>:
//Max Voltage peak to peak
float REFERENCE_VOLTAGE = 3;


//
void DAC_InitStruct(struct sDAC* s, SPI_HandleTypeDef* hspi){
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
	
	s->spi = hspi;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	683a      	ldr	r2, [r7, #0]
 8001046:	601a      	str	r2, [r3, #0]
	Set_Config(s);
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f000 f831 	bl	80010b0 <Set_Config>
	Set_Max_Peak_To_Peak_Voltage(s, 0);
 800104e:	2100      	movs	r1, #0
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f000 f999 	bl	8001388 <Set_Max_Peak_To_Peak_Voltage>
	/* USER CODE BEGIN 1 */
	//Set all DAC Channels Up. Should probably be put into TCB init
	for (int i = 0; i < 6; i++){
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	e021      	b.n	80010a0 <DAC_InitStruct+0x68>
		s->DAC_Channels[i].DAC_number = i;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	b2d9      	uxtb	r1, r3
 8001060:	687a      	ldr	r2, [r7, #4]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	3302      	adds	r3, #2
 8001066:	00db      	lsls	r3, r3, #3
 8001068:	4413      	add	r3, r2
 800106a:	460a      	mov	r2, r1
 800106c:	721a      	strb	r2, [r3, #8]
		s->DAC_Channels[i].upper_bound = 0xFFFF;
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	3302      	adds	r3, #2
 8001074:	00db      	lsls	r3, r3, #3
 8001076:	4413      	add	r3, r2
 8001078:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800107c:	809a      	strh	r2, [r3, #4]
		s->DAC_Channels[i].lower_bound = 0x0000;
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	3302      	adds	r3, #2
 8001084:	00db      	lsls	r3, r3, #3
 8001086:	4413      	add	r3, r2
 8001088:	2200      	movs	r2, #0
 800108a:	80da      	strh	r2, [r3, #6]
		s->DAC_Channels[i].enabled = true;
 800108c:	687a      	ldr	r2, [r7, #4]
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	3302      	adds	r3, #2
 8001092:	00db      	lsls	r3, r3, #3
 8001094:	4413      	add	r3, r2
 8001096:	2201      	movs	r2, #1
 8001098:	729a      	strb	r2, [r3, #10]
	for (int i = 0; i < 6; i++){
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	3301      	adds	r3, #1
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	2b05      	cmp	r3, #5
 80010a4:	ddda      	ble.n	800105c <DAC_InitStruct+0x24>
	}

}
 80010a6:	bf00      	nop
 80010a8:	bf00      	nop
 80010aa:	3710      	adds	r7, #16
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bd80      	pop	{r7, pc}

080010b0 <Set_Config>:
//@brief: This function will set a configuration value to the configuration register
//@param s: The DAC struct to use
//@return: None
void Set_Config(struct sDAC* s){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	uint8_t Data[3] = {0x00, 0x00, 0x00};
 80010b8:	4a30      	ldr	r2, [pc, #192]	; (800117c <Set_Config+0xcc>)
 80010ba:	f107 0314 	add.w	r3, r7, #20
 80010be:	6812      	ldr	r2, [r2, #0]
 80010c0:	4611      	mov	r1, r2
 80010c2:	8019      	strh	r1, [r3, #0]
 80010c4:	3302      	adds	r3, #2
 80010c6:	0c12      	lsrs	r2, r2, #16
 80010c8:	701a      	strb	r2, [r3, #0]
	uint8_t read_command[3] = {READ|CONFIG, 0x00, 0x00};
 80010ca:	4b2d      	ldr	r3, [pc, #180]	; (8001180 <Set_Config+0xd0>)
 80010cc:	781a      	ldrb	r2, [r3, #0]
 80010ce:	4b2d      	ldr	r3, [pc, #180]	; (8001184 <Set_Config+0xd4>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	743b      	strb	r3, [r7, #16]
 80010d8:	2300      	movs	r3, #0
 80010da:	747b      	strb	r3, [r7, #17]
 80010dc:	2300      	movs	r3, #0
 80010de:	74bb      	strb	r3, [r7, #18]
	
	Hardware_Reset(s);
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	f000 f923 	bl	800132c <Hardware_Reset>
	//Make sure SCE is 0. This will make it so that the DAC will use the Values direclty written to it
	//rather than trying to use the individual offset and gain of each register to re-adjust
	//the value
	//Gain_A = 1 -> gain is set to 4xVref GAIN_A = 0 -> gain is set to 6xVref
	
	uint8_t tx_data[3] = {WRITE|CONFIG, AB, 0x00};
 80010e6:	4b28      	ldr	r3, [pc, #160]	; (8001188 <Set_Config+0xd8>)
 80010e8:	781a      	ldrb	r2, [r3, #0]
 80010ea:	4b26      	ldr	r3, [pc, #152]	; (8001184 <Set_Config+0xd4>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	733b      	strb	r3, [r7, #12]
 80010f4:	4b25      	ldr	r3, [pc, #148]	; (800118c <Set_Config+0xdc>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	737b      	strb	r3, [r7, #13]
 80010fa:	2300      	movs	r3, #0
 80010fc:	73bb      	strb	r3, [r7, #14]
	Send_Command(s, tx_data);
 80010fe:	f107 030c 	add.w	r3, r7, #12
 8001102:	4619      	mov	r1, r3
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f000 f843 	bl	8001190 <Send_Command>
	Send_Command(s, read_command);
 800110a:	f107 0310 	add.w	r3, r7, #16
 800110e:	4619      	mov	r1, r3
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f000 f83d 	bl	8001190 <Send_Command>
	Recieve_Data(s, Data);
 8001116:	f107 0314 	add.w	r3, r7, #20
 800111a:	4619      	mov	r1, r3
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f000 f85b 	bl	80011d8 <Recieve_Data>
	
	//if Data is the same as tx_data then the command was successful
	if(Data[1] == tx_data[1] && Data[2] == tx_data[2]){
 8001122:	7d7a      	ldrb	r2, [r7, #21]
 8001124:	7b7b      	ldrb	r3, [r7, #13]
 8001126:	429a      	cmp	r2, r3
 8001128:	d117      	bne.n	800115a <Set_Config+0xaa>
 800112a:	7dba      	ldrb	r2, [r7, #22]
 800112c:	7bbb      	ldrb	r3, [r7, #14]
 800112e:	429a      	cmp	r2, r3
 8001130:	d113      	bne.n	800115a <Set_Config+0xaa>
		s->config = (Data[1] << 8) | Data[2];
 8001132:	7d7b      	ldrb	r3, [r7, #21]
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	b21a      	sxth	r2, r3
 8001138:	7dbb      	ldrb	r3, [r7, #22]
 800113a:	b21b      	sxth	r3, r3
 800113c:	4313      	orrs	r3, r2
 800113e:	b21b      	sxth	r3, r3
 8001140:	b29a      	uxth	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	809a      	strh	r2, [r3, #4]
		s->Configured = true;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2201      	movs	r2, #1
 800114a:	729a      	strb	r2, [r3, #10]
		s->State = DAC_STATE_OK;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2204      	movs	r2, #4
 8001150:	72da      	strb	r2, [r3, #11]
		s->Ready = true;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2201      	movs	r2, #1
 8001156:	731a      	strb	r2, [r3, #12]
 8001158:	e00c      	b.n	8001174 <Set_Config+0xc4>
	}else{
		s->State = DAC_STATE_INITFAILED;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	2201      	movs	r2, #1
 800115e:	72da      	strb	r2, [r3, #11]
		s->Ready = false;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2200      	movs	r2, #0
 8001164:	731a      	strb	r2, [r3, #12]
		s->Errors++;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	89db      	ldrh	r3, [r3, #14]
 800116a:	3301      	adds	r3, #1
 800116c:	b29a      	uxth	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	81da      	strh	r2, [r3, #14]
	}
			

}
 8001172:	bf00      	nop
 8001174:	bf00      	nop
 8001176:	3718      	adds	r7, #24
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	080143f0 	.word	0x080143f0
 8001180:	20000000 	.word	0x20000000
 8001184:	20000305 	.word	0x20000305
 8001188:	20000304 	.word	0x20000304
 800118c:	20000002 	.word	0x20000002

08001190 <Send_Command>:
//        The second byte is the MSB of the register
//        The third byte is the LSB of the register
//@param: spi: The spi handle to use
//@param: command: The command to send
//@return: none
void Send_Command(struct sDAC* s, uint8_t* Command){
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef hal_status;
	Set_nCS_high(false);
 800119a:	2000      	movs	r0, #0
 800119c:	f000 f8aa 	bl	80012f4 <Set_nCS_high>
	hal_status = HAL_SPI_Transmit(s->spi, Command, 3, 1);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6818      	ldr	r0, [r3, #0]
 80011a4:	2301      	movs	r3, #1
 80011a6:	2203      	movs	r2, #3
 80011a8:	6839      	ldr	r1, [r7, #0]
 80011aa:	f008 fce8 	bl	8009b7e <HAL_SPI_Transmit>
 80011ae:	4603      	mov	r3, r0
 80011b0:	73fb      	strb	r3, [r7, #15]
	while (!(s->spi->Instance->SR & SPI_SR_TXE));
 80011b2:	bf00      	nop
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	f003 0302 	and.w	r3, r3, #2
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d0f7      	beq.n	80011b4 <Send_Command+0x24>
	Set_nCS_high(true);
 80011c4:	2001      	movs	r0, #1
 80011c6:	f000 f895 	bl	80012f4 <Set_nCS_high>
	Delay_us(10);
 80011ca:	200a      	movs	r0, #10
 80011cc:	f002 f894 	bl	80032f8 <Delay_us>
}
 80011d0:	bf00      	nop
 80011d2:	3710      	adds	r7, #16
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <Recieve_Data>:

//@brief: This function recieves data from the DAC and stores it in the data array
//@param: spi: The spi handle
//@param: Data: buffer to store the data in
//@return: None
void Recieve_Data(struct sDAC* s, uint8_t* Data){
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af02      	add	r7, sp, #8
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef hal_status;
	Set_nCS_high(false);
 80011e2:	2000      	movs	r0, #0
 80011e4:	f000 f886 	bl	80012f4 <Set_nCS_high>
	hal_status = HAL_SPI_TransmitReceive(s->spi,NOP_Send, Data, 3, 100);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	6818      	ldr	r0, [r3, #0]
 80011ec:	2364      	movs	r3, #100	; 0x64
 80011ee:	9300      	str	r3, [sp, #0]
 80011f0:	2303      	movs	r3, #3
 80011f2:	683a      	ldr	r2, [r7, #0]
 80011f4:	490b      	ldr	r1, [pc, #44]	; (8001224 <Recieve_Data+0x4c>)
 80011f6:	f008 fdfe 	bl	8009df6 <HAL_SPI_TransmitReceive>
 80011fa:	4603      	mov	r3, r0
 80011fc:	73fb      	strb	r3, [r7, #15]
	while ((s->spi->Instance->SR & SPI_SR_RXNE));
 80011fe:	bf00      	nop
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f003 0301 	and.w	r3, r3, #1
 800120c:	2b00      	cmp	r3, #0
 800120e:	d1f7      	bne.n	8001200 <Recieve_Data+0x28>
	Set_nCS_high(true);
 8001210:	2001      	movs	r0, #1
 8001212:	f000 f86f 	bl	80012f4 <Set_nCS_high>
	Delay_us(10);
 8001216:	200a      	movs	r0, #10
 8001218:	f002 f86e 	bl	80032f8 <Delay_us>

}
 800121c:	bf00      	nop
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	20000004 	.word	0x20000004

08001228 <Set_DAC_Value>:
//@brief: This function sets the value of the given dac
//@param: DAC_Num: The DAC number to set the offset of
//@param: val: The value to set the dac to
//@param spi: The spi handle to use
//@return: None
void Set_DAC_Value(struct sDAC* s, uint8_t DAC_Num, uint16_t val){
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
 8001230:	460b      	mov	r3, r1
 8001232:	70fb      	strb	r3, [r7, #3]
 8001234:	4613      	mov	r3, r2
 8001236:	803b      	strh	r3, [r7, #0]
	//Make sure DAC is between 0 and 7
	if(DAC_Num > 7){
 8001238:	78fb      	ldrb	r3, [r7, #3]
 800123a:	2b07      	cmp	r3, #7
 800123c:	d819      	bhi.n	8001272 <Set_DAC_Value+0x4a>
		return;
	}
	uint8_t DAC_REG = Set_DAC0+DAC_Num;
 800123e:	4b0f      	ldr	r3, [pc, #60]	; (800127c <Set_DAC_Value+0x54>)
 8001240:	781a      	ldrb	r2, [r3, #0]
 8001242:	78fb      	ldrb	r3, [r7, #3]
 8001244:	4413      	add	r3, r2
 8001246:	73fb      	strb	r3, [r7, #15]
	//Set the DAC to the correct value by adding the DAC number to the Set_DAC0 command
	uint8_t tx_data[3] = {WRITE|DAC_REG, (val >> 8), (val & 0xFF)};
 8001248:	4b0d      	ldr	r3, [pc, #52]	; (8001280 <Set_DAC_Value+0x58>)
 800124a:	781a      	ldrb	r2, [r3, #0]
 800124c:	7bfb      	ldrb	r3, [r7, #15]
 800124e:	4313      	orrs	r3, r2
 8001250:	b2db      	uxtb	r3, r3
 8001252:	733b      	strb	r3, [r7, #12]
 8001254:	883b      	ldrh	r3, [r7, #0]
 8001256:	0a1b      	lsrs	r3, r3, #8
 8001258:	b29b      	uxth	r3, r3
 800125a:	b2db      	uxtb	r3, r3
 800125c:	737b      	strb	r3, [r7, #13]
 800125e:	883b      	ldrh	r3, [r7, #0]
 8001260:	b2db      	uxtb	r3, r3
 8001262:	73bb      	strb	r3, [r7, #14]
	Send_Command(s, tx_data);
 8001264:	f107 030c 	add.w	r3, r7, #12
 8001268:	4619      	mov	r1, r3
 800126a:	6878      	ldr	r0, [r7, #4]
 800126c:	f7ff ff90 	bl	8001190 <Send_Command>
 8001270:	e000      	b.n	8001274 <Set_DAC_Value+0x4c>
		return;
 8001272:	bf00      	nop
	
}
 8001274:	3710      	adds	r7, #16
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000001 	.word	0x20000001
 8001280:	20000304 	.word	0x20000304

08001284 <Set_nLDAC_high>:
}

//@brief: This function sets the nLDAC pin to the given state
//@param: HIGH: The state to set the pin to
//@return: None
void Set_nLDAC_high(bool HIGH){
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	4603      	mov	r3, r0
 800128c:	71fb      	strb	r3, [r7, #7]
	if(HIGH){
 800128e:	79fb      	ldrb	r3, [r7, #7]
 8001290:	2b00      	cmp	r3, #0
 8001292:	d006      	beq.n	80012a2 <Set_nLDAC_high+0x1e>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, SET);
 8001294:	2201      	movs	r2, #1
 8001296:	f44f 7100 	mov.w	r1, #512	; 0x200
 800129a:	4807      	ldr	r0, [pc, #28]	; (80012b8 <Set_nLDAC_high+0x34>)
 800129c:	f003 ffe0 	bl	8005260 <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, RESET);
	}
}
 80012a0:	e005      	b.n	80012ae <Set_nLDAC_high+0x2a>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, RESET);
 80012a2:	2200      	movs	r2, #0
 80012a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012a8:	4803      	ldr	r0, [pc, #12]	; (80012b8 <Set_nLDAC_high+0x34>)
 80012aa:	f003 ffd9 	bl	8005260 <HAL_GPIO_WritePin>
}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40020c00 	.word	0x40020c00

080012bc <Set_nRST_high>:
}

//@brief: This function sets the nRST pin to the given state
//@param: HIGH: The state to set the pin to
//@return: None
void Set_nRST_high(bool HIGH){
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	4603      	mov	r3, r0
 80012c4:	71fb      	strb	r3, [r7, #7]
	if(HIGH){
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d006      	beq.n	80012da <Set_nRST_high+0x1e>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, SET);
 80012cc:	2201      	movs	r2, #1
 80012ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012d2:	4807      	ldr	r0, [pc, #28]	; (80012f0 <Set_nRST_high+0x34>)
 80012d4:	f003 ffc4 	bl	8005260 <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, RESET);
	}

}
 80012d8:	e005      	b.n	80012e6 <Set_nRST_high+0x2a>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, RESET);
 80012da:	2200      	movs	r2, #0
 80012dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012e0:	4803      	ldr	r0, [pc, #12]	; (80012f0 <Set_nRST_high+0x34>)
 80012e2:	f003 ffbd 	bl	8005260 <HAL_GPIO_WritePin>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40021000 	.word	0x40021000

080012f4 <Set_nCS_high>:
}

//@brief: This function sets the nCS pin to the given state
//@param: HIGH: The state to set the pin to
//@return: None
void Set_nCS_high(bool HIGH){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	71fb      	strb	r3, [r7, #7]
	if(HIGH){
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d006      	beq.n	8001312 <Set_nCS_high+0x1e>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, SET);
 8001304:	2201      	movs	r2, #1
 8001306:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800130a:	4807      	ldr	r0, [pc, #28]	; (8001328 <Set_nCS_high+0x34>)
 800130c:	f003 ffa8 	bl	8005260 <HAL_GPIO_WritePin>
	}else{
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, RESET);
	}

}
 8001310:	e005      	b.n	800131e <Set_nCS_high+0x2a>
		HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, RESET);
 8001312:	2200      	movs	r2, #0
 8001314:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001318:	4803      	ldr	r0, [pc, #12]	; (8001328 <Set_nCS_high+0x34>)
 800131a:	f003 ffa1 	bl	8005260 <HAL_GPIO_WritePin>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	40021000 	.word	0x40021000

0800132c <Hardware_Reset>:
	return state;
}


//Reset the DAC Values using the nRST Pin
void Hardware_Reset(struct sDAC* s){
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
	Set_nRST_high(false);
 8001334:	2000      	movs	r0, #0
 8001336:	f7ff ffc1 	bl	80012bc <Set_nRST_high>
	Delay_us(10);
 800133a:	200a      	movs	r0, #10
 800133c:	f001 ffdc 	bl	80032f8 <Delay_us>
	Set_nRST_high(true);
 8001340:	2001      	movs	r0, #1
 8001342:	f7ff ffbb 	bl	80012bc <Set_nRST_high>
	Delay_us(10);
 8001346:	200a      	movs	r0, #10
 8001348:	f001 ffd6 	bl	80032f8 <Delay_us>
	s->State = DAC_STATE_UNKNOWN;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2200      	movs	r2, #0
 8001350:	72da      	strb	r2, [r3, #11]
	s->Ready= false;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	731a      	strb	r2, [r3, #12]
	s->Errors = 0;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	81da      	strh	r2, [r3, #14]
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <Syncronous_Update>:


//Syncronous Update of LDAC using the nLDAC Pin NOTE: Only Needed if nLDAC is tied High
void Syncronous_Update(void){
 8001366:	b580      	push	{r7, lr}
 8001368:	af00      	add	r7, sp, #0
	Set_nLDAC_high(false);
 800136a:	2000      	movs	r0, #0
 800136c:	f7ff ff8a 	bl	8001284 <Set_nLDAC_high>
	Delay_us(10);
 8001370:	200a      	movs	r0, #10
 8001372:	f001 ffc1 	bl	80032f8 <Delay_us>
	Set_nLDAC_high(true);
 8001376:	2001      	movs	r0, #1
 8001378:	f7ff ff84 	bl	8001284 <Set_nLDAC_high>
	Delay_us(10);
 800137c:	200a      	movs	r0, #10
 800137e:	f001 ffbb 	bl	80032f8 <Delay_us>
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}
	...

08001388 <Set_Max_Peak_To_Peak_Voltage>:


//@brief: This function calculates the max peak to peak voltage that can be achieved
void Set_Max_Peak_To_Peak_Voltage(struct sDAC* s, bool Gain){
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	460b      	mov	r3, r1
 8001392:	70fb      	strb	r3, [r7, #3]
	//The max Voltage is 11.2V so we need to scale the voltage to fit in 16 bits
	//Divide the voltage by the max voltage to get a percentage and cast to a 16 bit int
	if(Gain){
 8001394:	78fb      	ldrb	r3, [r7, #3]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d00a      	beq.n	80013b0 <Set_Max_Peak_To_Peak_Voltage+0x28>
		s->max_peak2peak = REFERENCE_VOLTAGE*4;
 800139a:	4b0d      	ldr	r3, [pc, #52]	; (80013d0 <Set_Max_Peak_To_Peak_Voltage+0x48>)
 800139c:	edd3 7a00 	vldr	s15, [r3]
 80013a0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80013a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	edc3 7a04 	vstr	s15, [r3, #16]
	}else
		s->max_peak2peak = REFERENCE_VOLTAGE*6;
	return;
 80013ae:	e00a      	b.n	80013c6 <Set_Max_Peak_To_Peak_Voltage+0x3e>
		s->max_peak2peak = REFERENCE_VOLTAGE*6;
 80013b0:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <Set_Max_Peak_To_Peak_Voltage+0x48>)
 80013b2:	edd3 7a00 	vldr	s15, [r3]
 80013b6:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 80013ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	edc3 7a04 	vstr	s15, [r3, #16]
	return;
 80013c4:	bf00      	nop
}
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	20000008 	.word	0x20000008

080013d4 <Set_Voltage_Peak_to_Peak>:

//@brief: This function sets the upper and lower bounds of a DAC Channel
//@param: s: The DAC Channel to set the bounds of
//@param: voltage: The voltage to set the bounds to
void Set_Voltage_Peak_to_Peak(struct sDAC* sDAC, uint8_t Channel_Number, float* voltage){
 80013d4:	b480      	push	{r7}
 80013d6:	b087      	sub	sp, #28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	460b      	mov	r3, r1
 80013de:	607a      	str	r2, [r7, #4]
 80013e0:	72fb      	strb	r3, [r7, #11]
	//The max Voltage Peak to Peak is 22.4V so we need to scale the voltage to fit in 16 bits
	//Find the upper and lower bounds of the voltage with Zero Bias
	//Divide the voltage by the max voltage to get a percentage and cast to a 16 bit int
	float percentage = (*voltage/(float)sDAC->max_peak2peak)/2;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	edd3 6a00 	vldr	s13, [r3]
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	edd3 7a04 	vldr	s15, [r3, #16]
 80013ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013f2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80013f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013fa:	edc7 7a05 	vstr	s15, [r7, #20]
	sDAC->DAC_Channels[Channel_Number].upper_bound = 0xFFFF/2 + percentage*0xFFFF;
 80013fe:	edd7 7a05 	vldr	s15, [r7, #20]
 8001402:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001464 <Set_Voltage_Peak_to_Peak+0x90>
 8001406:	ee67 7a87 	vmul.f32	s15, s15, s14
 800140a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001468 <Set_Voltage_Peak_to_Peak+0x94>
 800140e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001412:	7afb      	ldrb	r3, [r7, #11]
 8001414:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001418:	ee17 2a90 	vmov	r2, s15
 800141c:	b291      	uxth	r1, r2
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	3302      	adds	r3, #2
 8001422:	00db      	lsls	r3, r3, #3
 8001424:	4413      	add	r3, r2
 8001426:	460a      	mov	r2, r1
 8001428:	809a      	strh	r2, [r3, #4]
	sDAC->DAC_Channels[Channel_Number].lower_bound = 0xFFFF/2 - percentage*0xFFFF;
 800142a:	edd7 7a05 	vldr	s15, [r7, #20]
 800142e:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8001464 <Set_Voltage_Peak_to_Peak+0x90>
 8001432:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001436:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001468 <Set_Voltage_Peak_to_Peak+0x94>
 800143a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800143e:	7afb      	ldrb	r3, [r7, #11]
 8001440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001444:	ee17 2a90 	vmov	r2, s15
 8001448:	b291      	uxth	r1, r2
 800144a:	68fa      	ldr	r2, [r7, #12]
 800144c:	3302      	adds	r3, #2
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	4413      	add	r3, r2
 8001452:	460a      	mov	r2, r1
 8001454:	80da      	strh	r2, [r3, #6]
	return;
 8001456:	bf00      	nop

}
 8001458:	371c      	adds	r7, #28
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	477fff00 	.word	0x477fff00
 8001468:	46fffe00 	.word	0x46fffe00

0800146c <set_heater>:
#include "Heater_Controller.h"

void set_heater(bool Heater_On){
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
    if(Heater_On){
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d005      	beq.n	8001488 <set_heater+0x1c>
    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 800147c:	2201      	movs	r2, #1
 800147e:	2120      	movs	r1, #32
 8001480:	4806      	ldr	r0, [pc, #24]	; (800149c <set_heater+0x30>)
 8001482:	f003 feed 	bl	8005260 <HAL_GPIO_WritePin>
    }else{
    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
    }
}
 8001486:	e004      	b.n	8001492 <set_heater+0x26>
    	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8001488:	2200      	movs	r2, #0
 800148a:	2120      	movs	r1, #32
 800148c:	4803      	ldr	r0, [pc, #12]	; (800149c <set_heater+0x30>)
 800148e:	f003 fee7 	bl	8005260 <HAL_GPIO_WritePin>
}
 8001492:	bf00      	nop
 8001494:	3708      	adds	r7, #8
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40020800 	.word	0x40020800

080014a0 <get_heater>:

bool get_heater(){
 80014a0:	b580      	push	{r7, lr}
 80014a2:	af00      	add	r7, sp, #0
	/* read PC13 */
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5))
 80014a4:	2120      	movs	r1, #32
 80014a6:	4805      	ldr	r0, [pc, #20]	; (80014bc <get_heater+0x1c>)
 80014a8:	f003 fec2 	bl	8005230 <HAL_GPIO_ReadPin>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <get_heater+0x16>
	{
	 return true;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e000      	b.n	80014b8 <get_heater+0x18>
	}else{
		return false;
 80014b6:	2300      	movs	r3, #0
	}
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	40020800 	.word	0x40020800

080014c0 <PID_InitStruct>:
 */

#include "pid.h"

void PID_InitStruct(struct sPID* s)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  uint8_t i;
  s->Config.Kp = 0.0f;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 80014ce:	f04f 0200 	mov.w	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
  s->Config.Ki = 0.0f;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 80014da:	f04f 0200 	mov.w	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
  s->Config.Kd = 0.0f;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f203 4324 	addw	r3, r3, #1060	; 0x424
 80014e6:	f04f 0200 	mov.w	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
  s->Config.Li = 1.0f;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	f503 6385 	add.w	r3, r3, #1064	; 0x428
 80014f2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80014f6:	601a      	str	r2, [r3, #0]
  s->Config.TargetP = -273.0f;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80014fe:	4a22      	ldr	r2, [pc, #136]	; (8001588 <PID_InitStruct+0xc8>)
 8001500:	601a      	str	r2, [r3, #0]
  s->Config.Enabled = false;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2200      	movs	r2, #0
 8001506:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
  s->Config.History = 16;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2210      	movs	r2, #16
 800150e:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
  s->DeltaT = 0.013f;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001518:	4a1c      	ldr	r2, [pc, #112]	; (800158c <PID_InitStruct+0xcc>)
 800151a:	601a      	str	r2, [r3, #0]
  s->IntegratorCount = 0;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
  for (i=0;i<255;i++)
 8001524:	2300      	movs	r3, #0
 8001526:	73fb      	strb	r3, [r7, #15]
 8001528:	e009      	b.n	800153e <PID_InitStruct+0x7e>
    s->LastP[i]=0.0f;
 800152a:	7bfb      	ldrb	r3, [r7, #15]
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	4413      	add	r3, r2
 8001532:	f04f 0200 	mov.w	r2, #0
 8001536:	601a      	str	r2, [r3, #0]
  for (i=0;i<255;i++)
 8001538:	7bfb      	ldrb	r3, [r7, #15]
 800153a:	3301      	adds	r3, #1
 800153c:	73fb      	strb	r3, [r7, #15]
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	2bff      	cmp	r3, #255	; 0xff
 8001542:	d1f2      	bne.n	800152a <PID_InitStruct+0x6a>
  s->Effort = 0.0f;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 800154a:	f04f 0200 	mov.w	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
  s->Ep = 0.0f;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001556:	f04f 0200 	mov.w	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
  s->Ei = 0.0f;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8001562:	f04f 0200 	mov.w	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
  s->Ed = 0.0f;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800156e:	f04f 0200 	mov.w	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
  s->Config.Frequency = 200;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	22c8      	movs	r2, #200	; 0xc8
 8001578:	f8a3 242e 	strh.w	r2, [r3, #1070]	; 0x42e
}
 800157c:	bf00      	nop
 800157e:	3714      	adds	r7, #20
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	c3888000 	.word	0xc3888000
 800158c:	3c54fdf4 	.word	0x3c54fdf4

08001590 <PID_SavePoint>:

void PID_SavePoint(struct sPID* s, float p)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	ed87 0a00 	vstr	s0, [r7]
  uint8_t i;
  for (i=(s->Config.History-1); i>0; i--)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 80015a2:	3b01      	subs	r3, #1
 80015a4:	73fb      	strb	r3, [r7, #15]
 80015a6:	e00d      	b.n	80015c4 <PID_SavePoint+0x34>
    s->LastP[i] = s->LastP[i-1];
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	1e5a      	subs	r2, r3, #1
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	0092      	lsls	r2, r2, #2
 80015b2:	440a      	add	r2, r1
 80015b4:	6812      	ldr	r2, [r2, #0]
 80015b6:	6879      	ldr	r1, [r7, #4]
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	440b      	add	r3, r1
 80015bc:	601a      	str	r2, [r3, #0]
  for (i=(s->Config.History-1); i>0; i--)
 80015be:	7bfb      	ldrb	r3, [r7, #15]
 80015c0:	3b01      	subs	r3, #1
 80015c2:	73fb      	strb	r3, [r7, #15]
 80015c4:	7bfb      	ldrb	r3, [r7, #15]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d1ee      	bne.n	80015a8 <PID_SavePoint+0x18>
  s->LastP[0] = p;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	683a      	ldr	r2, [r7, #0]
 80015ce:	601a      	str	r2, [r3, #0]
}
 80015d0:	bf00      	nop
 80015d2:	3714      	adds	r7, #20
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <PID_SumError>:

float PID_SumError(struct sPID* s)
{
 80015dc:	b480      	push	{r7}
 80015de:	b085      	sub	sp, #20
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  uint8_t i;
  s->IntegratorCount++;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80015ea:	3301      	adds	r3, #1
 80015ec:	b2da      	uxtb	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
  if (s->IntegratorCount < s->Config.History)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	f893 2414 	ldrb.w	r2, [r3, #1044]	; 0x414
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8001600:	429a      	cmp	r2, r3
 8001602:	d202      	bcs.n	800160a <PID_SumError+0x2e>
    return 0;
 8001604:	f04f 0300 	mov.w	r3, #0
 8001608:	e05b      	b.n	80016c2 <PID_SumError+0xe6>
  else
    s->IntegratorCount = s->Config.History;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f893 242d 	ldrb.w	r2, [r3, #1069]	; 0x42d
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
  float err = 0;
 8001616:	f04f 0300 	mov.w	r3, #0
 800161a:	60bb      	str	r3, [r7, #8]
  for (i=0; i<(s->Config.History); i++)
 800161c:	2300      	movs	r3, #0
 800161e:	73fb      	strb	r3, [r7, #15]
 8001620:	e015      	b.n	800164e <PID_SumError+0x72>
    err += (s->Config.TargetP - s->LastP[i]);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8001628:	ed93 7a00 	vldr	s14, [r3]
 800162c:	7bfb      	ldrb	r3, [r7, #15]
 800162e:	687a      	ldr	r2, [r7, #4]
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	4413      	add	r3, r2
 8001634:	edd3 7a00 	vldr	s15, [r3]
 8001638:	ee77 7a67 	vsub.f32	s15, s14, s15
 800163c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001640:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001644:	edc7 7a02 	vstr	s15, [r7, #8]
  for (i=0; i<(s->Config.History); i++)
 8001648:	7bfb      	ldrb	r3, [r7, #15]
 800164a:	3301      	adds	r3, #1
 800164c:	73fb      	strb	r3, [r7, #15]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 8001654:	7bfa      	ldrb	r2, [r7, #15]
 8001656:	429a      	cmp	r2, r3
 8001658:	d3e3      	bcc.n	8001622 <PID_SumError+0x46>
  err *= (s->Config.Ki);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8001660:	edd3 7a00 	vldr	s15, [r3]
 8001664:	ed97 7a02 	vldr	s14, [r7, #8]
 8001668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166c:	edc7 7a02 	vstr	s15, [r7, #8]
  if (err < (-s->Config.Li))
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f503 6385 	add.w	r3, r3, #1064	; 0x428
 8001676:	edd3 7a00 	vldr	s15, [r3]
 800167a:	eef1 7a67 	vneg.f32	s15, s15
 800167e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001682:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800168a:	d508      	bpl.n	800169e <PID_SumError+0xc2>
    err = -(s->Config.Li);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f503 6385 	add.w	r3, r3, #1064	; 0x428
 8001692:	edd3 7a00 	vldr	s15, [r3]
 8001696:	eef1 7a67 	vneg.f32	s15, s15
 800169a:	edc7 7a02 	vstr	s15, [r7, #8]
  if (err > s->Config.Li)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f503 6385 	add.w	r3, r3, #1064	; 0x428
 80016a4:	edd3 7a00 	vldr	s15, [r3]
 80016a8:	ed97 7a02 	vldr	s14, [r7, #8]
 80016ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b4:	dd04      	ble.n	80016c0 <PID_SumError+0xe4>
    err = s->Config.Li;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	f503 6385 	add.w	r3, r3, #1064	; 0x428
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	60bb      	str	r3, [r7, #8]
  return err;
 80016c0:	68bb      	ldr	r3, [r7, #8]
}
 80016c2:	ee07 3a90 	vmov	s15, r3
 80016c6:	eeb0 0a67 	vmov.f32	s0, s15
 80016ca:	3714      	adds	r7, #20
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <PID_Velocity>:


float PID_Velocity(struct sPID* s)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint8_t periods = 4;
 80016dc:	2304      	movs	r3, #4
 80016de:	73fb      	strb	r3, [r7, #15]
  if (s->IntegratorCount > periods)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 80016e6:	7bfa      	ldrb	r2, [r7, #15]
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d219      	bcs.n	8001720 <PID_Velocity+0x4c>
    return (s->LastP[0]-s->LastP[periods])/(s->DeltaT*periods);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	ed93 7a00 	vldr	s14, [r3]
 80016f2:	7bfb      	ldrb	r3, [r7, #15]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	4413      	add	r3, r2
 80016fa:	edd3 7a00 	vldr	s15, [r3]
 80016fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001708:	edd3 6a00 	vldr	s13, [r3]
 800170c:	7bfb      	ldrb	r3, [r7, #15]
 800170e:	ee07 3a90 	vmov	s15, r3
 8001712:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001716:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800171a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800171e:	e001      	b.n	8001724 <PID_Velocity+0x50>
  else
    return 0;
 8001720:	eddf 6a05 	vldr	s13, [pc, #20]	; 8001738 <PID_Velocity+0x64>
}
 8001724:	eef0 7a66 	vmov.f32	s15, s13
 8001728:	eeb0 0a67 	vmov.f32	s0, s15
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	00000000 	.word	0x00000000

0800173c <PID_CalculateEffort>:

// calculate the error and return a value between 0 and 1
float PID_CalculateEffort(struct sPID* s, float p)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	ed87 0a00 	vstr	s0, [r7]
  float eff;
  if ((s->Config.Enabled == false) ||
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f893 342c 	ldrb.w	r3, [r3, #1068]	; 0x42c
 800174e:	f083 0301 	eor.w	r3, r3, #1
 8001752:	b2db      	uxtb	r3, r3
 8001754:	2b00      	cmp	r3, #0
 8001756:	d115      	bne.n	8001784 <PID_CalculateEffort+0x48>
      (s->Config.TargetP < -200) ||
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 800175e:	edd3 7a00 	vldr	s15, [r3]
  if ((s->Config.Enabled == false) ||
 8001762:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8001898 <PID_CalculateEffort+0x15c>
 8001766:	eef4 7ac7 	vcmpe.f32	s15, s14
 800176a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176e:	d409      	bmi.n	8001784 <PID_CalculateEffort+0x48>
      (s->DeltaT == 0))
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001776:	edd3 7a00 	vldr	s15, [r3]
      (s->Config.TargetP < -200) ||
 800177a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800177e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001782:	d117      	bne.n	80017b4 <PID_CalculateEffort+0x78>
  {
    s->Ep = -1;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800178a:	4a44      	ldr	r2, [pc, #272]	; (800189c <PID_CalculateEffort+0x160>)
 800178c:	601a      	str	r2, [r3, #0]
    s->Ed = -1;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001794:	4a41      	ldr	r2, [pc, #260]	; (800189c <PID_CalculateEffort+0x160>)
 8001796:	601a      	str	r2, [r3, #0]
    s->Ei = -1;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800179e:	4a3f      	ldr	r2, [pc, #252]	; (800189c <PID_CalculateEffort+0x160>)
 80017a0:	601a      	str	r2, [r3, #0]
    s->Effort = 0;
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 80017a8:	f04f 0200 	mov.w	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
    return 0;
 80017ae:	f04f 0300 	mov.w	r3, #0
 80017b2:	e069      	b.n	8001888 <PID_CalculateEffort+0x14c>
  }
  s->Ep = (s->Config.TargetP - p) * (s->Config.Kp);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 80017ba:	ed93 7a00 	vldr	s14, [r3]
 80017be:	edd7 7a00 	vldr	s15, [r7]
 80017c2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f203 431c 	addw	r3, r3, #1052	; 0x41c
 80017cc:	edd3 7a00 	vldr	s15, [r3]
 80017d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80017da:	edc3 7a00 	vstr	s15, [r3]
  s->Ed = (0 - PID_Velocity(s)) * (s->Config.Kd);
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f7ff ff78 	bl	80016d4 <PID_Velocity>
 80017e4:	eef0 7a40 	vmov.f32	s15, s0
 80017e8:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80018a0 <PID_CalculateEffort+0x164>
 80017ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	f203 4324 	addw	r3, r3, #1060	; 0x424
 80017f6:	edd3 7a00 	vldr	s15, [r3]
 80017fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001804:	edc3 7a00 	vstr	s15, [r3]
  s->Ei = PID_SumError(s);
 8001808:	6878      	ldr	r0, [r7, #4]
 800180a:	f7ff fee7 	bl	80015dc <PID_SumError>
 800180e:	eef0 7a40 	vmov.f32	s15, s0
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8001818:	edc3 7a00 	vstr	s15, [r3]
  eff = s->Ep + s->Ed + s->Ei;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001822:	ed93 7a00 	vldr	s14, [r3]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800182c:	edd3 7a00 	vldr	s15, [r3]
 8001830:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800183a:	edd3 7a00 	vldr	s15, [r3]
 800183e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001842:	edc7 7a03 	vstr	s15, [r7, #12]

  if (eff > 1)
 8001846:	edd7 7a03 	vldr	s15, [r7, #12]
 800184a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800184e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001856:	dd02      	ble.n	800185e <PID_CalculateEffort+0x122>
    eff = 1;
 8001858:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800185c:	60fb      	str	r3, [r7, #12]
  if (eff < 0)
 800185e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001862:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186a:	d502      	bpl.n	8001872 <PID_CalculateEffort+0x136>
    eff = 0;
 800186c:	f04f 0300 	mov.w	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
  PID_SavePoint(s, p);
 8001872:	ed97 0a00 	vldr	s0, [r7]
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f7ff fe8a 	bl	8001590 <PID_SavePoint>
  s->Effort = eff;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f503 6382 	add.w	r3, r3, #1040	; 0x410
 8001882:	68fa      	ldr	r2, [r7, #12]
 8001884:	601a      	str	r2, [r3, #0]
  return eff;
 8001886:	68fb      	ldr	r3, [r7, #12]
}
 8001888:	ee07 3a90 	vmov	s15, r3
 800188c:	eeb0 0a67 	vmov.f32	s0, s15
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	c3480000 	.word	0xc3480000
 800189c:	bf800000 	.word	0xbf800000
	...

080018a8 <TMP117_InitStruct>:
//@param s Pointer to the structure to initialize
//@param interface Pointer to the I2C interface to use
//@param addpin Value of the address pin
//@return None
void TMP117_InitStruct(struct sTMP117* s, I2C_HandleTypeDef* interface, uint8_t addpin)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b087      	sub	sp, #28
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	60f8      	str	r0, [r7, #12]
 80018b0:	60b9      	str	r1, [r7, #8]
 80018b2:	4613      	mov	r3, r2
 80018b4:	71fb      	strb	r3, [r7, #7]
   * 0x01 V+
   * 0x10 SDA
   * 0x11 SCL
   */
  uint8_t i;
  s->Address = 0b1001000 | addpin;
 80018b6:	79fb      	ldrb	r3, [r7, #7]
 80018b8:	f043 0348 	orr.w	r3, r3, #72	; 0x48
 80018bc:	b2da      	uxtb	r2, r3
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	701a      	strb	r2, [r3, #0]
  s->Interface = interface;
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	68ba      	ldr	r2, [r7, #8]
 80018c6:	605a      	str	r2, [r3, #4]
  s->Average = -273;
 80018c8:	68f9      	ldr	r1, [r7, #12]
 80018ca:	a31f      	add	r3, pc, #124	; (adr r3, 8001948 <TMP117_InitStruct+0xa0>)
 80018cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d0:	e9c1 2382 	strd	r2, r3, [r1, #520]	; 0x208
  s->Configured = false;
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	2200      	movs	r2, #0
 80018d8:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
  s->SamplesInAverage = 16;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	2210      	movs	r2, #16
 80018e0:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
  s->Index = 0;
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	2200      	movs	r2, #0
 80018e8:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
  s->State = TMP117_STATE_UNKNOWN;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	2200      	movs	r2, #0
 80018f0:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
  for (i=0;i<64;i++)
 80018f4:	2300      	movs	r3, #0
 80018f6:	75fb      	strb	r3, [r7, #23]
 80018f8:	e00c      	b.n	8001914 <TMP117_InitStruct+0x6c>
    s->Temperature[i] = -273;
 80018fa:	7dfb      	ldrb	r3, [r7, #23]
 80018fc:	68fa      	ldr	r2, [r7, #12]
 80018fe:	3301      	adds	r3, #1
 8001900:	00db      	lsls	r3, r3, #3
 8001902:	18d1      	adds	r1, r2, r3
 8001904:	a310      	add	r3, pc, #64	; (adr r3, 8001948 <TMP117_InitStruct+0xa0>)
 8001906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800190a:	e9c1 2300 	strd	r2, r3, [r1]
  for (i=0;i<64;i++)
 800190e:	7dfb      	ldrb	r3, [r7, #23]
 8001910:	3301      	adds	r3, #1
 8001912:	75fb      	strb	r3, [r7, #23]
 8001914:	7dfb      	ldrb	r3, [r7, #23]
 8001916:	2b3f      	cmp	r3, #63	; 0x3f
 8001918:	d9ef      	bls.n	80018fa <TMP117_InitStruct+0x52>
  s->LastTemperature = -273;
 800191a:	68f9      	ldr	r1, [r7, #12]
 800191c:	a30a      	add	r3, pc, #40	; (adr r3, 8001948 <TMP117_InitStruct+0xa0>)
 800191e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001922:	e9c1 2386 	strd	r2, r3, [r1, #536]	; 0x218
  s->Ready = false;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	2200      	movs	r2, #0
 800192a:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
  s->Errors = 0;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2200      	movs	r2, #0
 8001932:	f8a3 2222 	strh.w	r2, [r3, #546]	; 0x222
}
 8001936:	bf00      	nop
 8001938:	371c      	adds	r7, #28
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	f3af 8000 	nop.w
 8001948:	00000000 	.word	0x00000000
 800194c:	c0711000 	.word	0xc0711000

08001950 <TMP117_Configure>:

//@brief Configure the TMP117
//@param s Pointer to the structure to configure
//@return None
void TMP117_Configure(struct sTMP117* s)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b086      	sub	sp, #24
 8001954:	af02      	add	r7, sp, #8
 8001956:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef res;
  printf("Attempting to init... ");
 8001958:	481c      	ldr	r0, [pc, #112]	; (80019cc <TMP117_Configure+0x7c>)
 800195a:	f00e fa5d 	bl	800fe18 <iprintf>
  uint8_t buffer[3] = {0};
 800195e:	4b1c      	ldr	r3, [pc, #112]	; (80019d0 <TMP117_Configure+0x80>)
 8001960:	881b      	ldrh	r3, [r3, #0]
 8001962:	81bb      	strh	r3, [r7, #12]
 8001964:	2300      	movs	r3, #0
 8001966:	73bb      	strb	r3, [r7, #14]
  buffer[0] = 1;
 8001968:	2301      	movs	r3, #1
 800196a:	733b      	strb	r3, [r7, #12]
  buffer[2] = 1 << 5;
 800196c:	2320      	movs	r3, #32
 800196e:	73bb      	strb	r3, [r7, #14]
  res = HAL_I2C_Master_Transmit(s->Interface, (s->Address) << 1, buffer, 3, 10); // 8 samples averaged
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6858      	ldr	r0, [r3, #4]
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	b29b      	uxth	r3, r3
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	b299      	uxth	r1, r3
 800197e:	f107 020c 	add.w	r2, r7, #12
 8001982:	230a      	movs	r3, #10
 8001984:	9300      	str	r3, [sp, #0]
 8001986:	2303      	movs	r3, #3
 8001988:	f003 fdc8 	bl	800551c <HAL_I2C_Master_Transmit>
 800198c:	4603      	mov	r3, r0
 800198e:	73fb      	strb	r3, [r7, #15]
  if (res == HAL_OK)
 8001990:	7bfb      	ldrb	r3, [r7, #15]
 8001992:	2b00      	cmp	r3, #0
 8001994:	d107      	bne.n	80019a6 <TMP117_Configure+0x56>
  {
    s->Configured = true;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2201      	movs	r2, #1
 800199a:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
    printf("OK!\n");
 800199e:	480d      	ldr	r0, [pc, #52]	; (80019d4 <TMP117_Configure+0x84>)
 80019a0:	f00e fac0 	bl	800ff24 <puts>
  {
    s->Errors++;
    s->State = TMP117_STATE_INITFAILED;
    printf("Failed!\n");
  }
}
 80019a4:	e00e      	b.n	80019c4 <TMP117_Configure+0x74>
    s->Errors++;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f8b3 3222 	ldrh.w	r3, [r3, #546]	; 0x222
 80019ac:	3301      	adds	r3, #1
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f8a3 2222 	strh.w	r2, [r3, #546]	; 0x222
    s->State = TMP117_STATE_INITFAILED;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2201      	movs	r2, #1
 80019ba:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
    printf("Failed!\n");
 80019be:	4806      	ldr	r0, [pc, #24]	; (80019d8 <TMP117_Configure+0x88>)
 80019c0:	f00e fab0 	bl	800ff24 <puts>
}
 80019c4:	bf00      	nop
 80019c6:	3710      	adds	r7, #16
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}
 80019cc:	08014418 	.word	0x08014418
 80019d0:	0801443c 	.word	0x0801443c
 80019d4:	08014430 	.word	0x08014430
 80019d8:	08014434 	.word	0x08014434

080019dc <TMP117_GetTemperature>:

//@brief Get the temperature from the TMP117
//@param s Pointer to the structure to get the temperature from
//@return None
void TMP117_GetTemperature(struct sTMP117* s)
{
 80019dc:	b590      	push	{r4, r7, lr}
 80019de:	b08b      	sub	sp, #44	; 0x2c
 80019e0:	af02      	add	r7, sp, #8
 80019e2:	6078      	str	r0, [r7, #4]
  uint8_t i;
  uint16_t u;
  double t = 0;
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e9c7 2306 	strd	r2, r3, [r7, #24]
  //setup an empty Buffer to request the temperature
  uint8_t buffer[2] = {0};
 80019f0:	2300      	movs	r3, #0
 80019f2:	81bb      	strh	r3, [r7, #12]
  uint16_t data = 0;
 80019f4:	2300      	movs	r3, #0
 80019f6:	817b      	strh	r3, [r7, #10]
  HAL_StatusTypeDef res;
  res = HAL_I2C_Master_Transmit(s->Interface, (s->Address) << 1, buffer, 1, 10); // request temperature
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6858      	ldr	r0, [r3, #4]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	b299      	uxth	r1, r3
 8001a06:	f107 020c 	add.w	r2, r7, #12
 8001a0a:	230a      	movs	r3, #10
 8001a0c:	9300      	str	r3, [sp, #0]
 8001a0e:	2301      	movs	r3, #1
 8001a10:	f003 fd84 	bl	800551c <HAL_I2C_Master_Transmit>
 8001a14:	4603      	mov	r3, r0
 8001a16:	74fb      	strb	r3, [r7, #19]
  if (res != HAL_OK)
 8001a18:	7cfb      	ldrb	r3, [r7, #19]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d01a      	beq.n	8001a54 <TMP117_GetTemperature+0x78>
  {
    s->State = TMP117_STATE_REQUESTNOACK;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2202      	movs	r2, #2
 8001a22:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
    s->Errors++;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	f8b3 3222 	ldrh.w	r3, [r3, #546]	; 0x222
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	b29a      	uxth	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f8a3 2222 	strh.w	r2, [r3, #546]	; 0x222
    //If this temperature sensor gets more than 100 errors in a row, it's probably not connected
    if (s->Errors > 100)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f8b3 3222 	ldrh.w	r3, [r3, #546]	; 0x222
 8001a3c:	2b64      	cmp	r3, #100	; 0x64
 8001a3e:	f240 80b3 	bls.w	8001ba8 <TMP117_GetTemperature+0x1cc>
    {
      s->Configured = false;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	2200      	movs	r2, #0
 8001a46:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
      s->Errors = 0;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f8a3 2222 	strh.w	r2, [r3, #546]	; 0x222
    }
    return;
 8001a52:	e0a9      	b.n	8001ba8 <TMP117_GetTemperature+0x1cc>
  }

  res = HAL_I2C_Master_Receive(s->Interface, (s->Address << 1), buffer, 2, 10); // receive temperature
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6858      	ldr	r0, [r3, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	b299      	uxth	r1, r3
 8001a62:	f107 020c 	add.w	r2, r7, #12
 8001a66:	230a      	movs	r3, #10
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	f003 fe54 	bl	8005718 <HAL_I2C_Master_Receive>
 8001a70:	4603      	mov	r3, r0
 8001a72:	74fb      	strb	r3, [r7, #19]
  if (res != HAL_OK)
 8001a74:	7cfb      	ldrb	r3, [r7, #19]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d01a      	beq.n	8001ab0 <TMP117_GetTemperature+0xd4>
  {
    s->State = TMP117_STATE_RECEIVEFAIL;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2203      	movs	r2, #3
 8001a7e:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
    s->Errors++;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	f8b3 3222 	ldrh.w	r3, [r3, #546]	; 0x222
 8001a88:	3301      	adds	r3, #1
 8001a8a:	b29a      	uxth	r2, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f8a3 2222 	strh.w	r2, [r3, #546]	; 0x222
    if (s->Errors > 100)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f8b3 3222 	ldrh.w	r3, [r3, #546]	; 0x222
 8001a98:	2b64      	cmp	r3, #100	; 0x64
 8001a9a:	f240 8087 	bls.w	8001bac <TMP117_GetTemperature+0x1d0>
    {
      s->Configured = false;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
      s->Errors = 0;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f8a3 2222 	strh.w	r2, [r3, #546]	; 0x222
    }
    return;
 8001aae:	e07d      	b.n	8001bac <TMP117_GetTemperature+0x1d0>
  }

  
  s->State = TMP117_STATE_VALIDTEMP;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2204      	movs	r2, #4
 8001ab4:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
  data = (buffer[0] << 8) | buffer[1];
 8001ab8:	7b3b      	ldrb	r3, [r7, #12]
 8001aba:	021b      	lsls	r3, r3, #8
 8001abc:	b21a      	sxth	r2, r3
 8001abe:	7b7b      	ldrb	r3, [r7, #13]
 8001ac0:	b21b      	sxth	r3, r3
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	b21b      	sxth	r3, r3
 8001ac6:	b29b      	uxth	r3, r3
 8001ac8:	817b      	strh	r3, [r7, #10]
  u = *(&(data));
 8001aca:	897b      	ldrh	r3, [r7, #10]
 8001acc:	823b      	strh	r3, [r7, #16]
  //Conver the Temp as per documentation
  s->Temperature[s->Index] = ((double)u) * 0.0078125;
 8001ace:	8a3b      	ldrh	r3, [r7, #16]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7fe fd37 	bl	8000544 <__aeabi_ui2d>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f893 3211 	ldrb.w	r3, [r3, #529]	; 0x211
 8001adc:	461c      	mov	r4, r3
 8001ade:	f04f 0200 	mov.w	r2, #0
 8001ae2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001ae6:	f7fe fda7 	bl	8000638 <__aeabi_dmul>
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	1c61      	adds	r1, r4, #1
 8001af2:	00c9      	lsls	r1, r1, #3
 8001af4:	4401      	add	r1, r0
 8001af6:	e9c1 2300 	strd	r2, r3, [r1]
  s->LastTemperature = s->Temperature[s->Index];
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f893 3211 	ldrb.w	r3, [r3, #529]	; 0x211
 8001b00:	687a      	ldr	r2, [r7, #4]
 8001b02:	3301      	adds	r3, #1
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	4413      	add	r3, r2
 8001b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	e9c1 2386 	strd	r2, r3, [r1, #536]	; 0x218
  s->Index++;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f893 3211 	ldrb.w	r3, [r3, #529]	; 0x211
 8001b18:	3301      	adds	r3, #1
 8001b1a:	b2da      	uxtb	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
  //If we finally have enough Temperatures to average, set the Ready flag
  //if we have engough samples, set the flags
  if (s->Index >= s->SamplesInAverage)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	f893 2211 	ldrb.w	r2, [r3, #529]	; 0x211
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	f893 3212 	ldrb.w	r3, [r3, #530]	; 0x212
 8001b2e:	429a      	cmp	r2, r3
 8001b30:	d307      	bcc.n	8001b42 <TMP117_GetTemperature+0x166>
  {
    s->Ready = true;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2201      	movs	r2, #1
 8001b36:	f883 2220 	strb.w	r2, [r3, #544]	; 0x220
    s->Index = 0;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
  }
  
  //average the Temperatures
  if (s->Ready)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f893 3220 	ldrb.w	r3, [r3, #544]	; 0x220
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d030      	beq.n	8001bae <TMP117_GetTemperature+0x1d2>
  {
    for (int i=0;i<(s->SamplesInAverage); i++)
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	617b      	str	r3, [r7, #20]
 8001b50:	e011      	b.n	8001b76 <TMP117_GetTemperature+0x19a>
    {
      t += s->Temperature[i];
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	3301      	adds	r3, #1
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	4413      	add	r3, r2
 8001b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b60:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b64:	f7fe fbb2 	bl	80002cc <__adddf3>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    for (int i=0;i<(s->SamplesInAverage); i++)
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	3301      	adds	r3, #1
 8001b74:	617b      	str	r3, [r7, #20]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	f893 3212 	ldrb.w	r3, [r3, #530]	; 0x212
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	4293      	cmp	r3, r2
 8001b82:	dbe6      	blt.n	8001b52 <TMP117_GetTemperature+0x176>
    }
    s->Average = t / s->SamplesInAverage;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	f893 3212 	ldrb.w	r3, [r3, #530]	; 0x212
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7fe fcea 	bl	8000564 <__aeabi_i2d>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b98:	f7fe fe78 	bl	800088c <__aeabi_ddiv>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	6879      	ldr	r1, [r7, #4]
 8001ba2:	e9c1 2382 	strd	r2, r3, [r1, #520]	; 0x208
 8001ba6:	e002      	b.n	8001bae <TMP117_GetTemperature+0x1d2>
    return;
 8001ba8:	bf00      	nop
 8001baa:	e000      	b.n	8001bae <TMP117_GetTemperature+0x1d2>
    return;
 8001bac:	bf00      	nop
  }


}
 8001bae:	3724      	adds	r7, #36	; 0x24
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd90      	pop	{r4, r7, pc}

08001bb4 <TCB_InitStruct>:
#include "TuningControlBoard.h"



//This Will Setup the TCB structer by initiallizing the DAC and the TMP117 and the Controller
void TCB_InitStruct(struct sTuningControlBoard* s, I2C_HandleTypeDef* hi2c, SPI_HandleTypeDef* hspi){
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	60b9      	str	r1, [r7, #8]
 8001bbe:	607a      	str	r2, [r7, #4]

    //For each of the Seven Temperature sensors initialize the struct
    for(int i = 0; i < 4; i++){
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	617b      	str	r3, [r7, #20]
 8001bc4:	e011      	b.n	8001bea <TCB_InitStruct+0x36>
    	TMP117_InitStruct(&s->Sensor[i], hi2c, i);
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	f44f 720a 	mov.w	r2, #552	; 0x228
 8001bcc:	fb02 f303 	mul.w	r3, r2, r3
 8001bd0:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	697a      	ldr	r2, [r7, #20]
 8001bda:	b2d2      	uxtb	r2, r2
 8001bdc:	68b9      	ldr	r1, [r7, #8]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff fe62 	bl	80018a8 <TMP117_InitStruct>
    for(int i = 0; i < 4; i++){
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	3301      	adds	r3, #1
 8001be8:	617b      	str	r3, [r7, #20]
 8001bea:	697b      	ldr	r3, [r7, #20]
 8001bec:	2b03      	cmp	r3, #3
 8001bee:	ddea      	ble.n	8001bc6 <TCB_InitStruct+0x12>
    }   
    Controller_InitStruct(&s->Controller,&s->Sensor[0], 0);
 8001bf0:	68f8      	ldr	r0, [r7, #12]
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	f001 fa74 	bl	80030e8 <Controller_InitStruct>
    DAC_InitStruct(&s->DAC8718, hspi);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f503 63cc 	add.w	r3, r3, #1632	; 0x660
 8001c06:	6879      	ldr	r1, [r7, #4]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff fa15 	bl	8001038 <DAC_InitStruct>

}
 8001c0e:	bf00      	nop
 8001c10:	3718      	adds	r7, #24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
	...

08001c18 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001c1c:	f3bf 8f4f 	dsb	sy
}
 8001c20:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001c22:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <__NVIC_SystemReset+0x24>)
 8001c24:	68db      	ldr	r3, [r3, #12]
 8001c26:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001c2a:	4904      	ldr	r1, [pc, #16]	; (8001c3c <__NVIC_SystemReset+0x24>)
 8001c2c:	4b04      	ldr	r3, [pc, #16]	; (8001c40 <__NVIC_SystemReset+0x28>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001c32:	f3bf 8f4f 	dsb	sy
}
 8001c36:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001c38:	bf00      	nop
 8001c3a:	e7fd      	b.n	8001c38 <__NVIC_SystemReset+0x20>
 8001c3c:	e000ed00 	.word	0xe000ed00
 8001c40:	05fa0004 	.word	0x05fa0004

08001c44 <ProcessUserInput>:

//Get the User Input and process it
//@param Controller: pointer to the controller struct
//@param buffer: pointer to the buffer
void ProcessUserInput(struct sController* Controller, uint8_t* buffer)
{
 8001c44:	b5b0      	push	{r4, r5, r7, lr}
 8001c46:	b0ca      	sub	sp, #296	; 0x128
 8001c48:	af04      	add	r7, sp, #16
 8001c4a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c4e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001c52:	6018      	str	r0, [r3, #0]
 8001c54:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c58:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001c5c:	6019      	str	r1, [r3, #0]
  uint16_t i = 0;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
  uint8_t u = 0;
 8001c64:	2300      	movs	r3, #0
 8001c66:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
  char output[250];
  char c;
  float f = 0;
 8001c6a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001c6e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	601a      	str	r2, [r3, #0]
  for (i=0; buffer[i]; i++)
 8001c78:	2300      	movs	r3, #0
 8001c7a:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
 8001c7e:	e02c      	b.n	8001cda <ProcessUserInput+0x96>
    buffer[i] = tolower(buffer[i]);
 8001c80:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001c84:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8001c88:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8001c8c:	6812      	ldr	r2, [r2, #0]
 8001c8e:	4413      	add	r3, r2
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114
 8001c96:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	4a05      	ldr	r2, [pc, #20]	; (8001cb4 <ProcessUserInput+0x70>)
 8001c9e:	4413      	add	r3, r2
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	f003 0303 	and.w	r3, r3, #3
 8001ca6:	2b01      	cmp	r3, #1
 8001ca8:	d106      	bne.n	8001cb8 <ProcessUserInput+0x74>
 8001caa:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 8001cae:	3320      	adds	r3, #32
 8001cb0:	e004      	b.n	8001cbc <ProcessUserInput+0x78>
 8001cb2:	bf00      	nop
 8001cb4:	0801508c 	.word	0x0801508c
 8001cb8:	f897 3114 	ldrb.w	r3, [r7, #276]	; 0x114
 8001cbc:	f8b7 2116 	ldrh.w	r2, [r7, #278]	; 0x116
 8001cc0:	f507 718c 	add.w	r1, r7, #280	; 0x118
 8001cc4:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8001cc8:	6809      	ldr	r1, [r1, #0]
 8001cca:	440a      	add	r2, r1
 8001ccc:	b2db      	uxtb	r3, r3
 8001cce:	7013      	strb	r3, [r2, #0]
  for (i=0; buffer[i]; i++)
 8001cd0:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
 8001cda:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8001cde:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8001ce2:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8001ce6:	6812      	ldr	r2, [r2, #0]
 8001ce8:	4413      	add	r3, r2
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1c7      	bne.n	8001c80 <ProcessUserInput+0x3c>
//  printf("String: %s\n", buffer);

  replacestr(buffer, "=", "");
 8001cf0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001cf4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001cf8:	4ab3      	ldr	r2, [pc, #716]	; (8001fc8 <ProcessUserInput+0x384>)
 8001cfa:	49b4      	ldr	r1, [pc, #720]	; (8001fcc <ProcessUserInput+0x388>)
 8001cfc:	6818      	ldr	r0, [r3, #0]
 8001cfe:	f001 fb21 	bl	8003344 <replacestr>
  replacestr(buffer, " ", "");
 8001d02:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d06:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001d0a:	4aaf      	ldr	r2, [pc, #700]	; (8001fc8 <ProcessUserInput+0x384>)
 8001d0c:	49b0      	ldr	r1, [pc, #704]	; (8001fd0 <ProcessUserInput+0x38c>)
 8001d0e:	6818      	ldr	r0, [r3, #0]
 8001d10:	f001 fb18 	bl	8003344 <replacestr>
  replacestr(buffer, " ", "");
 8001d14:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d18:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001d1c:	4aaa      	ldr	r2, [pc, #680]	; (8001fc8 <ProcessUserInput+0x384>)
 8001d1e:	49ac      	ldr	r1, [pc, #688]	; (8001fd0 <ProcessUserInput+0x38c>)
 8001d20:	6818      	ldr	r0, [r3, #0]
 8001d22:	f001 fb0f 	bl	8003344 <replacestr>
  replacestr(buffer, " ", "");
 8001d26:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d2a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001d2e:	4aa6      	ldr	r2, [pc, #664]	; (8001fc8 <ProcessUserInput+0x384>)
 8001d30:	49a7      	ldr	r1, [pc, #668]	; (8001fd0 <ProcessUserInput+0x38c>)
 8001d32:	6818      	ldr	r0, [r3, #0]
 8001d34:	f001 fb06 	bl	8003344 <replacestr>
  replacestr(buffer, " ", "");
 8001d38:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d3c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001d40:	4aa1      	ldr	r2, [pc, #644]	; (8001fc8 <ProcessUserInput+0x384>)
 8001d42:	49a3      	ldr	r1, [pc, #652]	; (8001fd0 <ProcessUserInput+0x38c>)
 8001d44:	6818      	ldr	r0, [r3, #0]
 8001d46:	f001 fafd 	bl	8003344 <replacestr>
  replacestr(buffer, " ", "");
 8001d4a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d4e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001d52:	4a9d      	ldr	r2, [pc, #628]	; (8001fc8 <ProcessUserInput+0x384>)
 8001d54:	499e      	ldr	r1, [pc, #632]	; (8001fd0 <ProcessUserInput+0x38c>)
 8001d56:	6818      	ldr	r0, [r3, #0]
 8001d58:	f001 faf4 	bl	8003344 <replacestr>
  replacestr(buffer, "channel", "c");
 8001d5c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d60:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001d64:	4a9b      	ldr	r2, [pc, #620]	; (8001fd4 <ProcessUserInput+0x390>)
 8001d66:	499c      	ldr	r1, [pc, #624]	; (8001fd8 <ProcessUserInput+0x394>)
 8001d68:	6818      	ldr	r0, [r3, #0]
 8001d6a:	f001 faeb 	bl	8003344 <replacestr>
//  replacestr(buffer, "controller", "c");
  replacestr(buffer, "chan", "c");
 8001d6e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d72:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001d76:	4a97      	ldr	r2, [pc, #604]	; (8001fd4 <ProcessUserInput+0x390>)
 8001d78:	4998      	ldr	r1, [pc, #608]	; (8001fdc <ProcessUserInput+0x398>)
 8001d7a:	6818      	ldr	r0, [r3, #0]
 8001d7c:	f001 fae2 	bl	8003344 <replacestr>
//  replacestr(buffer, "con", "c");
  replacestr(buffer, "address", "a");
 8001d80:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d84:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001d88:	4a95      	ldr	r2, [pc, #596]	; (8001fe0 <ProcessUserInput+0x39c>)
 8001d8a:	4996      	ldr	r1, [pc, #600]	; (8001fe4 <ProcessUserInput+0x3a0>)
 8001d8c:	6818      	ldr	r0, [r3, #0]
 8001d8e:	f001 fad9 	bl	8003344 <replacestr>
  replacestr(buffer, "kp", "p");
 8001d92:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001d96:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001d9a:	4a93      	ldr	r2, [pc, #588]	; (8001fe8 <ProcessUserInput+0x3a4>)
 8001d9c:	4993      	ldr	r1, [pc, #588]	; (8001fec <ProcessUserInput+0x3a8>)
 8001d9e:	6818      	ldr	r0, [r3, #0]
 8001da0:	f001 fad0 	bl	8003344 <replacestr>
  replacestr(buffer, "kd", "d");
 8001da4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001da8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001dac:	4a90      	ldr	r2, [pc, #576]	; (8001ff0 <ProcessUserInput+0x3ac>)
 8001dae:	4991      	ldr	r1, [pc, #580]	; (8001ff4 <ProcessUserInput+0x3b0>)
 8001db0:	6818      	ldr	r0, [r3, #0]
 8001db2:	f001 fac7 	bl	8003344 <replacestr>
  replacestr(buffer, "ki", "i");
 8001db6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001dba:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001dbe:	4a8e      	ldr	r2, [pc, #568]	; (8001ff8 <ProcessUserInput+0x3b4>)
 8001dc0:	498e      	ldr	r1, [pc, #568]	; (8001ffc <ProcessUserInput+0x3b8>)
 8001dc2:	6818      	ldr	r0, [r3, #0]
 8001dc4:	f001 fabe 	bl	8003344 <replacestr>
  replacestr(buffer, "li", "l");
 8001dc8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001dcc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001dd0:	4a8b      	ldr	r2, [pc, #556]	; (8002000 <ProcessUserInput+0x3bc>)
 8001dd2:	498c      	ldr	r1, [pc, #560]	; (8002004 <ProcessUserInput+0x3c0>)
 8001dd4:	6818      	ldr	r0, [r3, #0]
 8001dd6:	f001 fab5 	bl	8003344 <replacestr>
  replacestr(buffer, "target", "t");
 8001dda:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001dde:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001de2:	4a89      	ldr	r2, [pc, #548]	; (8002008 <ProcessUserInput+0x3c4>)
 8001de4:	4989      	ldr	r1, [pc, #548]	; (800200c <ProcessUserInput+0x3c8>)
 8001de6:	6818      	ldr	r0, [r3, #0]
 8001de8:	f001 faac 	bl	8003344 <replacestr>
  replacestr(buffer, "temperature", "t");
 8001dec:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001df0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001df4:	4a84      	ldr	r2, [pc, #528]	; (8002008 <ProcessUserInput+0x3c4>)
 8001df6:	4986      	ldr	r1, [pc, #536]	; (8002010 <ProcessUserInput+0x3cc>)
 8001df8:	6818      	ldr	r0, [r3, #0]
 8001dfa:	f001 faa3 	bl	8003344 <replacestr>
  replacestr(buffer, "temp", "t");
 8001dfe:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e02:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e06:	4a80      	ldr	r2, [pc, #512]	; (8002008 <ProcessUserInput+0x3c4>)
 8001e08:	4982      	ldr	r1, [pc, #520]	; (8002014 <ProcessUserInput+0x3d0>)
 8001e0a:	6818      	ldr	r0, [r3, #0]
 8001e0c:	f001 fa9a 	bl	8003344 <replacestr>
  replacestr(buffer, "frequency", "f");
 8001e10:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e14:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e18:	4a7f      	ldr	r2, [pc, #508]	; (8002018 <ProcessUserInput+0x3d4>)
 8001e1a:	4980      	ldr	r1, [pc, #512]	; (800201c <ProcessUserInput+0x3d8>)
 8001e1c:	6818      	ldr	r0, [r3, #0]
 8001e1e:	f001 fa91 	bl	8003344 <replacestr>
  replacestr(buffer, "freq", "f");
 8001e22:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e26:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e2a:	4a7b      	ldr	r2, [pc, #492]	; (8002018 <ProcessUserInput+0x3d4>)
 8001e2c:	497c      	ldr	r1, [pc, #496]	; (8002020 <ProcessUserInput+0x3dc>)
 8001e2e:	6818      	ldr	r0, [r3, #0]
 8001e30:	f001 fa88 	bl	8003344 <replacestr>
  replacestr(buffer, "enable", "n");
 8001e34:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e38:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e3c:	4a79      	ldr	r2, [pc, #484]	; (8002024 <ProcessUserInput+0x3e0>)
 8001e3e:	497a      	ldr	r1, [pc, #488]	; (8002028 <ProcessUserInput+0x3e4>)
 8001e40:	6818      	ldr	r0, [r3, #0]
 8001e42:	f001 fa7f 	bl	8003344 <replacestr>
  replacestr(buffer, "disable", "f");
 8001e46:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e4a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e4e:	4a72      	ldr	r2, [pc, #456]	; (8002018 <ProcessUserInput+0x3d4>)
 8001e50:	4976      	ldr	r1, [pc, #472]	; (800202c <ProcessUserInput+0x3e8>)
 8001e52:	6818      	ldr	r0, [r3, #0]
 8001e54:	f001 fa76 	bl	8003344 <replacestr>
  replacestr(buffer, "save", "s");
 8001e58:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e5c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e60:	4a73      	ldr	r2, [pc, #460]	; (8002030 <ProcessUserInput+0x3ec>)
 8001e62:	4974      	ldr	r1, [pc, #464]	; (8002034 <ProcessUserInput+0x3f0>)
 8001e64:	6818      	ldr	r0, [r3, #0]
 8001e66:	f001 fa6d 	bl	8003344 <replacestr>
  replacestr(buffer, "load", "l");
 8001e6a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e6e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e72:	4a63      	ldr	r2, [pc, #396]	; (8002000 <ProcessUserInput+0x3bc>)
 8001e74:	4970      	ldr	r1, [pc, #448]	; (8002038 <ProcessUserInput+0x3f4>)
 8001e76:	6818      	ldr	r0, [r3, #0]
 8001e78:	f001 fa64 	bl	8003344 <replacestr>
  replacestr(buffer, "history", "h");
 8001e7c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e80:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e84:	4a6d      	ldr	r2, [pc, #436]	; (800203c <ProcessUserInput+0x3f8>)
 8001e86:	496e      	ldr	r1, [pc, #440]	; (8002040 <ProcessUserInput+0x3fc>)
 8001e88:	6818      	ldr	r0, [r3, #0]
 8001e8a:	f001 fa5b 	bl	8003344 <replacestr>
  replacestr(buffer, "update", "u");
 8001e8e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001e92:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001e96:	4a6b      	ldr	r2, [pc, #428]	; (8002044 <ProcessUserInput+0x400>)
 8001e98:	496b      	ldr	r1, [pc, #428]	; (8002048 <ProcessUserInput+0x404>)
 8001e9a:	6818      	ldr	r0, [r3, #0]
 8001e9c:	f001 fa52 	bl	8003344 <replacestr>
  replacestr(buffer, "raw", "r");
 8001ea0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001ea4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001ea8:	4a68      	ldr	r2, [pc, #416]	; (800204c <ProcessUserInput+0x408>)
 8001eaa:	4969      	ldr	r1, [pc, #420]	; (8002050 <ProcessUserInput+0x40c>)
 8001eac:	6818      	ldr	r0, [r3, #0]
 8001eae:	f001 fa49 	bl	8003344 <replacestr>
  replacestr(buffer, "bounce", "b");
 8001eb2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001eb6:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001eba:	4a66      	ldr	r2, [pc, #408]	; (8002054 <ProcessUserInput+0x410>)
 8001ebc:	4966      	ldr	r1, [pc, #408]	; (8002058 <ProcessUserInput+0x414>)
 8001ebe:	6818      	ldr	r0, [r3, #0]
 8001ec0:	f001 fa40 	bl	8003344 <replacestr>
  replacestr(buffer, "wipe", "w");
 8001ec4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001ec8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001ecc:	4a63      	ldr	r2, [pc, #396]	; (800205c <ProcessUserInput+0x418>)
 8001ece:	4964      	ldr	r1, [pc, #400]	; (8002060 <ProcessUserInput+0x41c>)
 8001ed0:	6818      	ldr	r0, [r3, #0]
 8001ed2:	f001 fa37 	bl	8003344 <replacestr>

//  printf("New String: %s\n", buffer);

  if ((strcmp((char*) buffer, "?") == 0) || (strcmp((char*) buffer, "help") == 0))
 8001ed6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001eda:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001ede:	4961      	ldr	r1, [pc, #388]	; (8002064 <ProcessUserInput+0x420>)
 8001ee0:	6818      	ldr	r0, [r3, #0]
 8001ee2:	f7fe f985 	bl	80001f0 <strcmp>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00b      	beq.n	8001f04 <ProcessUserInput+0x2c0>
 8001eec:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8001ef0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001ef4:	495c      	ldr	r1, [pc, #368]	; (8002068 <ProcessUserInput+0x424>)
 8001ef6:	6818      	ldr	r0, [r3, #0]
 8001ef8:	f7fe f97a 	bl	80001f0 <strcmp>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	f040 80e4 	bne.w	80020cc <ProcessUserInput+0x488>
  {
    USBSendString("\nQHC Firmware v1.3\n");
 8001f04:	4859      	ldr	r0, [pc, #356]	; (800206c <ProcessUserInput+0x428>)
 8001f06:	f001 f9b9 	bl	800327c <USBSendString>
    USBSendString("Commands can be upper or lower case. Variables can be set with an equals sign or space or nothing.\n");
 8001f0a:	4859      	ldr	r0, [pc, #356]	; (8002070 <ProcessUserInput+0x42c>)
 8001f0c:	f001 f9b6 	bl	800327c <USBSendString>
    USBSendString("\"channel=1\", \"channel 1\", \"channel1\", \"c1\" are all treated the same.\n");
 8001f10:	4858      	ldr	r0, [pc, #352]	; (8002074 <ProcessUserInput+0x430>)
 8001f12:	f001 f9b3 	bl	800327c <USBSendString>
    USBSendString("\n");
 8001f16:	4858      	ldr	r0, [pc, #352]	; (8002078 <ProcessUserInput+0x434>)
 8001f18:	f001 f9b0 	bl	800327c <USBSendString>
//    USBSendString("Controller = n  -- chooses which controller to configure\n");
    USBSendString("Channel = n     -- chooses which channel to configure\n");
 8001f1c:	4857      	ldr	r0, [pc, #348]	; (800207c <ProcessUserInput+0x438>)
 8001f1e:	f001 f9ad 	bl	800327c <USBSendString>
    USBSendString("Address = nn    -- sets the address of the temperature sensor (00, 01, 10, or 11)\n");
 8001f22:	4857      	ldr	r0, [pc, #348]	; (8002080 <ProcessUserInput+0x43c>)
 8001f24:	f001 f9aa 	bl	800327c <USBSendString>
    USBSendString("kP = n.nn       -- sets the proportional gain\n");
 8001f28:	4856      	ldr	r0, [pc, #344]	; (8002084 <ProcessUserInput+0x440>)
 8001f2a:	f001 f9a7 	bl	800327c <USBSendString>
    USBSendString("kD = n.nn       -- sets the derivative gain\n");
 8001f2e:	4856      	ldr	r0, [pc, #344]	; (8002088 <ProcessUserInput+0x444>)
 8001f30:	f001 f9a4 	bl	800327c <USBSendString>
    USBSendString("kI = n.nn       -- sets the integral gain\n");
 8001f34:	4855      	ldr	r0, [pc, #340]	; (800208c <ProcessUserInput+0x448>)
 8001f36:	f001 f9a1 	bl	800327c <USBSendString>
    USBSendString("Li = n.nn       -- sets the integral gain limit\n");
 8001f3a:	4855      	ldr	r0, [pc, #340]	; (8002090 <ProcessUserInput+0x44c>)
 8001f3c:	f001 f99e 	bl	800327c <USBSendString>
    USBSendString("History = nn    -- sets the number of points used in the integral (1-255)\n");
 8001f40:	4854      	ldr	r0, [pc, #336]	; (8002094 <ProcessUserInput+0x450>)
 8001f42:	f001 f99b 	bl	800327c <USBSendString>
    USBSendString("Target = n      -- sets the target temperature\n");
 8001f46:	4854      	ldr	r0, [pc, #336]	; (8002098 <ProcessUserInput+0x454>)
 8001f48:	f001 f998 	bl	800327c <USBSendString>
    USBSendString("Temperature = n -- sets the target temperature\n");
 8001f4c:	4853      	ldr	r0, [pc, #332]	; (800209c <ProcessUserInput+0x458>)
 8001f4e:	f001 f995 	bl	800327c <USBSendString>
    USBSendString("Freq = n        -- sets the PWM frequency (40 = 1 second)\n");
 8001f52:	4853      	ldr	r0, [pc, #332]	; (80020a0 <ProcessUserInput+0x45c>)
 8001f54:	f001 f992 	bl	800327c <USBSendString>
    USBSendString("Enable          -- starts the temperature control loop\n");
 8001f58:	4852      	ldr	r0, [pc, #328]	; (80020a4 <ProcessUserInput+0x460>)
 8001f5a:	f001 f98f 	bl	800327c <USBSendString>
    USBSendString("Disable         -- stops the temperature control loop\n");
 8001f5e:	4852      	ldr	r0, [pc, #328]	; (80020a8 <ProcessUserInput+0x464>)
 8001f60:	f001 f98c 	bl	800327c <USBSendString>
    USBSendString("Update          -- shows the status of all of the controllers\n");
 8001f64:	4851      	ldr	r0, [pc, #324]	; (80020ac <ProcessUserInput+0x468>)
 8001f66:	f001 f989 	bl	800327c <USBSendString>
    USBSendString("Raw             -- shows an easily parsable version of Update\n");
 8001f6a:	4851      	ldr	r0, [pc, #324]	; (80020b0 <ProcessUserInput+0x46c>)
 8001f6c:	f001 f986 	bl	800327c <USBSendString>
    USBSendString("Wipe            -- wipes the existing configuration and load new defaults\n");
 8001f70:	4850      	ldr	r0, [pc, #320]	; (80020b4 <ProcessUserInput+0x470>)
 8001f72:	f001 f983 	bl	800327c <USBSendString>
    USBSendString("Bounce          -- performs a power-cycle / reboot on the system\n");
 8001f76:	4850      	ldr	r0, [pc, #320]	; (80020b8 <ProcessUserInput+0x474>)
 8001f78:	f001 f980 	bl	800327c <USBSendString>
    USBSendString("Load            -- reloads the previously saved values (automatic at power-on)\n");
 8001f7c:	484f      	ldr	r0, [pc, #316]	; (80020bc <ProcessUserInput+0x478>)
 8001f7e:	f001 f97d 	bl	800327c <USBSendString>
    USBSendString("Save            -- saves the currently configured values\n");
 8001f82:	484f      	ldr	r0, [pc, #316]	; (80020c0 <ProcessUserInput+0x47c>)
 8001f84:	f001 f97a 	bl	800327c <USBSendString>
    USBSendString("\n");
 8001f88:	483b      	ldr	r0, [pc, #236]	; (8002078 <ProcessUserInput+0x434>)
 8001f8a:	f001 f977 	bl	800327c <USBSendString>
    if (UI_Controller == 9)
 8001f8e:	4b4d      	ldr	r3, [pc, #308]	; (80020c4 <ProcessUserInput+0x480>)
 8001f90:	781b      	ldrb	r3, [r3, #0]
 8001f92:	2b09      	cmp	r3, #9
 8001f94:	d104      	bne.n	8001fa0 <ProcessUserInput+0x35c>
      USBSendString("No controller selected.\n");
 8001f96:	484c      	ldr	r0, [pc, #304]	; (80020c8 <ProcessUserInput+0x484>)
 8001f98:	f001 f970 	bl	800327c <USBSendString>
      ShowEffort(&Controller[UI_Controller]);
      USBSendString("\n");
      */
      ShowAll(&Controller[UI_Controller], true);
    }
    return;
 8001f9c:	f000 bce3 	b.w	8002966 <ProcessUserInput+0xd22>
      ShowAll(&Controller[UI_Controller], true);
 8001fa0:	4b48      	ldr	r3, [pc, #288]	; (80020c4 <ProcessUserInput+0x480>)
 8001fa2:	781b      	ldrb	r3, [r3, #0]
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8001faa:	fb02 f303 	mul.w	r3, r2, r3
 8001fae:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8001fb2:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8001fb6:	6812      	ldr	r2, [r2, #0]
 8001fb8:	4413      	add	r3, r2
 8001fba:	2101      	movs	r1, #1
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f000 fdb3 	bl	8002b28 <ShowAll>
    return;
 8001fc2:	f000 bcd0 	b.w	8002966 <ProcessUserInput+0xd22>
 8001fc6:	bf00      	nop
 8001fc8:	08014440 	.word	0x08014440
 8001fcc:	08014444 	.word	0x08014444
 8001fd0:	08014448 	.word	0x08014448
 8001fd4:	0801444c 	.word	0x0801444c
 8001fd8:	08014450 	.word	0x08014450
 8001fdc:	08014458 	.word	0x08014458
 8001fe0:	08014460 	.word	0x08014460
 8001fe4:	08014464 	.word	0x08014464
 8001fe8:	0801446c 	.word	0x0801446c
 8001fec:	08014470 	.word	0x08014470
 8001ff0:	08014474 	.word	0x08014474
 8001ff4:	08014478 	.word	0x08014478
 8001ff8:	0801447c 	.word	0x0801447c
 8001ffc:	08014480 	.word	0x08014480
 8002000:	08014484 	.word	0x08014484
 8002004:	08014488 	.word	0x08014488
 8002008:	0801448c 	.word	0x0801448c
 800200c:	08014490 	.word	0x08014490
 8002010:	08014498 	.word	0x08014498
 8002014:	080144a4 	.word	0x080144a4
 8002018:	080144ac 	.word	0x080144ac
 800201c:	080144b0 	.word	0x080144b0
 8002020:	080144bc 	.word	0x080144bc
 8002024:	080144c4 	.word	0x080144c4
 8002028:	080144c8 	.word	0x080144c8
 800202c:	080144d0 	.word	0x080144d0
 8002030:	080144d8 	.word	0x080144d8
 8002034:	080144dc 	.word	0x080144dc
 8002038:	080144e4 	.word	0x080144e4
 800203c:	080144ec 	.word	0x080144ec
 8002040:	080144f0 	.word	0x080144f0
 8002044:	080144f8 	.word	0x080144f8
 8002048:	080144fc 	.word	0x080144fc
 800204c:	08014504 	.word	0x08014504
 8002050:	08014508 	.word	0x08014508
 8002054:	0801450c 	.word	0x0801450c
 8002058:	08014510 	.word	0x08014510
 800205c:	08014518 	.word	0x08014518
 8002060:	0801451c 	.word	0x0801451c
 8002064:	08014524 	.word	0x08014524
 8002068:	08014528 	.word	0x08014528
 800206c:	08014530 	.word	0x08014530
 8002070:	08014544 	.word	0x08014544
 8002074:	080145a8 	.word	0x080145a8
 8002078:	080145f0 	.word	0x080145f0
 800207c:	080145f4 	.word	0x080145f4
 8002080:	0801462c 	.word	0x0801462c
 8002084:	08014680 	.word	0x08014680
 8002088:	080146b0 	.word	0x080146b0
 800208c:	080146e0 	.word	0x080146e0
 8002090:	0801470c 	.word	0x0801470c
 8002094:	08014740 	.word	0x08014740
 8002098:	0801478c 	.word	0x0801478c
 800209c:	080147bc 	.word	0x080147bc
 80020a0:	080147ec 	.word	0x080147ec
 80020a4:	08014828 	.word	0x08014828
 80020a8:	08014860 	.word	0x08014860
 80020ac:	08014898 	.word	0x08014898
 80020b0:	080148d8 	.word	0x080148d8
 80020b4:	08014918 	.word	0x08014918
 80020b8:	08014964 	.word	0x08014964
 80020bc:	080149a8 	.word	0x080149a8
 80020c0:	080149f8 	.word	0x080149f8
 80020c4:	2000000c 	.word	0x2000000c
 80020c8:	08014a34 	.word	0x08014a34
  }

  //Print the Status all the Controllers
  if ((strcmp((char*) buffer, "u") == 0) || (strcmp((char*) buffer, "/") == 0))
 80020cc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80020d0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80020d4:	49b4      	ldr	r1, [pc, #720]	; (80023a8 <ProcessUserInput+0x764>)
 80020d6:	6818      	ldr	r0, [r3, #0]
 80020d8:	f7fe f88a 	bl	80001f0 <strcmp>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00a      	beq.n	80020f8 <ProcessUserInput+0x4b4>
 80020e2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80020e6:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80020ea:	49b0      	ldr	r1, [pc, #704]	; (80023ac <ProcessUserInput+0x768>)
 80020ec:	6818      	ldr	r0, [r3, #0]
 80020ee:	f7fe f87f 	bl	80001f0 <strcmp>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d11e      	bne.n	8002136 <ProcessUserInput+0x4f2>
  {
    for (i=0; i<4; i++)
 80020f8:	2300      	movs	r3, #0
 80020fa:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
 80020fe:	e014      	b.n	800212a <ProcessUserInput+0x4e6>
      ShowAll(&Controller[i], true);
 8002100:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8002104:	f44f 62cc 	mov.w	r2, #1632	; 0x660
 8002108:	fb02 f303 	mul.w	r3, r2, r3
 800210c:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8002110:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002114:	6812      	ldr	r2, [r2, #0]
 8002116:	4413      	add	r3, r2
 8002118:	2101      	movs	r1, #1
 800211a:	4618      	mov	r0, r3
 800211c:	f000 fd04 	bl	8002b28 <ShowAll>
    for (i=0; i<4; i++)
 8002120:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8002124:	3301      	adds	r3, #1
 8002126:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
 800212a:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 800212e:	2b03      	cmp	r3, #3
 8002130:	d9e6      	bls.n	8002100 <ProcessUserInput+0x4bc>
    return;
 8002132:	f000 bc18 	b.w	8002966 <ProcessUserInput+0xd22>
  }
  //Print the Status all the Controllers in non readable format
  if (strcmp((char*) buffer, "r") == 0)
 8002136:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800213a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800213e:	499c      	ldr	r1, [pc, #624]	; (80023b0 <ProcessUserInput+0x76c>)
 8002140:	6818      	ldr	r0, [r3, #0]
 8002142:	f7fe f855 	bl	80001f0 <strcmp>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d11d      	bne.n	8002188 <ProcessUserInput+0x544>
  {
    for (i=0; i<4; i++)
 800214c:	2300      	movs	r3, #0
 800214e:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
 8002152:	e014      	b.n	800217e <ProcessUserInput+0x53a>
      ShowAll(&Controller[i], false);
 8002154:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8002158:	f44f 62cc 	mov.w	r2, #1632	; 0x660
 800215c:	fb02 f303 	mul.w	r3, r2, r3
 8002160:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8002164:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002168:	6812      	ldr	r2, [r2, #0]
 800216a:	4413      	add	r3, r2
 800216c:	2100      	movs	r1, #0
 800216e:	4618      	mov	r0, r3
 8002170:	f000 fcda 	bl	8002b28 <ShowAll>
    for (i=0; i<4; i++)
 8002174:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8002178:	3301      	adds	r3, #1
 800217a:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116
 800217e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8002182:	2b03      	cmp	r3, #3
 8002184:	d9e6      	bls.n	8002154 <ProcessUserInput+0x510>
    return;
 8002186:	e3ee      	b.n	8002966 <ProcessUserInput+0xd22>
  }
  //Save the Configuration of a controller
  if (strcmp((char*) buffer, "s") == 0)
 8002188:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800218c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002190:	4988      	ldr	r1, [pc, #544]	; (80023b4 <ProcessUserInput+0x770>)
 8002192:	6818      	ldr	r0, [r3, #0]
 8002194:	f7fe f82c 	bl	80001f0 <strcmp>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d103      	bne.n	80021a6 <ProcessUserInput+0x562>
  {

    USBSendString("Cannot Save, No EEPROM.\n");
 800219e:	4886      	ldr	r0, [pc, #536]	; (80023b8 <ProcessUserInput+0x774>)
 80021a0:	f001 f86c 	bl	800327c <USBSendString>
    return;
 80021a4:	e3df      	b.n	8002966 <ProcessUserInput+0xd22>
  }

  if (strcmp((char*) buffer, "l") == 0)
 80021a6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021aa:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80021ae:	4983      	ldr	r1, [pc, #524]	; (80023bc <ProcessUserInput+0x778>)
 80021b0:	6818      	ldr	r0, [r3, #0]
 80021b2:	f7fe f81d 	bl	80001f0 <strcmp>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d103      	bne.n	80021c4 <ProcessUserInput+0x580>
  {
    USBSendString("Cannot load Configuration, No EEPROM.\n");
 80021bc:	4880      	ldr	r0, [pc, #512]	; (80023c0 <ProcessUserInput+0x77c>)
 80021be:	f001 f85d 	bl	800327c <USBSendString>
    return;
 80021c2:	e3d0      	b.n	8002966 <ProcessUserInput+0xd22>
  }

  if (strcmp((char*) buffer, "b") == 0)
 80021c4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021c8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80021cc:	497d      	ldr	r1, [pc, #500]	; (80023c4 <ProcessUserInput+0x780>)
 80021ce:	6818      	ldr	r0, [r3, #0]
 80021d0:	f7fe f80e 	bl	80001f0 <strcmp>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d101      	bne.n	80021de <ProcessUserInput+0x59a>
  {
    NVIC_SystemReset();
 80021da:	f7ff fd1d 	bl	8001c18 <__NVIC_SystemReset>
  }

  if (strcmp((char*) buffer, "w") == 0)
 80021de:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021e2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80021e6:	4978      	ldr	r1, [pc, #480]	; (80023c8 <ProcessUserInput+0x784>)
 80021e8:	6818      	ldr	r0, [r3, #0]
 80021ea:	f7fe f801 	bl	80001f0 <strcmp>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d10a      	bne.n	800220a <ProcessUserInput+0x5c6>
  {
    Controller_WipeConfig(Controller);
 80021f4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80021f8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80021fc:	6818      	ldr	r0, [r3, #0]
 80021fe:	f000 ffdf 	bl	80031c0 <Controller_WipeConfig>
    USBSendString("Configuration wiped.\n");
 8002202:	4872      	ldr	r0, [pc, #456]	; (80023cc <ProcessUserInput+0x788>)
 8002204:	f001 f83a 	bl	800327c <USBSendString>
    return;
 8002208:	e3ad      	b.n	8002966 <ProcessUserInput+0xd22>
  }

  if ((strcmp((char*) buffer, "1") == 0) || (strcmp((char*) buffer, "c1") == 0))
 800220a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800220e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002212:	496f      	ldr	r1, [pc, #444]	; (80023d0 <ProcessUserInput+0x78c>)
 8002214:	6818      	ldr	r0, [r3, #0]
 8002216:	f7fd ffeb 	bl	80001f0 <strcmp>
 800221a:	4603      	mov	r3, r0
 800221c:	2b00      	cmp	r3, #0
 800221e:	d00a      	beq.n	8002236 <ProcessUserInput+0x5f2>
 8002220:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002224:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002228:	496a      	ldr	r1, [pc, #424]	; (80023d4 <ProcessUserInput+0x790>)
 800222a:	6818      	ldr	r0, [r3, #0]
 800222c:	f7fd ffe0 	bl	80001f0 <strcmp>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d113      	bne.n	800225e <ProcessUserInput+0x61a>
  {
    UI_Controller = 0;
 8002236:	4b68      	ldr	r3, [pc, #416]	; (80023d8 <ProcessUserInput+0x794>)
 8002238:	2200      	movs	r2, #0
 800223a:	701a      	strb	r2, [r3, #0]
    ShowControllerConfig(&Controller[UI_Controller]);
 800223c:	4b66      	ldr	r3, [pc, #408]	; (80023d8 <ProcessUserInput+0x794>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8002246:	fb02 f303 	mul.w	r3, r2, r3
 800224a:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800224e:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002252:	6812      	ldr	r2, [r2, #0]
 8002254:	4413      	add	r3, r2
 8002256:	4618      	mov	r0, r3
 8002258:	f000 fb9a 	bl	8002990 <ShowControllerConfig>
    return;
 800225c:	e383      	b.n	8002966 <ProcessUserInput+0xd22>
  }

  if ((strcmp((char*) buffer, "2") == 0) || (strcmp((char*) buffer, "c2") == 0))
 800225e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002262:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002266:	495d      	ldr	r1, [pc, #372]	; (80023dc <ProcessUserInput+0x798>)
 8002268:	6818      	ldr	r0, [r3, #0]
 800226a:	f7fd ffc1 	bl	80001f0 <strcmp>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00a      	beq.n	800228a <ProcessUserInput+0x646>
 8002274:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002278:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800227c:	4958      	ldr	r1, [pc, #352]	; (80023e0 <ProcessUserInput+0x79c>)
 800227e:	6818      	ldr	r0, [r3, #0]
 8002280:	f7fd ffb6 	bl	80001f0 <strcmp>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d113      	bne.n	80022b2 <ProcessUserInput+0x66e>
  {
    UI_Controller = 1;
 800228a:	4b53      	ldr	r3, [pc, #332]	; (80023d8 <ProcessUserInput+0x794>)
 800228c:	2201      	movs	r2, #1
 800228e:	701a      	strb	r2, [r3, #0]
    ShowControllerConfig(&Controller[UI_Controller]);
 8002290:	4b51      	ldr	r3, [pc, #324]	; (80023d8 <ProcessUserInput+0x794>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	461a      	mov	r2, r3
 8002296:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 800229a:	fb02 f303 	mul.w	r3, r2, r3
 800229e:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80022a2:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80022a6:	6812      	ldr	r2, [r2, #0]
 80022a8:	4413      	add	r3, r2
 80022aa:	4618      	mov	r0, r3
 80022ac:	f000 fb70 	bl	8002990 <ShowControllerConfig>
    return;
 80022b0:	e359      	b.n	8002966 <ProcessUserInput+0xd22>
  }

  if ((strcmp((char*) buffer, "3") == 0) || (strcmp((char*) buffer, "c3") == 0))
 80022b2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80022b6:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80022ba:	494a      	ldr	r1, [pc, #296]	; (80023e4 <ProcessUserInput+0x7a0>)
 80022bc:	6818      	ldr	r0, [r3, #0]
 80022be:	f7fd ff97 	bl	80001f0 <strcmp>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d00a      	beq.n	80022de <ProcessUserInput+0x69a>
 80022c8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80022cc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80022d0:	4945      	ldr	r1, [pc, #276]	; (80023e8 <ProcessUserInput+0x7a4>)
 80022d2:	6818      	ldr	r0, [r3, #0]
 80022d4:	f7fd ff8c 	bl	80001f0 <strcmp>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d113      	bne.n	8002306 <ProcessUserInput+0x6c2>
  {
    UI_Controller = 2;
 80022de:	4b3e      	ldr	r3, [pc, #248]	; (80023d8 <ProcessUserInput+0x794>)
 80022e0:	2202      	movs	r2, #2
 80022e2:	701a      	strb	r2, [r3, #0]
    ShowControllerConfig(&Controller[UI_Controller]);
 80022e4:	4b3c      	ldr	r3, [pc, #240]	; (80023d8 <ProcessUserInput+0x794>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	461a      	mov	r2, r3
 80022ea:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 80022ee:	fb02 f303 	mul.w	r3, r2, r3
 80022f2:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80022f6:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80022fa:	6812      	ldr	r2, [r2, #0]
 80022fc:	4413      	add	r3, r2
 80022fe:	4618      	mov	r0, r3
 8002300:	f000 fb46 	bl	8002990 <ShowControllerConfig>
    return;
 8002304:	e32f      	b.n	8002966 <ProcessUserInput+0xd22>
  }

  if ((strcmp((char*) buffer, "4") == 0) || (strcmp((char*) buffer, "c4") == 0))
 8002306:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800230a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800230e:	4937      	ldr	r1, [pc, #220]	; (80023ec <ProcessUserInput+0x7a8>)
 8002310:	6818      	ldr	r0, [r3, #0]
 8002312:	f7fd ff6d 	bl	80001f0 <strcmp>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d00a      	beq.n	8002332 <ProcessUserInput+0x6ee>
 800231c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002320:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002324:	4932      	ldr	r1, [pc, #200]	; (80023f0 <ProcessUserInput+0x7ac>)
 8002326:	6818      	ldr	r0, [r3, #0]
 8002328:	f7fd ff62 	bl	80001f0 <strcmp>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d113      	bne.n	800235a <ProcessUserInput+0x716>
  {
    UI_Controller = 3;
 8002332:	4b29      	ldr	r3, [pc, #164]	; (80023d8 <ProcessUserInput+0x794>)
 8002334:	2203      	movs	r2, #3
 8002336:	701a      	strb	r2, [r3, #0]
    ShowControllerConfig(&Controller[UI_Controller]);
 8002338:	4b27      	ldr	r3, [pc, #156]	; (80023d8 <ProcessUserInput+0x794>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	461a      	mov	r2, r3
 800233e:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8002342:	fb02 f303 	mul.w	r3, r2, r3
 8002346:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800234a:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800234e:	6812      	ldr	r2, [r2, #0]
 8002350:	4413      	add	r3, r2
 8002352:	4618      	mov	r0, r3
 8002354:	f000 fb1c 	bl	8002990 <ShowControllerConfig>
    return;
 8002358:	e305      	b.n	8002966 <ProcessUserInput+0xd22>
  }

  if (UI_Controller == 9)
 800235a:	4b1f      	ldr	r3, [pc, #124]	; (80023d8 <ProcessUserInput+0x794>)
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	2b09      	cmp	r3, #9
 8002360:	d103      	bne.n	800236a <ProcessUserInput+0x726>
  {
    USBSendString("No controller selected.\n");
 8002362:	4824      	ldr	r0, [pc, #144]	; (80023f4 <ProcessUserInput+0x7b0>)
 8002364:	f000 ff8a 	bl	800327c <USBSendString>
    return;
 8002368:	e2fd      	b.n	8002966 <ProcessUserInput+0xd22>
  }


  if (strcmp((char*) buffer, "e") == 0)
 800236a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800236e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002372:	4921      	ldr	r1, [pc, #132]	; (80023f8 <ProcessUserInput+0x7b4>)
 8002374:	6818      	ldr	r0, [r3, #0]
 8002376:	f7fd ff3b 	bl	80001f0 <strcmp>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d13f      	bne.n	8002400 <ProcessUserInput+0x7bc>
  {
    USBSendString("Controller enabled.\n");
 8002380:	481e      	ldr	r0, [pc, #120]	; (80023fc <ProcessUserInput+0x7b8>)
 8002382:	f000 ff7b 	bl	800327c <USBSendString>
    Controller[UI_Controller].PID.Config.Enabled = true;
 8002386:	4b14      	ldr	r3, [pc, #80]	; (80023d8 <ProcessUserInput+0x794>)
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	461a      	mov	r2, r3
 800238c:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8002390:	fb02 f303 	mul.w	r3, r2, r3
 8002394:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8002398:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800239c:	6812      	ldr	r2, [r2, #0]
 800239e:	4413      	add	r3, r2
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 265c 	strb.w	r2, [r3, #1628]	; 0x65c
    return;
 80023a6:	e2de      	b.n	8002966 <ProcessUserInput+0xd22>
 80023a8:	080144f8 	.word	0x080144f8
 80023ac:	08014a50 	.word	0x08014a50
 80023b0:	08014504 	.word	0x08014504
 80023b4:	080144d8 	.word	0x080144d8
 80023b8:	08014a54 	.word	0x08014a54
 80023bc:	08014484 	.word	0x08014484
 80023c0:	08014a70 	.word	0x08014a70
 80023c4:	0801450c 	.word	0x0801450c
 80023c8:	08014518 	.word	0x08014518
 80023cc:	08014a98 	.word	0x08014a98
 80023d0:	08014ab0 	.word	0x08014ab0
 80023d4:	08014ab4 	.word	0x08014ab4
 80023d8:	2000000c 	.word	0x2000000c
 80023dc:	08014ab8 	.word	0x08014ab8
 80023e0:	08014abc 	.word	0x08014abc
 80023e4:	08014ac0 	.word	0x08014ac0
 80023e8:	08014ac4 	.word	0x08014ac4
 80023ec:	08014ac8 	.word	0x08014ac8
 80023f0:	08014acc 	.word	0x08014acc
 80023f4:	08014a34 	.word	0x08014a34
 80023f8:	08014ad0 	.word	0x08014ad0
 80023fc:	08014ad4 	.word	0x08014ad4
  }

  if (strcmp((char*) buffer, "d") == 0)
 8002400:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002404:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002408:	49cb      	ldr	r1, [pc, #812]	; (8002738 <ProcessUserInput+0xaf4>)
 800240a:	6818      	ldr	r0, [r3, #0]
 800240c:	f7fd fef0 	bl	80001f0 <strcmp>
 8002410:	4603      	mov	r3, r0
 8002412:	2b00      	cmp	r3, #0
 8002414:	d113      	bne.n	800243e <ProcessUserInput+0x7fa>
  {
    USBSendString("Controller disabled.\n");
 8002416:	48c9      	ldr	r0, [pc, #804]	; (800273c <ProcessUserInput+0xaf8>)
 8002418:	f000 ff30 	bl	800327c <USBSendString>
    Controller[UI_Controller].PID.Config.Enabled = false;
 800241c:	4bc8      	ldr	r3, [pc, #800]	; (8002740 <ProcessUserInput+0xafc>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	461a      	mov	r2, r3
 8002422:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8002426:	fb02 f303 	mul.w	r3, r2, r3
 800242a:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800242e:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002432:	6812      	ldr	r2, [r2, #0]
 8002434:	4413      	add	r3, r2
 8002436:	2200      	movs	r2, #0
 8002438:	f883 265c 	strb.w	r2, [r3, #1628]	; 0x65c
    return;
 800243c:	e293      	b.n	8002966 <ProcessUserInput+0xd22>
  }

  if (sscanf((char*) buffer, "%c%f", &c, &f) == 2)
 800243e:	f107 0310 	add.w	r3, r7, #16
 8002442:	f107 0217 	add.w	r2, r7, #23
 8002446:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800244a:	f5a1 7088 	sub.w	r0, r1, #272	; 0x110
 800244e:	49bd      	ldr	r1, [pc, #756]	; (8002744 <ProcessUserInput+0xb00>)
 8002450:	6800      	ldr	r0, [r0, #0]
 8002452:	f00d fdc9 	bl	800ffe8 <siscanf>
 8002456:	4603      	mov	r3, r0
 8002458:	2b02      	cmp	r3, #2
 800245a:	f040 827d 	bne.w	8002958 <ProcessUserInput+0xd14>
  {
    u = (uint8_t) f;
 800245e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002462:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002466:	edd3 7a00 	vldr	s15, [r3]
 800246a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800246e:	edc7 7a01 	vstr	s15, [r7, #4]
 8002472:	793b      	ldrb	r3, [r7, #4]
 8002474:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
    switch (c)
 8002478:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800247c:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	3b61      	subs	r3, #97	; 0x61
 8002484:	2b13      	cmp	r3, #19
 8002486:	f200 8269 	bhi.w	800295c <ProcessUserInput+0xd18>
 800248a:	a201      	add	r2, pc, #4	; (adr r2, 8002490 <ProcessUserInput+0x84c>)
 800248c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002490:	080024e9 	.word	0x080024e9
 8002494:	0800295d 	.word	0x0800295d
 8002498:	080024e1 	.word	0x080024e1
 800249c:	080026bd 	.word	0x080026bd
 80024a0:	0800295d 	.word	0x0800295d
 80024a4:	08002775 	.word	0x08002775
 80024a8:	0800295d 	.word	0x0800295d
 80024ac:	080028af 	.word	0x080028af
 80024b0:	08002643 	.word	0x08002643
 80024b4:	0800295d 	.word	0x0800295d
 80024b8:	0800295d 	.word	0x0800295d
 80024bc:	08002835 	.word	0x08002835
 80024c0:	0800295d 	.word	0x0800295d
 80024c4:	0800295d 	.word	0x0800295d
 80024c8:	0800295d 	.word	0x0800295d
 80024cc:	080025c9 	.word	0x080025c9
 80024d0:	0800295d 	.word	0x0800295d
 80024d4:	0800295d 	.word	0x0800295d
 80024d8:	0800295d 	.word	0x0800295d
 80024dc:	080028fd 	.word	0x080028fd
    {
      case 'c':
        // we shouldn't get here if a valid number was used
        USBSendString("Invalid controller number.\n");
 80024e0:	4899      	ldr	r0, [pc, #612]	; (8002748 <ProcessUserInput+0xb04>)
 80024e2:	f000 fecb 	bl	800327c <USBSendString>
        return;
 80024e6:	e23e      	b.n	8002966 <ProcessUserInput+0xd22>
        break;
      case 'a':
        switch (u)
 80024e8:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80024ec:	2b0b      	cmp	r3, #11
 80024ee:	d867      	bhi.n	80025c0 <ProcessUserInput+0x97c>
 80024f0:	a201      	add	r2, pc, #4	; (adr r2, 80024f8 <ProcessUserInput+0x8b4>)
 80024f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024f6:	bf00      	nop
 80024f8:	08002529 	.word	0x08002529
 80024fc:	08002575 	.word	0x08002575
 8002500:	080025c1 	.word	0x080025c1
 8002504:	080025c1 	.word	0x080025c1
 8002508:	080025c1 	.word	0x080025c1
 800250c:	080025c1 	.word	0x080025c1
 8002510:	080025c1 	.word	0x080025c1
 8002514:	080025c1 	.word	0x080025c1
 8002518:	080025c1 	.word	0x080025c1
 800251c:	080025c1 	.word	0x080025c1
 8002520:	0800254f 	.word	0x0800254f
 8002524:	0800259b 	.word	0x0800259b
        {
          case 0:
            USBSendString("Address set to 0b 10 01 00 0x.\n");
 8002528:	4888      	ldr	r0, [pc, #544]	; (800274c <ProcessUserInput+0xb08>)
 800252a:	f000 fea7 	bl	800327c <USBSendString>
            Controller[UI_Controller].Sensor.Address = 0b1001000;
 800252e:	4b84      	ldr	r3, [pc, #528]	; (8002740 <ProcessUserInput+0xafc>)
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	461a      	mov	r2, r3
 8002534:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8002538:	fb02 f303 	mul.w	r3, r2, r3
 800253c:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8002540:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002544:	6812      	ldr	r2, [r2, #0]
 8002546:	4413      	add	r3, r2
 8002548:	2248      	movs	r2, #72	; 0x48
 800254a:	721a      	strb	r2, [r3, #8]
            return;
 800254c:	e20b      	b.n	8002966 <ProcessUserInput+0xd22>
            break;
          case 10:
            USBSendString("Address set to 0b 10 01 01 0x.\n");
 800254e:	4880      	ldr	r0, [pc, #512]	; (8002750 <ProcessUserInput+0xb0c>)
 8002550:	f000 fe94 	bl	800327c <USBSendString>
            Controller[UI_Controller].Sensor.Address = 0b1001010;
 8002554:	4b7a      	ldr	r3, [pc, #488]	; (8002740 <ProcessUserInput+0xafc>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	461a      	mov	r2, r3
 800255a:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 800255e:	fb02 f303 	mul.w	r3, r2, r3
 8002562:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8002566:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800256a:	6812      	ldr	r2, [r2, #0]
 800256c:	4413      	add	r3, r2
 800256e:	224a      	movs	r2, #74	; 0x4a
 8002570:	721a      	strb	r2, [r3, #8]
            return;
 8002572:	e1f8      	b.n	8002966 <ProcessUserInput+0xd22>
            break;
          case 1:
            USBSendString("Address set to 0b 10 01 00 1x.\n");
 8002574:	4877      	ldr	r0, [pc, #476]	; (8002754 <ProcessUserInput+0xb10>)
 8002576:	f000 fe81 	bl	800327c <USBSendString>
            Controller[UI_Controller].Sensor.Address = 0b1001001;
 800257a:	4b71      	ldr	r3, [pc, #452]	; (8002740 <ProcessUserInput+0xafc>)
 800257c:	781b      	ldrb	r3, [r3, #0]
 800257e:	461a      	mov	r2, r3
 8002580:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8002584:	fb02 f303 	mul.w	r3, r2, r3
 8002588:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800258c:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002590:	6812      	ldr	r2, [r2, #0]
 8002592:	4413      	add	r3, r2
 8002594:	2249      	movs	r2, #73	; 0x49
 8002596:	721a      	strb	r2, [r3, #8]
            return;
 8002598:	e1e5      	b.n	8002966 <ProcessUserInput+0xd22>
            break;
          case 11:
            USBSendString("Address set to 0b 10 01 01 1x.\n");
 800259a:	486f      	ldr	r0, [pc, #444]	; (8002758 <ProcessUserInput+0xb14>)
 800259c:	f000 fe6e 	bl	800327c <USBSendString>
            Controller[UI_Controller].Sensor.Address = 0b1001011;
 80025a0:	4b67      	ldr	r3, [pc, #412]	; (8002740 <ProcessUserInput+0xafc>)
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	461a      	mov	r2, r3
 80025a6:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 80025aa:	fb02 f303 	mul.w	r3, r2, r3
 80025ae:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80025b2:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80025b6:	6812      	ldr	r2, [r2, #0]
 80025b8:	4413      	add	r3, r2
 80025ba:	224b      	movs	r2, #75	; 0x4b
 80025bc:	721a      	strb	r2, [r3, #8]
            return;
 80025be:	e1d2      	b.n	8002966 <ProcessUserInput+0xd22>
            break;
          default:
            USBSendString("Invalid Address.\n");
 80025c0:	4866      	ldr	r0, [pc, #408]	; (800275c <ProcessUserInput+0xb18>)
 80025c2:	f000 fe5b 	bl	800327c <USBSendString>
            return;
 80025c6:	e1ce      	b.n	8002966 <ProcessUserInput+0xd22>
        Controller[UI_Controller].Sensor.Configured = false;
        Controller[UI_Controller].Sensor.State = 0;
        Controller[UI_Controller].PID.IntegratorCount = 0;
        break;
      case 'p':
        if (f < 0)
 80025c8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80025cc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80025d0:	edd3 7a00 	vldr	s15, [r3]
 80025d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025dc:	d503      	bpl.n	80025e6 <ProcessUserInput+0x9a2>
          USBSendString("Invalid value.");
 80025de:	4860      	ldr	r0, [pc, #384]	; (8002760 <ProcessUserInput+0xb1c>)
 80025e0:	f000 fe4c 	bl	800327c <USBSendString>
        {
          snprintf(output, 200, "kp set to %f.\n", f);
          USBSendString(output);
          Controller[UI_Controller].PID.Config.Kp = f;
        }
        return;
 80025e4:	e1bf      	b.n	8002966 <ProcessUserInput+0xd22>
          snprintf(output, 200, "kp set to %f.\n", f);
 80025e6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80025ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4618      	mov	r0, r3
 80025f2:	f7fd ffc9 	bl	8000588 <__aeabi_f2d>
 80025f6:	4602      	mov	r2, r0
 80025f8:	460b      	mov	r3, r1
 80025fa:	f107 0018 	add.w	r0, r7, #24
 80025fe:	e9cd 2300 	strd	r2, r3, [sp]
 8002602:	4a58      	ldr	r2, [pc, #352]	; (8002764 <ProcessUserInput+0xb20>)
 8002604:	21c8      	movs	r1, #200	; 0xc8
 8002606:	f00d fc9b 	bl	800ff40 <sniprintf>
          USBSendString(output);
 800260a:	f107 0318 	add.w	r3, r7, #24
 800260e:	4618      	mov	r0, r3
 8002610:	f000 fe34 	bl	800327c <USBSendString>
          Controller[UI_Controller].PID.Config.Kp = f;
 8002614:	4b4a      	ldr	r3, [pc, #296]	; (8002740 <ProcessUserInput+0xafc>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	461a      	mov	r2, r3
 800261a:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 800261e:	fb02 f303 	mul.w	r3, r2, r3
 8002622:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8002626:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800262a:	6812      	ldr	r2, [r2, #0]
 800262c:	18d1      	adds	r1, r2, r3
 800262e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002632:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	460b      	mov	r3, r1
 800263a:	f203 634c 	addw	r3, r3, #1612	; 0x64c
 800263e:	601a      	str	r2, [r3, #0]
        return;
 8002640:	e191      	b.n	8002966 <ProcessUserInput+0xd22>
        break;

      case 'i':
        if (f < 0)
 8002642:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002646:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800264a:	edd3 7a00 	vldr	s15, [r3]
 800264e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002656:	d503      	bpl.n	8002660 <ProcessUserInput+0xa1c>
          USBSendString("Invalid value.");
 8002658:	4841      	ldr	r0, [pc, #260]	; (8002760 <ProcessUserInput+0xb1c>)
 800265a:	f000 fe0f 	bl	800327c <USBSendString>
        {
          snprintf(output, 200, "ki set to %f.\n", f);
          USBSendString(output);
          Controller[UI_Controller].PID.Config.Ki = f;
        }
        return;
 800265e:	e182      	b.n	8002966 <ProcessUserInput+0xd22>
          snprintf(output, 200, "ki set to %f.\n", f);
 8002660:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002664:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4618      	mov	r0, r3
 800266c:	f7fd ff8c 	bl	8000588 <__aeabi_f2d>
 8002670:	4602      	mov	r2, r0
 8002672:	460b      	mov	r3, r1
 8002674:	f107 0018 	add.w	r0, r7, #24
 8002678:	e9cd 2300 	strd	r2, r3, [sp]
 800267c:	4a3a      	ldr	r2, [pc, #232]	; (8002768 <ProcessUserInput+0xb24>)
 800267e:	21c8      	movs	r1, #200	; 0xc8
 8002680:	f00d fc5e 	bl	800ff40 <sniprintf>
          USBSendString(output);
 8002684:	f107 0318 	add.w	r3, r7, #24
 8002688:	4618      	mov	r0, r3
 800268a:	f000 fdf7 	bl	800327c <USBSendString>
          Controller[UI_Controller].PID.Config.Ki = f;
 800268e:	4b2c      	ldr	r3, [pc, #176]	; (8002740 <ProcessUserInput+0xafc>)
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	461a      	mov	r2, r3
 8002694:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8002698:	fb02 f303 	mul.w	r3, r2, r3
 800269c:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80026a0:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80026a4:	6812      	ldr	r2, [r2, #0]
 80026a6:	18d1      	adds	r1, r2, r3
 80026a8:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80026ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	460b      	mov	r3, r1
 80026b4:	f503 63ca 	add.w	r3, r3, #1616	; 0x650
 80026b8:	601a      	str	r2, [r3, #0]
        return;
 80026ba:	e154      	b.n	8002966 <ProcessUserInput+0xd22>
        break;

      case 'd':
        if (f < 0)
 80026bc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80026c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80026c4:	edd3 7a00 	vldr	s15, [r3]
 80026c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d0:	d503      	bpl.n	80026da <ProcessUserInput+0xa96>
          USBSendString("Invalid value.");
 80026d2:	4823      	ldr	r0, [pc, #140]	; (8002760 <ProcessUserInput+0xb1c>)
 80026d4:	f000 fdd2 	bl	800327c <USBSendString>
        {
          snprintf(output, 200, "kd set to %f.\n", f);
          USBSendString(output);
          Controller[UI_Controller].PID.Config.Kd = f;
        }
        return;
 80026d8:	e145      	b.n	8002966 <ProcessUserInput+0xd22>
          snprintf(output, 200, "kd set to %f.\n", f);
 80026da:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80026de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7fd ff4f 	bl	8000588 <__aeabi_f2d>
 80026ea:	4602      	mov	r2, r0
 80026ec:	460b      	mov	r3, r1
 80026ee:	f107 0018 	add.w	r0, r7, #24
 80026f2:	e9cd 2300 	strd	r2, r3, [sp]
 80026f6:	4a1d      	ldr	r2, [pc, #116]	; (800276c <ProcessUserInput+0xb28>)
 80026f8:	21c8      	movs	r1, #200	; 0xc8
 80026fa:	f00d fc21 	bl	800ff40 <sniprintf>
          USBSendString(output);
 80026fe:	f107 0318 	add.w	r3, r7, #24
 8002702:	4618      	mov	r0, r3
 8002704:	f000 fdba 	bl	800327c <USBSendString>
          Controller[UI_Controller].PID.Config.Kd = f;
 8002708:	4b0d      	ldr	r3, [pc, #52]	; (8002740 <ProcessUserInput+0xafc>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	461a      	mov	r2, r3
 800270e:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8002712:	fb02 f303 	mul.w	r3, r2, r3
 8002716:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800271a:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800271e:	6812      	ldr	r2, [r2, #0]
 8002720:	18d1      	adds	r1, r2, r3
 8002722:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002726:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	460b      	mov	r3, r1
 800272e:	f203 6354 	addw	r3, r3, #1620	; 0x654
 8002732:	601a      	str	r2, [r3, #0]
        return;
 8002734:	e117      	b.n	8002966 <ProcessUserInput+0xd22>
 8002736:	bf00      	nop
 8002738:	08014474 	.word	0x08014474
 800273c:	08014aec 	.word	0x08014aec
 8002740:	2000000c 	.word	0x2000000c
 8002744:	08014b04 	.word	0x08014b04
 8002748:	08014b0c 	.word	0x08014b0c
 800274c:	08014b28 	.word	0x08014b28
 8002750:	08014b48 	.word	0x08014b48
 8002754:	08014b68 	.word	0x08014b68
 8002758:	08014b88 	.word	0x08014b88
 800275c:	08014ba8 	.word	0x08014ba8
 8002760:	08014bbc 	.word	0x08014bbc
 8002764:	08014bcc 	.word	0x08014bcc
 8002768:	08014bdc 	.word	0x08014bdc
 800276c:	08014bec 	.word	0x08014bec
 8002770:	44160000 	.word	0x44160000
        break;

      case 'f':
        if ((f < 0) || (f > 600))
 8002774:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002778:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800277c:	edd3 7a00 	vldr	s15, [r3]
 8002780:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002784:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002788:	d40c      	bmi.n	80027a4 <ProcessUserInput+0xb60>
 800278a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800278e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002792:	edd3 7a00 	vldr	s15, [r3]
 8002796:	ed1f 7a0a 	vldr	s14, [pc, #-40]	; 8002770 <ProcessUserInput+0xb2c>
 800279a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800279e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a2:	dd03      	ble.n	80027ac <ProcessUserInput+0xb68>
          USBSendString("Invalid value.");
 80027a4:	4872      	ldr	r0, [pc, #456]	; (8002970 <ProcessUserInput+0xd2c>)
 80027a6:	f000 fd69 	bl	800327c <USBSendString>
        {
          snprintf(output, 200, "Frequency set to %.0f (%.2f Hz).\n", f, f/40);
          USBSendString(output);
          Controller[UI_Controller].PID.Config.Frequency = f;
        }
        return;
 80027aa:	e0dc      	b.n	8002966 <ProcessUserInput+0xd22>
          snprintf(output, 200, "Frequency set to %.0f (%.2f Hz).\n", f, f/40);
 80027ac:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80027b0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7fd fee6 	bl	8000588 <__aeabi_f2d>
 80027bc:	4604      	mov	r4, r0
 80027be:	460d      	mov	r5, r1
 80027c0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80027c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80027c8:	edd3 7a00 	vldr	s15, [r3]
 80027cc:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8002974 <ProcessUserInput+0xd30>
 80027d0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80027d4:	ee16 0a90 	vmov	r0, s13
 80027d8:	f7fd fed6 	bl	8000588 <__aeabi_f2d>
 80027dc:	4602      	mov	r2, r0
 80027de:	460b      	mov	r3, r1
 80027e0:	f107 0018 	add.w	r0, r7, #24
 80027e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80027e8:	e9cd 4500 	strd	r4, r5, [sp]
 80027ec:	4a62      	ldr	r2, [pc, #392]	; (8002978 <ProcessUserInput+0xd34>)
 80027ee:	21c8      	movs	r1, #200	; 0xc8
 80027f0:	f00d fba6 	bl	800ff40 <sniprintf>
          USBSendString(output);
 80027f4:	f107 0318 	add.w	r3, r7, #24
 80027f8:	4618      	mov	r0, r3
 80027fa:	f000 fd3f 	bl	800327c <USBSendString>
          Controller[UI_Controller].PID.Config.Frequency = f;
 80027fe:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002802:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002806:	edd3 7a00 	vldr	s15, [r3]
 800280a:	4b5c      	ldr	r3, [pc, #368]	; (800297c <ProcessUserInput+0xd38>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	461a      	mov	r2, r3
 8002810:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8002814:	fb02 f303 	mul.w	r3, r2, r3
 8002818:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800281c:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002820:	6812      	ldr	r2, [r2, #0]
 8002822:	4413      	add	r3, r2
 8002824:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002828:	ee17 2a90 	vmov	r2, s15
 800282c:	b292      	uxth	r2, r2
 800282e:	f8a3 265e 	strh.w	r2, [r3, #1630]	; 0x65e
        return;
 8002832:	e098      	b.n	8002966 <ProcessUserInput+0xd22>
        break;


      case 'l':
        if (f < 0)
 8002834:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002838:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800283c:	edd3 7a00 	vldr	s15, [r3]
 8002840:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002848:	d503      	bpl.n	8002852 <ProcessUserInput+0xc0e>
          USBSendString("Invalid value.");
 800284a:	4849      	ldr	r0, [pc, #292]	; (8002970 <ProcessUserInput+0xd2c>)
 800284c:	f000 fd16 	bl	800327c <USBSendString>
        {
          snprintf(output, 200, "Li set to %f.\n", f);
          USBSendString(output);
          Controller[UI_Controller].PID.Config.Li = f;
        }
        return;
 8002850:	e089      	b.n	8002966 <ProcessUserInput+0xd22>
          snprintf(output, 200, "Li set to %f.\n", f);
 8002852:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002856:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4618      	mov	r0, r3
 800285e:	f7fd fe93 	bl	8000588 <__aeabi_f2d>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	f107 0018 	add.w	r0, r7, #24
 800286a:	e9cd 2300 	strd	r2, r3, [sp]
 800286e:	4a44      	ldr	r2, [pc, #272]	; (8002980 <ProcessUserInput+0xd3c>)
 8002870:	21c8      	movs	r1, #200	; 0xc8
 8002872:	f00d fb65 	bl	800ff40 <sniprintf>
          USBSendString(output);
 8002876:	f107 0318 	add.w	r3, r7, #24
 800287a:	4618      	mov	r0, r3
 800287c:	f000 fcfe 	bl	800327c <USBSendString>
          Controller[UI_Controller].PID.Config.Li = f;
 8002880:	4b3e      	ldr	r3, [pc, #248]	; (800297c <ProcessUserInput+0xd38>)
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	461a      	mov	r2, r3
 8002886:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 800288a:	fb02 f303 	mul.w	r3, r2, r3
 800288e:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8002892:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002896:	6812      	ldr	r2, [r2, #0]
 8002898:	18d1      	adds	r1, r2, r3
 800289a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800289e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	460b      	mov	r3, r1
 80028a6:	f503 63cb 	add.w	r3, r3, #1624	; 0x658
 80028aa:	601a      	str	r2, [r3, #0]
        return;
 80028ac:	e05b      	b.n	8002966 <ProcessUserInput+0xd22>
        break;
      case 'h':
        if (u == 0)
 80028ae:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d103      	bne.n	80028be <ProcessUserInput+0xc7a>
          USBSendString("Invalid value.");
 80028b6:	482e      	ldr	r0, [pc, #184]	; (8002970 <ProcessUserInput+0xd2c>)
 80028b8:	f000 fce0 	bl	800327c <USBSendString>
        {
          snprintf(output, 200, "History set to %u.\n", u);
          USBSendString(output);
          Controller[UI_Controller].PID.Config.History = u;
        }
        return;
 80028bc:	e053      	b.n	8002966 <ProcessUserInput+0xd22>
          snprintf(output, 200, "History set to %u.\n", u);
 80028be:	f897 3115 	ldrb.w	r3, [r7, #277]	; 0x115
 80028c2:	f107 0018 	add.w	r0, r7, #24
 80028c6:	4a2f      	ldr	r2, [pc, #188]	; (8002984 <ProcessUserInput+0xd40>)
 80028c8:	21c8      	movs	r1, #200	; 0xc8
 80028ca:	f00d fb39 	bl	800ff40 <sniprintf>
          USBSendString(output);
 80028ce:	f107 0318 	add.w	r3, r7, #24
 80028d2:	4618      	mov	r0, r3
 80028d4:	f000 fcd2 	bl	800327c <USBSendString>
          Controller[UI_Controller].PID.Config.History = u;
 80028d8:	4b28      	ldr	r3, [pc, #160]	; (800297c <ProcessUserInput+0xd38>)
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	461a      	mov	r2, r3
 80028de:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 80028e2:	fb02 f303 	mul.w	r3, r2, r3
 80028e6:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80028ea:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 80028ee:	6812      	ldr	r2, [r2, #0]
 80028f0:	4413      	add	r3, r2
 80028f2:	f897 2115 	ldrb.w	r2, [r7, #277]	; 0x115
 80028f6:	f883 265d 	strb.w	r2, [r3, #1629]	; 0x65d
        return;
 80028fa:	e034      	b.n	8002966 <ProcessUserInput+0xd22>
        break;

      case 't':
        snprintf(output, 200, "Target temperature set to %f.\n", f);
 80028fc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002900:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4618      	mov	r0, r3
 8002908:	f7fd fe3e 	bl	8000588 <__aeabi_f2d>
 800290c:	4602      	mov	r2, r0
 800290e:	460b      	mov	r3, r1
 8002910:	f107 0018 	add.w	r0, r7, #24
 8002914:	e9cd 2300 	strd	r2, r3, [sp]
 8002918:	4a1b      	ldr	r2, [pc, #108]	; (8002988 <ProcessUserInput+0xd44>)
 800291a:	21c8      	movs	r1, #200	; 0xc8
 800291c:	f00d fb10 	bl	800ff40 <sniprintf>
        USBSendString(output);
 8002920:	f107 0318 	add.w	r3, r7, #24
 8002924:	4618      	mov	r0, r3
 8002926:	f000 fca9 	bl	800327c <USBSendString>
        Controller[UI_Controller].PID.Config.TargetP = f;
 800292a:	4b14      	ldr	r3, [pc, #80]	; (800297c <ProcessUserInput+0xd38>)
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	461a      	mov	r2, r3
 8002930:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8002934:	fb02 f303 	mul.w	r3, r2, r3
 8002938:	f507 728c 	add.w	r2, r7, #280	; 0x118
 800293c:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002940:	6812      	ldr	r2, [r2, #0]
 8002942:	18d1      	adds	r1, r2, r3
 8002944:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002948:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	460b      	mov	r3, r1
 8002950:	f503 63c9 	add.w	r3, r3, #1608	; 0x648
 8002954:	601a      	str	r2, [r3, #0]
        return;
 8002956:	e006      	b.n	8002966 <ProcessUserInput+0xd22>
        break;

      default:
        break;
    }
  }
 8002958:	bf00      	nop
 800295a:	e000      	b.n	800295e <ProcessUserInput+0xd1a>
        break;
 800295c:	bf00      	nop
  USBSendString("Unknown command.\n");
 800295e:	480b      	ldr	r0, [pc, #44]	; (800298c <ProcessUserInput+0xd48>)
 8002960:	f000 fc8c 	bl	800327c <USBSendString>
  return;
 8002964:	bf00      	nop
}
 8002966:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800296a:	46bd      	mov	sp, r7
 800296c:	bdb0      	pop	{r4, r5, r7, pc}
 800296e:	bf00      	nop
 8002970:	08014bbc 	.word	0x08014bbc
 8002974:	42200000 	.word	0x42200000
 8002978:	08014bfc 	.word	0x08014bfc
 800297c:	2000000c 	.word	0x2000000c
 8002980:	08014c20 	.word	0x08014c20
 8002984:	08014c30 	.word	0x08014c30
 8002988:	08014c44 	.word	0x08014c44
 800298c:	08014c64 	.word	0x08014c64

08002990 <ShowControllerConfig>:

//Show the Configuration of a Controller
void ShowControllerConfig(struct sController* Controller)
{
 8002990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002994:	b0d1      	sub	sp, #324	; 0x144
 8002996:	af0c      	add	r7, sp, #48	; 0x30
 8002998:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800299c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80029a0:	6018      	str	r0, [r3, #0]
  char s1[12];
  char buffer[250];
  FormatTemperature(s1, Controller->PID.Config.TargetP);
 80029a2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80029a6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f503 63c9 	add.w	r3, r3, #1608	; 0x648
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fd fde8 	bl	8000588 <__aeabi_f2d>
 80029b8:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80029bc:	ec41 0b10 	vmov	d0, r0, r1
 80029c0:	4618      	mov	r0, r3
 80029c2:	f000 fb67 	bl	8003094 <FormatTemperature>
  snprintf(buffer, 200, "C%u: kp=%6.2f  kd=%6.2f  ki=%6.2f  li=%6.2f  target=%8s  history= %3u  frequency= %04u  address=", Controller->Heater,
 80029c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80029ca:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	603b      	str	r3, [r7, #0]
      Controller->PID.Config.Kp, Controller->PID.Config.Kd, Controller->PID.Config.Ki, Controller->PID.Config.Li, s1, Controller->PID.Config.History, Controller->PID.Config.Frequency);
 80029d4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80029d8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f203 634c 	addw	r3, r3, #1612	; 0x64c
 80029e2:	681b      	ldr	r3, [r3, #0]
  snprintf(buffer, 200, "C%u: kp=%6.2f  kd=%6.2f  ki=%6.2f  li=%6.2f  target=%8s  history= %3u  frequency= %04u  address=", Controller->Heater,
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fd fdcf 	bl	8000588 <__aeabi_f2d>
 80029ea:	4604      	mov	r4, r0
 80029ec:	460d      	mov	r5, r1
      Controller->PID.Config.Kp, Controller->PID.Config.Kd, Controller->PID.Config.Ki, Controller->PID.Config.Li, s1, Controller->PID.Config.History, Controller->PID.Config.Frequency);
 80029ee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80029f2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f203 6354 	addw	r3, r3, #1620	; 0x654
 80029fc:	681b      	ldr	r3, [r3, #0]
  snprintf(buffer, 200, "C%u: kp=%6.2f  kd=%6.2f  ki=%6.2f  li=%6.2f  target=%8s  history= %3u  frequency= %04u  address=", Controller->Heater,
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fd fdc2 	bl	8000588 <__aeabi_f2d>
 8002a04:	4680      	mov	r8, r0
 8002a06:	4689      	mov	r9, r1
      Controller->PID.Config.Kp, Controller->PID.Config.Kd, Controller->PID.Config.Ki, Controller->PID.Config.Li, s1, Controller->PID.Config.History, Controller->PID.Config.Frequency);
 8002a08:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002a0c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f503 63ca 	add.w	r3, r3, #1616	; 0x650
 8002a16:	681b      	ldr	r3, [r3, #0]
  snprintf(buffer, 200, "C%u: kp=%6.2f  kd=%6.2f  ki=%6.2f  li=%6.2f  target=%8s  history= %3u  frequency= %04u  address=", Controller->Heater,
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7fd fdb5 	bl	8000588 <__aeabi_f2d>
 8002a1e:	4682      	mov	sl, r0
 8002a20:	468b      	mov	fp, r1
      Controller->PID.Config.Kp, Controller->PID.Config.Kd, Controller->PID.Config.Ki, Controller->PID.Config.Li, s1, Controller->PID.Config.History, Controller->PID.Config.Frequency);
 8002a22:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002a26:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f503 63cb 	add.w	r3, r3, #1624	; 0x658
 8002a30:	681b      	ldr	r3, [r3, #0]
  snprintf(buffer, 200, "C%u: kp=%6.2f  kd=%6.2f  ki=%6.2f  li=%6.2f  target=%8s  history= %3u  frequency= %04u  address=", Controller->Heater,
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fd fda8 	bl	8000588 <__aeabi_f2d>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	460b      	mov	r3, r1
      Controller->PID.Config.Kp, Controller->PID.Config.Kd, Controller->PID.Config.Ki, Controller->PID.Config.Li, s1, Controller->PID.Config.History, Controller->PID.Config.Frequency);
 8002a3c:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8002a40:	f5a1 7186 	sub.w	r1, r1, #268	; 0x10c
 8002a44:	6809      	ldr	r1, [r1, #0]
 8002a46:	f891 165d 	ldrb.w	r1, [r1, #1629]	; 0x65d
  snprintf(buffer, 200, "C%u: kp=%6.2f  kd=%6.2f  ki=%6.2f  li=%6.2f  target=%8s  history= %3u  frequency= %04u  address=", Controller->Heater,
 8002a4a:	460e      	mov	r6, r1
      Controller->PID.Config.Kp, Controller->PID.Config.Kd, Controller->PID.Config.Ki, Controller->PID.Config.Li, s1, Controller->PID.Config.History, Controller->PID.Config.Frequency);
 8002a4c:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8002a50:	f5a1 7186 	sub.w	r1, r1, #268	; 0x10c
 8002a54:	6809      	ldr	r1, [r1, #0]
 8002a56:	f8b1 165e 	ldrh.w	r1, [r1, #1630]	; 0x65e
  snprintf(buffer, 200, "C%u: kp=%6.2f  kd=%6.2f  ki=%6.2f  li=%6.2f  target=%8s  history= %3u  frequency= %04u  address=", Controller->Heater,
 8002a5a:	f107 0008 	add.w	r0, r7, #8
 8002a5e:	910a      	str	r1, [sp, #40]	; 0x28
 8002a60:	9609      	str	r6, [sp, #36]	; 0x24
 8002a62:	f507 7182 	add.w	r1, r7, #260	; 0x104
 8002a66:	9108      	str	r1, [sp, #32]
 8002a68:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002a6c:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002a70:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002a74:	e9cd 4500 	strd	r4, r5, [sp]
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	4a23      	ldr	r2, [pc, #140]	; (8002b08 <ShowControllerConfig+0x178>)
 8002a7c:	21c8      	movs	r1, #200	; 0xc8
 8002a7e:	f00d fa5f 	bl	800ff40 <sniprintf>
  USBSendString(buffer);
 8002a82:	f107 0308 	add.w	r3, r7, #8
 8002a86:	4618      	mov	r0, r3
 8002a88:	f000 fbf8 	bl	800327c <USBSendString>
  switch (Controller->Sensor.Address & 0x03)
 8002a8c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002a90:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	7a1b      	ldrb	r3, [r3, #8]
 8002a98:	f003 0303 	and.w	r3, r3, #3
 8002a9c:	2b03      	cmp	r3, #3
 8002a9e:	d81b      	bhi.n	8002ad8 <ShowControllerConfig+0x148>
 8002aa0:	a201      	add	r2, pc, #4	; (adr r2, 8002aa8 <ShowControllerConfig+0x118>)
 8002aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa6:	bf00      	nop
 8002aa8:	08002ab9 	.word	0x08002ab9
 8002aac:	08002ac1 	.word	0x08002ac1
 8002ab0:	08002ac9 	.word	0x08002ac9
 8002ab4:	08002ad1 	.word	0x08002ad1
  {
    case 0:
      USBSendString("00");
 8002ab8:	4814      	ldr	r0, [pc, #80]	; (8002b0c <ShowControllerConfig+0x17c>)
 8002aba:	f000 fbdf 	bl	800327c <USBSendString>
      break;
 8002abe:	e00c      	b.n	8002ada <ShowControllerConfig+0x14a>
    case 1:
      USBSendString("01");
 8002ac0:	4813      	ldr	r0, [pc, #76]	; (8002b10 <ShowControllerConfig+0x180>)
 8002ac2:	f000 fbdb 	bl	800327c <USBSendString>
      break;
 8002ac6:	e008      	b.n	8002ada <ShowControllerConfig+0x14a>
    case 2:
      USBSendString("10");
 8002ac8:	4812      	ldr	r0, [pc, #72]	; (8002b14 <ShowControllerConfig+0x184>)
 8002aca:	f000 fbd7 	bl	800327c <USBSendString>
      break;
 8002ace:	e004      	b.n	8002ada <ShowControllerConfig+0x14a>
    case 3:
      USBSendString("11");
 8002ad0:	4811      	ldr	r0, [pc, #68]	; (8002b18 <ShowControllerConfig+0x188>)
 8002ad2:	f000 fbd3 	bl	800327c <USBSendString>
      break;
 8002ad6:	e000      	b.n	8002ada <ShowControllerConfig+0x14a>
    default:
      break;
 8002ad8:	bf00      	nop
  }
  if (Controller->PID.Config.Enabled)
 8002ada:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002ade:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f893 365c 	ldrb.w	r3, [r3, #1628]	; 0x65c
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d003      	beq.n	8002af4 <ShowControllerConfig+0x164>
    USBSendString("  ENABLED\n");
 8002aec:	480b      	ldr	r0, [pc, #44]	; (8002b1c <ShowControllerConfig+0x18c>)
 8002aee:	f000 fbc5 	bl	800327c <USBSendString>
  else
    USBSendString("  DISABLED\n");
}
 8002af2:	e002      	b.n	8002afa <ShowControllerConfig+0x16a>
    USBSendString("  DISABLED\n");
 8002af4:	480a      	ldr	r0, [pc, #40]	; (8002b20 <ShowControllerConfig+0x190>)
 8002af6:	f000 fbc1 	bl	800327c <USBSendString>
}
 8002afa:	bf00      	nop
 8002afc:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002b00:	46bd      	mov	sp, r7
 8002b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b06:	bf00      	nop
 8002b08:	08014c78 	.word	0x08014c78
 8002b0c:	08014cdc 	.word	0x08014cdc
 8002b10:	08014ce0 	.word	0x08014ce0
 8002b14:	08014ce4 	.word	0x08014ce4
 8002b18:	08014ce8 	.word	0x08014ce8
 8002b1c:	08014cec 	.word	0x08014cec
 8002b20:	08014cf8 	.word	0x08014cf8
 8002b24:	00000000 	.word	0x00000000

08002b28 <ShowAll>:
//Show the Status of a Controller
//@brief Show the Status of a Controller
//@param Controller The Controller to show
//@param readable If true, show the status in human readable form
void ShowAll(struct sController* Controller, bool readable)
{
 8002b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b2c:	b0bb      	sub	sp, #236	; 0xec
 8002b2e:	af18      	add	r7, sp, #96	; 0x60
 8002b30:	62f8      	str	r0, [r7, #44]	; 0x2c
 8002b32:	460b      	mov	r3, r1
 8002b34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    uint32_t ADCVal = 0;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t i;
    char target[12];
    FormatTemperature(target, Controller->PID.Config.TargetP);
 8002b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b40:	f503 63c9 	add.w	r3, r3, #1608	; 0x648
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7fd fd1e 	bl	8000588 <__aeabi_f2d>
 8002b4c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002b50:	ec41 0b10 	vmov	d0, r0, r1
 8002b54:	4618      	mov	r0, r3
 8002b56:	f000 fa9d 	bl	8003094 <FormatTemperature>
    char address[3];
    switch (Controller->Sensor.Address & 0x03)
 8002b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b5c:	7a1b      	ldrb	r3, [r3, #8]
 8002b5e:	f003 0303 	and.w	r3, r3, #3
 8002b62:	2b03      	cmp	r3, #3
 8002b64:	d832      	bhi.n	8002bcc <ShowAll+0xa4>
 8002b66:	a201      	add	r2, pc, #4	; (adr r2, 8002b6c <ShowAll+0x44>)
 8002b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b6c:	08002b7d 	.word	0x08002b7d
 8002b70:	08002b91 	.word	0x08002b91
 8002b74:	08002ba5 	.word	0x08002ba5
 8002b78:	08002bb9 	.word	0x08002bb9
    {
      case 0: strcpy(address, "00"); break;
 8002b7c:	4a52      	ldr	r2, [pc, #328]	; (8002cc8 <ShowAll+0x1a0>)
 8002b7e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002b82:	6812      	ldr	r2, [r2, #0]
 8002b84:	4611      	mov	r1, r2
 8002b86:	8019      	strh	r1, [r3, #0]
 8002b88:	3302      	adds	r3, #2
 8002b8a:	0c12      	lsrs	r2, r2, #16
 8002b8c:	701a      	strb	r2, [r3, #0]
 8002b8e:	e01e      	b.n	8002bce <ShowAll+0xa6>
      case 1: strcpy(address, "01"); break;
 8002b90:	4a4e      	ldr	r2, [pc, #312]	; (8002ccc <ShowAll+0x1a4>)
 8002b92:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002b96:	6812      	ldr	r2, [r2, #0]
 8002b98:	4611      	mov	r1, r2
 8002b9a:	8019      	strh	r1, [r3, #0]
 8002b9c:	3302      	adds	r3, #2
 8002b9e:	0c12      	lsrs	r2, r2, #16
 8002ba0:	701a      	strb	r2, [r3, #0]
 8002ba2:	e014      	b.n	8002bce <ShowAll+0xa6>
      case 2: strcpy(address, "10"); break;
 8002ba4:	4a4a      	ldr	r2, [pc, #296]	; (8002cd0 <ShowAll+0x1a8>)
 8002ba6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002baa:	6812      	ldr	r2, [r2, #0]
 8002bac:	4611      	mov	r1, r2
 8002bae:	8019      	strh	r1, [r3, #0]
 8002bb0:	3302      	adds	r3, #2
 8002bb2:	0c12      	lsrs	r2, r2, #16
 8002bb4:	701a      	strb	r2, [r3, #0]
 8002bb6:	e00a      	b.n	8002bce <ShowAll+0xa6>
      case 3: strcpy(address, "11"); break;
 8002bb8:	4a46      	ldr	r2, [pc, #280]	; (8002cd4 <ShowAll+0x1ac>)
 8002bba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002bbe:	6812      	ldr	r2, [r2, #0]
 8002bc0:	4611      	mov	r1, r2
 8002bc2:	8019      	strh	r1, [r3, #0]
 8002bc4:	3302      	adds	r3, #2
 8002bc6:	0c12      	lsrs	r2, r2, #16
 8002bc8:	701a      	strb	r2, [r3, #0]
 8002bca:	e000      	b.n	8002bce <ShowAll+0xa6>
      default: break;
 8002bcc:	bf00      	nop
    }
    char enabled[10];
    if (Controller->PID.Config.Enabled)
 8002bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd0:	f893 365c 	ldrb.w	r3, [r3, #1628]	; 0x65c
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d006      	beq.n	8002be6 <ShowAll+0xbe>
      strcpy(enabled, "ENABLED ");
 8002bd8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002bdc:	4a3e      	ldr	r2, [pc, #248]	; (8002cd8 <ShowAll+0x1b0>)
 8002bde:	ca07      	ldmia	r2, {r0, r1, r2}
 8002be0:	c303      	stmia	r3!, {r0, r1}
 8002be2:	701a      	strb	r2, [r3, #0]
 8002be4:	e005      	b.n	8002bf2 <ShowAll+0xca>
    else
      strcpy(enabled, "DISABLED");
 8002be6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002bea:	4a3c      	ldr	r2, [pc, #240]	; (8002cdc <ShowAll+0x1b4>)
 8002bec:	ca07      	ldmia	r2, {r0, r1, r2}
 8002bee:	c303      	stmia	r3!, {r0, r1}
 8002bf0:	701a      	strb	r2, [r3, #0]
    char average[12], last[12], targetp[12];
    FormatTemperature(average, Controller->Sensor.Average);
 8002bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bf4:	ed93 7b84 	vldr	d7, [r3, #528]	; 0x210
 8002bf8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002bfc:	eeb0 0a47 	vmov.f32	s0, s14
 8002c00:	eef0 0a67 	vmov.f32	s1, s15
 8002c04:	4618      	mov	r0, r3
 8002c06:	f000 fa45 	bl	8003094 <FormatTemperature>
    FormatTemperature(last, Controller->Sensor.LastTemperature);
 8002c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c0c:	ed93 7b88 	vldr	d7, [r3, #544]	; 0x220
 8002c10:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c14:	eeb0 0a47 	vmov.f32	s0, s14
 8002c18:	eef0 0a67 	vmov.f32	s1, s15
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f000 fa39 	bl	8003094 <FormatTemperature>
    FormatTemperature(targetp, Controller->PID.Config.TargetP);
 8002c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c24:	f503 63c9 	add.w	r3, r3, #1608	; 0x648
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7fd fcac 	bl	8000588 <__aeabi_f2d>
 8002c30:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002c34:	ec41 0b10 	vmov	d0, r0, r1
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f000 fa2b 	bl	8003094 <FormatTemperature>

    char sensor[15];
    switch (Controller->Sensor.State)
 8002c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c40:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
 8002c44:	2b04      	cmp	r3, #4
 8002c46:	d839      	bhi.n	8002cbc <ShowAll+0x194>
 8002c48:	a201      	add	r2, pc, #4	; (adr r2, 8002c50 <ShowAll+0x128>)
 8002c4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c4e:	bf00      	nop
 8002c50:	08002c65 	.word	0x08002c65
 8002c54:	08002c75 	.word	0x08002c75
 8002c58:	08002c87 	.word	0x08002c87
 8002c5c:	08002c9b 	.word	0x08002c9b
 8002c60:	08002ca9 	.word	0x08002ca9
    {
      case TMP117_STATE_UNKNOWN:      strcpy(sensor, "Unknown");       break;
 8002c64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c68:	4a1d      	ldr	r2, [pc, #116]	; (8002ce0 <ShowAll+0x1b8>)
 8002c6a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c6e:	e883 0003 	stmia.w	r3, {r0, r1}
 8002c72:	e024      	b.n	8002cbe <ShowAll+0x196>
      case TMP117_STATE_INITFAILED:   strcpy(sensor, "Config failed"); break;
 8002c74:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c78:	4a1a      	ldr	r2, [pc, #104]	; (8002ce4 <ShowAll+0x1bc>)
 8002c7a:	461c      	mov	r4, r3
 8002c7c:	4613      	mov	r3, r2
 8002c7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c80:	c407      	stmia	r4!, {r0, r1, r2}
 8002c82:	8023      	strh	r3, [r4, #0]
 8002c84:	e01b      	b.n	8002cbe <ShowAll+0x196>
      case TMP117_STATE_REQUESTNOACK: strcpy(sensor, "Req failed");    break;
 8002c86:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c8a:	4a17      	ldr	r2, [pc, #92]	; (8002ce8 <ShowAll+0x1c0>)
 8002c8c:	ca07      	ldmia	r2, {r0, r1, r2}
 8002c8e:	c303      	stmia	r3!, {r0, r1}
 8002c90:	801a      	strh	r2, [r3, #0]
 8002c92:	3302      	adds	r3, #2
 8002c94:	0c12      	lsrs	r2, r2, #16
 8002c96:	701a      	strb	r2, [r3, #0]
 8002c98:	e011      	b.n	8002cbe <ShowAll+0x196>
      case TMP117_STATE_RECEIVEFAIL:  strcpy(sensor, "No response");   break;
 8002c9a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c9e:	4a13      	ldr	r2, [pc, #76]	; (8002cec <ShowAll+0x1c4>)
 8002ca0:	ca07      	ldmia	r2, {r0, r1, r2}
 8002ca2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002ca6:	e00a      	b.n	8002cbe <ShowAll+0x196>
      case TMP117_STATE_VALIDTEMP:    strcpy(sensor, "OK");            break;
 8002ca8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002cac:	4a10      	ldr	r2, [pc, #64]	; (8002cf0 <ShowAll+0x1c8>)
 8002cae:	6812      	ldr	r2, [r2, #0]
 8002cb0:	4611      	mov	r1, r2
 8002cb2:	8019      	strh	r1, [r3, #0]
 8002cb4:	3302      	adds	r3, #2
 8002cb6:	0c12      	lsrs	r2, r2, #16
 8002cb8:	701a      	strb	r2, [r3, #0]
 8002cba:	e000      	b.n	8002cbe <ShowAll+0x196>
      default: break;
 8002cbc:	bf00      	nop
    }

    static char buffer[250];

    for (i=0; i<8; i++)
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 8002cc4:	e02a      	b.n	8002d1c <ShowAll+0x1f4>
 8002cc6:	bf00      	nop
 8002cc8:	08014cdc 	.word	0x08014cdc
 8002ccc:	08014ce0 	.word	0x08014ce0
 8002cd0:	08014ce4 	.word	0x08014ce4
 8002cd4:	08014ce8 	.word	0x08014ce8
 8002cd8:	08014dac 	.word	0x08014dac
 8002cdc:	08014db8 	.word	0x08014db8
 8002ce0:	08014dc4 	.word	0x08014dc4
 8002ce4:	08014dcc 	.word	0x08014dcc
 8002ce8:	08014ddc 	.word	0x08014ddc
 8002cec:	08014de8 	.word	0x08014de8
 8002cf0:	08014df4 	.word	0x08014df4
      ADCVal += ADCChannelSamples[(Controller->Heater) - 1][i];
 8002cf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	1e5a      	subs	r2, r3, #1
 8002cfa:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8002cfe:	4972      	ldr	r1, [pc, #456]	; (8002ec8 <ShowAll+0x3a0>)
 8002d00:	00d2      	lsls	r2, r2, #3
 8002d02:	4413      	add	r3, r2
 8002d04:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002d08:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8002d0c:	4413      	add	r3, r2
 8002d0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    for (i=0; i<8; i++)
 8002d12:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8002d16:	3301      	adds	r3, #1
 8002d18:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 8002d1c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 8002d20:	2b07      	cmp	r3, #7
 8002d22:	d9e7      	bls.n	8002cf4 <ShowAll+0x1cc>

    if (readable)
 8002d24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	f000 80dd 	beq.w	8002ee8 <ShowAll+0x3c0>
    {
      snprintf(buffer, 200, "C%u: kp=%5.2f   ep=% 7.1f    temp=%8s  freq: %04u  %s\n", Controller->Heater, Controller->PID.Config.Kp, 100 * Controller->PID.Ep, last, Controller->PID.Config.Frequency, enabled);
 8002d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	461e      	mov	r6, r3
 8002d34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d36:	f203 634c 	addw	r3, r3, #1612	; 0x64c
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7fd fc23 	bl	8000588 <__aeabi_f2d>
 8002d42:	4604      	mov	r4, r0
 8002d44:	460d      	mov	r5, r1
 8002d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d48:	f203 6334 	addw	r3, r3, #1588	; 0x634
 8002d4c:	edd3 7a00 	vldr	s15, [r3]
 8002d50:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8002ee4 <ShowAll+0x3bc>
 8002d54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d58:	ee17 0a90 	vmov	r0, s15
 8002d5c:	f7fd fc14 	bl	8000588 <__aeabi_f2d>
 8002d60:	4602      	mov	r2, r0
 8002d62:	460b      	mov	r3, r1
 8002d64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002d66:	f8b1 165e 	ldrh.w	r1, [r1, #1630]	; 0x65e
 8002d6a:	4608      	mov	r0, r1
 8002d6c:	f107 0164 	add.w	r1, r7, #100	; 0x64
 8002d70:	9106      	str	r1, [sp, #24]
 8002d72:	9005      	str	r0, [sp, #20]
 8002d74:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8002d78:	9104      	str	r1, [sp, #16]
 8002d7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d7e:	e9cd 4500 	strd	r4, r5, [sp]
 8002d82:	4633      	mov	r3, r6
 8002d84:	4a51      	ldr	r2, [pc, #324]	; (8002ecc <ShowAll+0x3a4>)
 8002d86:	21c8      	movs	r1, #200	; 0xc8
 8002d88:	4851      	ldr	r0, [pc, #324]	; (8002ed0 <ShowAll+0x3a8>)
 8002d8a:	f00d f8d9 	bl	800ff40 <sniprintf>
      USBSendString(buffer);
 8002d8e:	4850      	ldr	r0, [pc, #320]	; (8002ed0 <ShowAll+0x3a8>)
 8002d90:	f000 fa74 	bl	800327c <USBSendString>
      snprintf(buffer, 200,  "  : kd=%5.2f   ed=% 7.1f     avg=%8s  i2c: %2s\n", Controller->PID.Config.Kd, 100 * Controller->PID.Ed, average, address);
 8002d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d96:	f203 6354 	addw	r3, r3, #1620	; 0x654
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7fd fbf3 	bl	8000588 <__aeabi_f2d>
 8002da2:	4604      	mov	r4, r0
 8002da4:	460d      	mov	r5, r1
 8002da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002da8:	f203 633c 	addw	r3, r3, #1596	; 0x63c
 8002dac:	edd3 7a00 	vldr	s15, [r3]
 8002db0:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8002ee4 <ShowAll+0x3bc>
 8002db4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002db8:	ee17 0a90 	vmov	r0, s15
 8002dbc:	f7fd fbe4 	bl	8000588 <__aeabi_f2d>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002dc8:	9105      	str	r1, [sp, #20]
 8002dca:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002dce:	9104      	str	r1, [sp, #16]
 8002dd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002dd4:	e9cd 4500 	strd	r4, r5, [sp]
 8002dd8:	4a3e      	ldr	r2, [pc, #248]	; (8002ed4 <ShowAll+0x3ac>)
 8002dda:	21c8      	movs	r1, #200	; 0xc8
 8002ddc:	483c      	ldr	r0, [pc, #240]	; (8002ed0 <ShowAll+0x3a8>)
 8002dde:	f00d f8af 	bl	800ff40 <sniprintf>
      USBSendString(buffer);
 8002de2:	483b      	ldr	r0, [pc, #236]	; (8002ed0 <ShowAll+0x3a8>)
 8002de4:	f000 fa4a 	bl	800327c <USBSendString>
      snprintf(buffer, 200,  "  : ki=%5.2f   ei=% 7.1f  target=%8s  history=%3u\n", Controller->PID.Config.Ki, 100 * Controller->PID.Ei, target, Controller->PID.Config.History);
 8002de8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dea:	f503 63ca 	add.w	r3, r3, #1616	; 0x650
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7fd fbc9 	bl	8000588 <__aeabi_f2d>
 8002df6:	4604      	mov	r4, r0
 8002df8:	460d      	mov	r5, r1
 8002dfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dfc:	f503 63c7 	add.w	r3, r3, #1592	; 0x638
 8002e00:	edd3 7a00 	vldr	s15, [r3]
 8002e04:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8002ee4 <ShowAll+0x3bc>
 8002e08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e0c:	ee17 0a90 	vmov	r0, s15
 8002e10:	f7fd fbba 	bl	8000588 <__aeabi_f2d>
 8002e14:	4602      	mov	r2, r0
 8002e16:	460b      	mov	r3, r1
 8002e18:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002e1a:	f891 165d 	ldrb.w	r1, [r1, #1629]	; 0x65d
 8002e1e:	9105      	str	r1, [sp, #20]
 8002e20:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8002e24:	9104      	str	r1, [sp, #16]
 8002e26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002e2a:	e9cd 4500 	strd	r4, r5, [sp]
 8002e2e:	4a2a      	ldr	r2, [pc, #168]	; (8002ed8 <ShowAll+0x3b0>)
 8002e30:	21c8      	movs	r1, #200	; 0xc8
 8002e32:	4827      	ldr	r0, [pc, #156]	; (8002ed0 <ShowAll+0x3a8>)
 8002e34:	f00d f884 	bl	800ff40 <sniprintf>
      USBSendString(buffer);
 8002e38:	4825      	ldr	r0, [pc, #148]	; (8002ed0 <ShowAll+0x3a8>)
 8002e3a:	f000 fa1f 	bl	800327c <USBSendString>
      snprintf(buffer, 200,  "  : li=%5.2f  eff=% 7.1f    curr=%7.3fA  sensor: %s\n\n", Controller->PID.Config.Li, 100 * Controller->PID.Effort, ADCVal / 8 / pow(2,12) * (3.3 / 0.1), sensor);
 8002e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e40:	f503 63cb 	add.w	r3, r3, #1624	; 0x658
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7fd fb9e 	bl	8000588 <__aeabi_f2d>
 8002e4c:	4604      	mov	r4, r0
 8002e4e:	460d      	mov	r5, r1
 8002e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e52:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 8002e56:	edd3 7a00 	vldr	s15, [r3]
 8002e5a:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002ee4 <ShowAll+0x3bc>
 8002e5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e62:	ee17 0a90 	vmov	r0, s15
 8002e66:	f7fd fb8f 	bl	8000588 <__aeabi_f2d>
 8002e6a:	4680      	mov	r8, r0
 8002e6c:	4689      	mov	r9, r1
 8002e6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002e72:	08db      	lsrs	r3, r3, #3
 8002e74:	4618      	mov	r0, r3
 8002e76:	f7fd fb65 	bl	8000544 <__aeabi_ui2d>
 8002e7a:	f04f 0200 	mov.w	r2, #0
 8002e7e:	4b17      	ldr	r3, [pc, #92]	; (8002edc <ShowAll+0x3b4>)
 8002e80:	f7fd fd04 	bl	800088c <__aeabi_ddiv>
 8002e84:	4602      	mov	r2, r0
 8002e86:	460b      	mov	r3, r1
 8002e88:	4610      	mov	r0, r2
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	a30c      	add	r3, pc, #48	; (adr r3, 8002ec0 <ShowAll+0x398>)
 8002e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e92:	f7fd fbd1 	bl	8000638 <__aeabi_dmul>
 8002e96:	4602      	mov	r2, r0
 8002e98:	460b      	mov	r3, r1
 8002e9a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8002e9e:	9106      	str	r1, [sp, #24]
 8002ea0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002ea4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002ea8:	e9cd 4500 	strd	r4, r5, [sp]
 8002eac:	4a0c      	ldr	r2, [pc, #48]	; (8002ee0 <ShowAll+0x3b8>)
 8002eae:	21c8      	movs	r1, #200	; 0xc8
 8002eb0:	4807      	ldr	r0, [pc, #28]	; (8002ed0 <ShowAll+0x3a8>)
 8002eb2:	f00d f845 	bl	800ff40 <sniprintf>
      USBSendString(buffer);
 8002eb6:	4806      	ldr	r0, [pc, #24]	; (8002ed0 <ShowAll+0x3a8>)
 8002eb8:	f000 f9e0 	bl	800327c <USBSendString>
          last, average, target, address, Controller->PID.Config.History, Controller->PID.Config.Frequency, enabled, sensor);
      USBSendString(buffer);

//      HAL_Delay(1); // don't butcher our buffer before we're done with it
    }
}
 8002ebc:	e0cb      	b.n	8003056 <ShowAll+0x52e>
 8002ebe:	bf00      	nop
 8002ec0:	ffffffff 	.word	0xffffffff
 8002ec4:	40407fff 	.word	0x40407fff
 8002ec8:	200006d8 	.word	0x200006d8
 8002ecc:	08014df8 	.word	0x08014df8
 8002ed0:	20000308 	.word	0x20000308
 8002ed4:	08014e30 	.word	0x08014e30
 8002ed8:	08014e60 	.word	0x08014e60
 8002edc:	40b00000 	.word	0x40b00000
 8002ee0:	08014e94 	.word	0x08014e94
 8002ee4:	42c80000 	.word	0x42c80000
      if (Controller->Heater == 1)
 8002ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d101      	bne.n	8002ef4 <ShowAll+0x3cc>
        ShowRawHeader();
 8002ef0:	f000 f8c0 	bl	8003074 <ShowRawHeader>
          Controller->Heater, Controller->PID.Config.Kp, Controller->PID.Config.Kd, Controller->PID.Config.Ki,
 8002ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ef6:	781b      	ldrb	r3, [r3, #0]
      snprintf(buffer, 200, "C%u %5.2f %5.2f %5.2f % 7.1f % 7.1f % 7.1f % 7.1f %7.3f %8s %8s %8s  %2s  %03u  %04u  %s  %s\n",
 8002ef8:	461e      	mov	r6, r3
          Controller->Heater, Controller->PID.Config.Kp, Controller->PID.Config.Kd, Controller->PID.Config.Ki,
 8002efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002efc:	f203 634c 	addw	r3, r3, #1612	; 0x64c
 8002f00:	681b      	ldr	r3, [r3, #0]
      snprintf(buffer, 200, "C%u %5.2f %5.2f %5.2f % 7.1f % 7.1f % 7.1f % 7.1f %7.3f %8s %8s %8s  %2s  %03u  %04u  %s  %s\n",
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fd fb40 	bl	8000588 <__aeabi_f2d>
 8002f08:	e9c7 0108 	strd	r0, r1, [r7, #32]
          Controller->Heater, Controller->PID.Config.Kp, Controller->PID.Config.Kd, Controller->PID.Config.Ki,
 8002f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f0e:	f203 6354 	addw	r3, r3, #1620	; 0x654
 8002f12:	681b      	ldr	r3, [r3, #0]
      snprintf(buffer, 200, "C%u %5.2f %5.2f %5.2f % 7.1f % 7.1f % 7.1f % 7.1f %7.3f %8s %8s %8s  %2s  %03u  %04u  %s  %s\n",
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7fd fb37 	bl	8000588 <__aeabi_f2d>
 8002f1a:	e9c7 0106 	strd	r0, r1, [r7, #24]
          Controller->Heater, Controller->PID.Config.Kp, Controller->PID.Config.Kd, Controller->PID.Config.Ki,
 8002f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f20:	f503 63ca 	add.w	r3, r3, #1616	; 0x650
 8002f24:	681b      	ldr	r3, [r3, #0]
      snprintf(buffer, 200, "C%u %5.2f %5.2f %5.2f % 7.1f % 7.1f % 7.1f % 7.1f %7.3f %8s %8s %8s  %2s  %03u  %04u  %s  %s\n",
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7fd fb2e 	bl	8000588 <__aeabi_f2d>
 8002f2c:	e9c7 0104 	strd	r0, r1, [r7, #16]
          100 * Controller->PID.Ep, 100 * Controller->PID.Ed, 100 * Controller->PID.Ei, 100 * Controller->PID.Effort,
 8002f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f32:	f203 6334 	addw	r3, r3, #1588	; 0x634
 8002f36:	edd3 7a00 	vldr	s15, [r3]
 8002f3a:	ed1f 7a16 	vldr	s14, [pc, #-88]	; 8002ee4 <ShowAll+0x3bc>
 8002f3e:	ee67 7a87 	vmul.f32	s15, s15, s14
      snprintf(buffer, 200, "C%u %5.2f %5.2f %5.2f % 7.1f % 7.1f % 7.1f % 7.1f %7.3f %8s %8s %8s  %2s  %03u  %04u  %s  %s\n",
 8002f42:	ee17 0a90 	vmov	r0, s15
 8002f46:	f7fd fb1f 	bl	8000588 <__aeabi_f2d>
 8002f4a:	e9c7 0102 	strd	r0, r1, [r7, #8]
          100 * Controller->PID.Ep, 100 * Controller->PID.Ed, 100 * Controller->PID.Ei, 100 * Controller->PID.Effort,
 8002f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f50:	f203 633c 	addw	r3, r3, #1596	; 0x63c
 8002f54:	edd3 7a00 	vldr	s15, [r3]
 8002f58:	ed1f 7a1e 	vldr	s14, [pc, #-120]	; 8002ee4 <ShowAll+0x3bc>
 8002f5c:	ee67 7a87 	vmul.f32	s15, s15, s14
      snprintf(buffer, 200, "C%u %5.2f %5.2f %5.2f % 7.1f % 7.1f % 7.1f % 7.1f %7.3f %8s %8s %8s  %2s  %03u  %04u  %s  %s\n",
 8002f60:	ee17 0a90 	vmov	r0, s15
 8002f64:	f7fd fb10 	bl	8000588 <__aeabi_f2d>
 8002f68:	e9c7 0100 	strd	r0, r1, [r7]
          100 * Controller->PID.Ep, 100 * Controller->PID.Ed, 100 * Controller->PID.Ei, 100 * Controller->PID.Effort,
 8002f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f6e:	f503 63c7 	add.w	r3, r3, #1592	; 0x638
 8002f72:	edd3 7a00 	vldr	s15, [r3]
 8002f76:	ed1f 7a25 	vldr	s14, [pc, #-148]	; 8002ee4 <ShowAll+0x3bc>
 8002f7a:	ee67 7a87 	vmul.f32	s15, s15, s14
      snprintf(buffer, 200, "C%u %5.2f %5.2f %5.2f % 7.1f % 7.1f % 7.1f % 7.1f %7.3f %8s %8s %8s  %2s  %03u  %04u  %s  %s\n",
 8002f7e:	ee17 0a90 	vmov	r0, s15
 8002f82:	f7fd fb01 	bl	8000588 <__aeabi_f2d>
 8002f86:	4682      	mov	sl, r0
 8002f88:	468b      	mov	fp, r1
          100 * Controller->PID.Ep, 100 * Controller->PID.Ed, 100 * Controller->PID.Ei, 100 * Controller->PID.Effort,
 8002f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f8c:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 8002f90:	edd3 7a00 	vldr	s15, [r3]
 8002f94:	ed1f 7a2d 	vldr	s14, [pc, #-180]	; 8002ee4 <ShowAll+0x3bc>
 8002f98:	ee67 7a87 	vmul.f32	s15, s15, s14
      snprintf(buffer, 200, "C%u %5.2f %5.2f %5.2f % 7.1f % 7.1f % 7.1f % 7.1f %7.3f %8s %8s %8s  %2s  %03u  %04u  %s  %s\n",
 8002f9c:	ee17 0a90 	vmov	r0, s15
 8002fa0:	f7fd faf2 	bl	8000588 <__aeabi_f2d>
 8002fa4:	4680      	mov	r8, r0
 8002fa6:	4689      	mov	r9, r1
          ADCVal / 8 / pow(2,12) * (3.3 / 0.1),
 8002fa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002fac:	08db      	lsrs	r3, r3, #3
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7fd fac8 	bl	8000544 <__aeabi_ui2d>
 8002fb4:	f04f 0200 	mov.w	r2, #0
 8002fb8:	4b2b      	ldr	r3, [pc, #172]	; (8003068 <ShowAll+0x540>)
 8002fba:	f7fd fc67 	bl	800088c <__aeabi_ddiv>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	4610      	mov	r0, r2
 8002fc4:	4619      	mov	r1, r3
      snprintf(buffer, 200, "C%u %5.2f %5.2f %5.2f % 7.1f % 7.1f % 7.1f % 7.1f %7.3f %8s %8s %8s  %2s  %03u  %04u  %s  %s\n",
 8002fc6:	a326      	add	r3, pc, #152	; (adr r3, 8003060 <ShowAll+0x538>)
 8002fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fcc:	f7fd fb34 	bl	8000638 <__aeabi_dmul>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	460b      	mov	r3, r1
 8002fd4:	4614      	mov	r4, r2
 8002fd6:	461d      	mov	r5, r3
          last, average, target, address, Controller->PID.Config.History, Controller->PID.Config.Frequency, enabled, sensor);
 8002fd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fda:	f893 365d 	ldrb.w	r3, [r3, #1629]	; 0x65d
      snprintf(buffer, 200, "C%u %5.2f %5.2f %5.2f % 7.1f % 7.1f % 7.1f % 7.1f %7.3f %8s %8s %8s  %2s  %03u  %04u  %s  %s\n",
 8002fde:	4619      	mov	r1, r3
          last, average, target, address, Controller->PID.Config.History, Controller->PID.Config.Frequency, enabled, sensor);
 8002fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe2:	f8b3 365e 	ldrh.w	r3, [r3, #1630]	; 0x65e
      snprintf(buffer, 200, "C%u %5.2f %5.2f %5.2f % 7.1f % 7.1f % 7.1f % 7.1f %7.3f %8s %8s %8s  %2s  %03u  %04u  %s  %s\n",
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002fec:	9317      	str	r3, [sp, #92]	; 0x5c
 8002fee:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002ff2:	9316      	str	r3, [sp, #88]	; 0x58
 8002ff4:	9215      	str	r2, [sp, #84]	; 0x54
 8002ff6:	9114      	str	r1, [sp, #80]	; 0x50
 8002ff8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002ffc:	9313      	str	r3, [sp, #76]	; 0x4c
 8002ffe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003002:	9312      	str	r3, [sp, #72]	; 0x48
 8003004:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003008:	9311      	str	r3, [sp, #68]	; 0x44
 800300a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800300e:	9310      	str	r3, [sp, #64]	; 0x40
 8003010:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 8003014:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8003018:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800301c:	ed97 7b00 	vldr	d7, [r7]
 8003020:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003024:	ed97 7b02 	vldr	d7, [r7, #8]
 8003028:	ed8d 7b06 	vstr	d7, [sp, #24]
 800302c:	ed97 7b04 	vldr	d7, [r7, #16]
 8003030:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003034:	ed97 7b06 	vldr	d7, [r7, #24]
 8003038:	ed8d 7b02 	vstr	d7, [sp, #8]
 800303c:	ed97 7b08 	vldr	d7, [r7, #32]
 8003040:	ed8d 7b00 	vstr	d7, [sp]
 8003044:	4633      	mov	r3, r6
 8003046:	4a09      	ldr	r2, [pc, #36]	; (800306c <ShowAll+0x544>)
 8003048:	21c8      	movs	r1, #200	; 0xc8
 800304a:	4809      	ldr	r0, [pc, #36]	; (8003070 <ShowAll+0x548>)
 800304c:	f00c ff78 	bl	800ff40 <sniprintf>
      USBSendString(buffer);
 8003050:	4807      	ldr	r0, [pc, #28]	; (8003070 <ShowAll+0x548>)
 8003052:	f000 f913 	bl	800327c <USBSendString>
}
 8003056:	bf00      	nop
 8003058:	378c      	adds	r7, #140	; 0x8c
 800305a:	46bd      	mov	sp, r7
 800305c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003060:	ffffffff 	.word	0xffffffff
 8003064:	40407fff 	.word	0x40407fff
 8003068:	40b00000 	.word	0x40b00000
 800306c:	08014ecc 	.word	0x08014ecc
 8003070:	20000308 	.word	0x20000308

08003074 <ShowRawHeader>:


//Prints the header for the raw data
void ShowRawHeader(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
  static char buffer[250];
  snprintf(buffer, 200,  "      kp    kd    ki      ep      ed      ei  effort    curr     temp  average   target i2c hist  freq  enabled   sensor\n");
 8003078:	4a04      	ldr	r2, [pc, #16]	; (800308c <ShowRawHeader+0x18>)
 800307a:	21c8      	movs	r1, #200	; 0xc8
 800307c:	4804      	ldr	r0, [pc, #16]	; (8003090 <ShowRawHeader+0x1c>)
 800307e:	f00c ff5f 	bl	800ff40 <sniprintf>
  USBSendString(buffer);
 8003082:	4803      	ldr	r0, [pc, #12]	; (8003090 <ShowRawHeader+0x1c>)
 8003084:	f000 f8fa 	bl	800327c <USBSendString>
//  HAL_Delay(1); // don't butcher our buffer before we're done with it
}
 8003088:	bf00      	nop
 800308a:	bd80      	pop	{r7, pc}
 800308c:	08014f2c 	.word	0x08014f2c
 8003090:	20000404 	.word	0x20000404

08003094 <FormatTemperature>:


//Formats the Float to fit into the Temperature Display
void FormatTemperature(char* buffer, double temp)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b086      	sub	sp, #24
 8003098:	af02      	add	r7, sp, #8
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	ed87 0b00 	vstr	d0, [r7]
  if (temp > -100)
 80030a0:	f04f 0200 	mov.w	r2, #0
 80030a4:	4b0d      	ldr	r3, [pc, #52]	; (80030dc <FormatTemperature+0x48>)
 80030a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80030aa:	f7fd fd55 	bl	8000b58 <__aeabi_dcmpgt>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d009      	beq.n	80030c8 <FormatTemperature+0x34>
    snprintf(buffer, 10, "% 7.3fC", temp);
 80030b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80030b8:	e9cd 2300 	strd	r2, r3, [sp]
 80030bc:	4a08      	ldr	r2, [pc, #32]	; (80030e0 <FormatTemperature+0x4c>)
 80030be:	210a      	movs	r1, #10
 80030c0:	68f8      	ldr	r0, [r7, #12]
 80030c2:	f00c ff3d 	bl	800ff40 <sniprintf>
  else
    snprintf(buffer, 10, "  error ");
}
 80030c6:	e004      	b.n	80030d2 <FormatTemperature+0x3e>
    snprintf(buffer, 10, "  error ");
 80030c8:	4a06      	ldr	r2, [pc, #24]	; (80030e4 <FormatTemperature+0x50>)
 80030ca:	210a      	movs	r1, #10
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f00c ff37 	bl	800ff40 <sniprintf>
}
 80030d2:	bf00      	nop
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	bf00      	nop
 80030dc:	c0590000 	.word	0xc0590000
 80030e0:	08014fa8 	.word	0x08014fa8
 80030e4:	08014fb0 	.word	0x08014fb0

080030e8 <Controller_InitStruct>:
#include "Controller.h"




void Controller_InitStruct(struct sController* s, struct sTMP117 *t,uint8_t heater){
 80030e8:	b580      	push	{r7, lr}
 80030ea:	f5ad 6d88 	sub.w	sp, sp, #1088	; 0x440
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 80030f4:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 80030f8:	6018      	str	r0, [r3, #0]
 80030fa:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 80030fe:	f5a3 6387 	sub.w	r3, r3, #1080	; 0x438
 8003102:	6019      	str	r1, [r3, #0]
 8003104:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 8003108:	f2a3 4339 	subw	r3, r3, #1081	; 0x439
 800310c:	701a      	strb	r2, [r3, #0]
  struct sPID PID;
  PID_InitStruct(&PID);
 800310e:	f107 0310 	add.w	r3, r7, #16
 8003112:	4618      	mov	r0, r3
 8003114:	f7fe f9d4 	bl	80014c0 <PID_InitStruct>

  s->Heater = heater;
 8003118:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 800311c:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f507 6288 	add.w	r2, r7, #1088	; 0x440
 8003126:	f2a2 4239 	subw	r2, r2, #1081	; 0x439
 800312a:	7812      	ldrb	r2, [r2, #0]
 800312c:	701a      	strb	r2, [r3, #0]
  s->Sensor = *t;
 800312e:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 8003132:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f507 6288 	add.w	r2, r7, #1088	; 0x440
 800313c:	f5a2 6287 	sub.w	r2, r2, #1080	; 0x438
 8003140:	6812      	ldr	r2, [r2, #0]
 8003142:	3308      	adds	r3, #8
 8003144:	4611      	mov	r1, r2
 8003146:	f44f 720a 	mov.w	r2, #552	; 0x228
 800314a:	4618      	mov	r0, r3
 800314c:	f00b ffba 	bl	800f0c4 <memcpy>
  s->PID = PID;
 8003150:	f507 6388 	add.w	r3, r7, #1088	; 0x440
 8003154:	f2a3 4334 	subw	r3, r3, #1076	; 0x434
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f507 6288 	add.w	r2, r7, #1088	; 0x440
 800315e:	f5a2 6286 	sub.w	r2, r2, #1072	; 0x430
 8003162:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8003166:	4611      	mov	r1, r2
 8003168:	f44f 6286 	mov.w	r2, #1072	; 0x430
 800316c:	4618      	mov	r0, r3
 800316e:	f00b ffa9 	bl	800f0c4 <memcpy>
}
 8003172:	bf00      	nop
 8003174:	f507 6788 	add.w	r7, r7, #1088	; 0x440
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}

0800317c <Controller_SetHeater>:

// this doesn't sit in the struct because we want something global that the interrupt can call
//This Has been Edited so that it can be used in the TCB
void Controller_SetHeater(uint8_t heater, bool state)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	460a      	mov	r2, r1
 8003186:	71fb      	strb	r3, [r7, #7]
 8003188:	4613      	mov	r3, r2
 800318a:	71bb      	strb	r3, [r7, #6]
  //For the TCB
  uint16_t Pin;
  GPIO_TypeDef* Port;
  Port = GPIOC;
 800318c:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <Controller_SetHeater+0x40>)
 800318e:	60fb      	str	r3, [r7, #12]
  Pin = GPIO_PIN_5;
 8003190:	2320      	movs	r3, #32
 8003192:	817b      	strh	r3, [r7, #10]
  
  if (state)
 8003194:	79bb      	ldrb	r3, [r7, #6]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d006      	beq.n	80031a8 <Controller_SetHeater+0x2c>
    HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_SET);
 800319a:	897b      	ldrh	r3, [r7, #10]
 800319c:	2201      	movs	r2, #1
 800319e:	4619      	mov	r1, r3
 80031a0:	68f8      	ldr	r0, [r7, #12]
 80031a2:	f002 f85d 	bl	8005260 <HAL_GPIO_WritePin>
  else
    HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_RESET);

}
 80031a6:	e005      	b.n	80031b4 <Controller_SetHeater+0x38>
    HAL_GPIO_WritePin(Port, Pin, GPIO_PIN_RESET);
 80031a8:	897b      	ldrh	r3, [r7, #10]
 80031aa:	2200      	movs	r2, #0
 80031ac:	4619      	mov	r1, r3
 80031ae:	68f8      	ldr	r0, [r7, #12]
 80031b0:	f002 f856 	bl	8005260 <HAL_GPIO_WritePin>
}
 80031b4:	bf00      	nop
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	40020800 	.word	0x40020800

080031c0 <Controller_WipeConfig>:

void Controller_WipeConfig(struct sController* Controller)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b082      	sub	sp, #8
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]

  Controller_InitStruct(Controller, &Controller->Sensor, 0);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3308      	adds	r3, #8
 80031cc:	2200      	movs	r2, #0
 80031ce:	4619      	mov	r1, r3
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff ff89 	bl	80030e8 <Controller_InitStruct>
  printf("Cannot Save No EEPROM");
 80031d6:	4803      	ldr	r0, [pc, #12]	; (80031e4 <Controller_WipeConfig+0x24>)
 80031d8:	f00c fe1e 	bl	800fe18 <iprintf>
}
 80031dc:	bf00      	nop
 80031de:	3708      	adds	r7, #8
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	08014fbc 	.word	0x08014fbc

080031e8 <Controller_Step>:



void Controller_Step(struct sController* Controller)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  uint8_t i = Controller->Heater - 1;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	3b01      	subs	r3, #1
 80031f6:	75fb      	strb	r3, [r7, #23]
  float temp, eff;
  if (Controller->PID.Config.Enabled == false)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	f893 365c 	ldrb.w	r3, [r3, #1628]	; 0x65c
 80031fe:	f083 0301 	eor.w	r3, r3, #1
 8003202:	b2db      	uxtb	r3, r3
 8003204:	2b00      	cmp	r3, #0
 8003206:	d003      	beq.n	8003210 <Controller_Step+0x28>
  {
    HeaterDwell = 100; // duty cycle of 0, disabled
 8003208:	4b1a      	ldr	r3, [pc, #104]	; (8003274 <Controller_Step+0x8c>)
 800320a:	2264      	movs	r2, #100	; 0x64
 800320c:	701a      	strb	r2, [r3, #0]
    return;
 800320e:	e02d      	b.n	800326c <Controller_Step+0x84>
  }
  if (Controller->Sensor.State != TMP117_STATE_VALIDTEMP)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f893 321b 	ldrb.w	r3, [r3, #539]	; 0x21b
 8003216:	2b04      	cmp	r3, #4
 8003218:	d003      	beq.n	8003222 <Controller_Step+0x3a>
  {
    HeaterDwell = 100; // duty cycle of 0, disabled
 800321a:	4b16      	ldr	r3, [pc, #88]	; (8003274 <Controller_Step+0x8c>)
 800321c:	2264      	movs	r2, #100	; 0x64
 800321e:	701a      	strb	r2, [r3, #0]
    return;
 8003220:	e024      	b.n	800326c <Controller_Step+0x84>
  }

  temp = Controller->Sensor.Average;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	e9d3 2384 	ldrd	r2, r3, [r3, #528]	; 0x210
 8003228:	4610      	mov	r0, r2
 800322a:	4619      	mov	r1, r3
 800322c:	f7fd fcfc 	bl	8000c28 <__aeabi_d2f>
 8003230:	4603      	mov	r3, r0
 8003232:	613b      	str	r3, [r7, #16]
  eff = PID_CalculateEffort(&Controller->PID, temp);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800323a:	ed97 0a04 	vldr	s0, [r7, #16]
 800323e:	4618      	mov	r0, r3
 8003240:	f7fe fa7c 	bl	800173c <PID_CalculateEffort>
 8003244:	ed87 0a03 	vstr	s0, [r7, #12]
  // dwell is a value between 0 and 100 which tells the heater controller how many
  // heater ticks the heater spends off. A complete heater cycle is 200 ticks.
  // For a 40% duty cycle (effort), dwell becomes 60, making the heater off for 60,
  // on for 80, and off for another 60. This weird design causes heaters with
  // different effort values to turn on and off at different times.
  HeaterDwell = 100 * (1 - eff);
 8003248:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800324c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003250:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003254:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8003278 <Controller_Step+0x90>
 8003258:	ee67 7a87 	vmul.f32	s15, s15, s14
 800325c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003260:	edc7 7a00 	vstr	s15, [r7]
 8003264:	783b      	ldrb	r3, [r7, #0]
 8003266:	b2da      	uxtb	r2, r3
 8003268:	4b02      	ldr	r3, [pc, #8]	; (8003274 <Controller_Step+0x8c>)
 800326a:	701a      	strb	r2, [r3, #0]
}
 800326c:	3718      	adds	r7, #24
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	20000010 	.word	0x20000010
 8003278:	42c80000 	.word	0x42c80000

0800327c <USBSendString>:
   }
   return --i;
}

void USBSendString(char* buf)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  int i, res;
  for (i=0;i<50; i++)
 8003284:	2300      	movs	r3, #0
 8003286:	60fb      	str	r3, [r7, #12]
 8003288:	e013      	b.n	80032b2 <USBSendString+0x36>
  {
    res = CDC_Transmit_FS((uint8_t *)buf, strlen(buf));
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f7fc ffba 	bl	8000204 <strlen>
 8003290:	4603      	mov	r3, r0
 8003292:	b29b      	uxth	r3, r3
 8003294:	4619      	mov	r1, r3
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f00b fa8e 	bl	800e7b8 <CDC_Transmit_FS>
 800329c:	4603      	mov	r3, r0
 800329e:	60bb      	str	r3, [r7, #8]
    if (res == USBD_OK)
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d009      	beq.n	80032ba <USBSendString+0x3e>
      return;

    HAL_Delay(1);
 80032a6:	2001      	movs	r0, #1
 80032a8:	f001 fa3e 	bl	8004728 <HAL_Delay>
  for (i=0;i<50; i++)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	3301      	adds	r3, #1
 80032b0:	60fb      	str	r3, [r7, #12]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2b31      	cmp	r3, #49	; 0x31
 80032b6:	dde8      	ble.n	800328a <USBSendString+0xe>
 80032b8:	e000      	b.n	80032bc <USBSendString+0x40>
      return;
 80032ba:	bf00      	nop
  }
}
 80032bc:	3710      	adds	r7, #16
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}
	...

080032c4 <InitDWTTimer>:

void InitDWTTimer(void)
{
 80032c4:	b480      	push	{r7}
 80032c6:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80032c8:	4b09      	ldr	r3, [pc, #36]	; (80032f0 <InitDWTTimer+0x2c>)
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	4a08      	ldr	r2, [pc, #32]	; (80032f0 <InitDWTTimer+0x2c>)
 80032ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032d2:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0; // reset the counter
 80032d4:	4b07      	ldr	r3, [pc, #28]	; (80032f4 <InitDWTTimer+0x30>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk ; // enable the counter
 80032da:	4b06      	ldr	r3, [pc, #24]	; (80032f4 <InitDWTTimer+0x30>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a05      	ldr	r2, [pc, #20]	; (80032f4 <InitDWTTimer+0x30>)
 80032e0:	f043 0301 	orr.w	r3, r3, #1
 80032e4:	6013      	str	r3, [r2, #0]
}
 80032e6:	bf00      	nop
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr
 80032f0:	e000edf0 	.word	0xe000edf0
 80032f4:	e0001000 	.word	0xe0001000

080032f8 <Delay_us>:

void Delay_us(uint32_t us)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  volatile uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8003300:	4b0d      	ldr	r3, [pc, #52]	; (8003338 <Delay_us+0x40>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a0d      	ldr	r2, [pc, #52]	; (800333c <Delay_us+0x44>)
 8003306:	fba2 2303 	umull	r2, r3, r2, r3
 800330a:	0c9b      	lsrs	r3, r3, #18
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	fb02 f303 	mul.w	r3, r2, r3
 8003312:	60fb      	str	r3, [r7, #12]
  volatile uint32_t start = DWT->CYCCNT;
 8003314:	4b0a      	ldr	r3, [pc, #40]	; (8003340 <Delay_us+0x48>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	60bb      	str	r3, [r7, #8]
  do  {
  } while((DWT->CYCCNT - start) < cycles);
 800331a:	4b09      	ldr	r3, [pc, #36]	; (8003340 <Delay_us+0x48>)
 800331c:	685a      	ldr	r2, [r3, #4]
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	1ad2      	subs	r2, r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	429a      	cmp	r2, r3
 8003326:	d3f8      	bcc.n	800331a <Delay_us+0x22>
}
 8003328:	bf00      	nop
 800332a:	bf00      	nop
 800332c:	3714      	adds	r7, #20
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	20000014 	.word	0x20000014
 800333c:	431bde83 	.word	0x431bde83
 8003340:	e0001000 	.word	0xe0001000

08003344 <replacestr>:
    return un.u;
}

// in-place string replacement which only works if the new string is smaller than the old string
void replacestr(uint8_t *buffer, const char *search, const char *replace)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b08a      	sub	sp, #40	; 0x28
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
     char *sp;
     char* line = (char*) buffer;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	627b      	str	r3, [r7, #36]	; 0x24
     if ((sp = strstr(line, search)) == NULL) {
 8003354:	68b9      	ldr	r1, [r7, #8]
 8003356:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003358:	f00c feb7 	bl	80100ca <strstr>
 800335c:	6238      	str	r0, [r7, #32]
 800335e:	6a3b      	ldr	r3, [r7, #32]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d023      	beq.n	80033ac <replacestr+0x68>
         return;
     }
     int search_len = strlen(search);
 8003364:	68b8      	ldr	r0, [r7, #8]
 8003366:	f7fc ff4d 	bl	8000204 <strlen>
 800336a:	4603      	mov	r3, r0
 800336c:	61fb      	str	r3, [r7, #28]
     int replace_len = strlen(replace);
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7fc ff48 	bl	8000204 <strlen>
 8003374:	4603      	mov	r3, r0
 8003376:	61bb      	str	r3, [r7, #24]
     int tail_len = strlen(sp+search_len);
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	6a3a      	ldr	r2, [r7, #32]
 800337c:	4413      	add	r3, r2
 800337e:	4618      	mov	r0, r3
 8003380:	f7fc ff40 	bl	8000204 <strlen>
 8003384:	4603      	mov	r3, r0
 8003386:	617b      	str	r3, [r7, #20]

     memmove(sp+replace_len,sp+search_len,tail_len+1);
 8003388:	69bb      	ldr	r3, [r7, #24]
 800338a:	6a3a      	ldr	r2, [r7, #32]
 800338c:	18d0      	adds	r0, r2, r3
 800338e:	69fb      	ldr	r3, [r7, #28]
 8003390:	6a3a      	ldr	r2, [r7, #32]
 8003392:	18d1      	adds	r1, r2, r3
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	3301      	adds	r3, #1
 8003398:	461a      	mov	r2, r3
 800339a:	f00b fea1 	bl	800f0e0 <memmove>
     memcpy(sp, replace, replace_len);
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	461a      	mov	r2, r3
 80033a2:	6879      	ldr	r1, [r7, #4]
 80033a4:	6a38      	ldr	r0, [r7, #32]
 80033a6:	f00b fe8d 	bl	800f0c4 <memcpy>
 80033aa:	e000      	b.n	80033ae <replacestr+0x6a>
         return;
 80033ac:	bf00      	nop
}
 80033ae:	3728      	adds	r7, #40	; 0x28
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}

080033b4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80033bc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80033c0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d013      	beq.n	80033f4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80033cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80033d0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80033d4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00b      	beq.n	80033f4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80033dc:	e000      	b.n	80033e0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80033de:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80033e0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d0f9      	beq.n	80033de <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80033ea:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	b2d2      	uxtb	r2, r2
 80033f2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80033f4:	687b      	ldr	r3, [r7, #4]
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
	...

08003404 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//This Intterupot is called every .25ms Will Toggle the State of the Dac Channels
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim2 )
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	4a6e      	ldr	r2, [pc, #440]	; (80035c8 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d149      	bne.n	80034a8 <HAL_TIM_PeriodElapsedCallback+0xa4>
  {
    //Syncronous Update of the DACs
    for (int i = 0; i < 6; i++){
 8003414:	2300      	movs	r3, #0
 8003416:	60fb      	str	r3, [r7, #12]
 8003418:	e041      	b.n	800349e <HAL_TIM_PeriodElapsedCallback+0x9a>
      if(TCB.DAC8718.DAC_Channels[i].enabled){
 800341a:	4a6c      	ldr	r2, [pc, #432]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	33ce      	adds	r3, #206	; 0xce
 8003420:	00db      	lsls	r3, r3, #3
 8003422:	4413      	add	r3, r2
 8003424:	7a9b      	ldrb	r3, [r3, #10]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d036      	beq.n	8003498 <HAL_TIM_PeriodElapsedCallback+0x94>
        if(TCB.DAC8718.DAC_Channels[i].state_high){
 800342a:	4a68      	ldr	r2, [pc, #416]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	33ce      	adds	r3, #206	; 0xce
 8003430:	00db      	lsls	r3, r3, #3
 8003432:	4413      	add	r3, r2
 8003434:	7a5b      	ldrb	r3, [r3, #9]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d017      	beq.n	800346a <HAL_TIM_PeriodElapsedCallback+0x66>

          Set_DAC_Value(&TCB.DAC8718, TCB.DAC8718.DAC_Channels[i].DAC_number, TCB.DAC8718.DAC_Channels[i].lower_bound);
 800343a:	4a64      	ldr	r2, [pc, #400]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	33ce      	adds	r3, #206	; 0xce
 8003440:	00db      	lsls	r3, r3, #3
 8003442:	4413      	add	r3, r2
 8003444:	7a19      	ldrb	r1, [r3, #8]
 8003446:	4a61      	ldr	r2, [pc, #388]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	33ce      	adds	r3, #206	; 0xce
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	4413      	add	r3, r2
 8003450:	88db      	ldrh	r3, [r3, #6]
 8003452:	461a      	mov	r2, r3
 8003454:	485e      	ldr	r0, [pc, #376]	; (80035d0 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8003456:	f7fd fee7 	bl	8001228 <Set_DAC_Value>
          TCB.DAC8718.DAC_Channels[i].state_high = false;
 800345a:	4a5c      	ldr	r2, [pc, #368]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	33ce      	adds	r3, #206	; 0xce
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	4413      	add	r3, r2
 8003464:	2200      	movs	r2, #0
 8003466:	725a      	strb	r2, [r3, #9]
 8003468:	e016      	b.n	8003498 <HAL_TIM_PeriodElapsedCallback+0x94>
        }else{
          Set_DAC_Value(&TCB.DAC8718, TCB.DAC8718.DAC_Channels[i].DAC_number, TCB.DAC8718.DAC_Channels[i].upper_bound);
 800346a:	4a58      	ldr	r2, [pc, #352]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	33ce      	adds	r3, #206	; 0xce
 8003470:	00db      	lsls	r3, r3, #3
 8003472:	4413      	add	r3, r2
 8003474:	7a19      	ldrb	r1, [r3, #8]
 8003476:	4a55      	ldr	r2, [pc, #340]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	33ce      	adds	r3, #206	; 0xce
 800347c:	00db      	lsls	r3, r3, #3
 800347e:	4413      	add	r3, r2
 8003480:	889b      	ldrh	r3, [r3, #4]
 8003482:	461a      	mov	r2, r3
 8003484:	4852      	ldr	r0, [pc, #328]	; (80035d0 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8003486:	f7fd fecf 	bl	8001228 <Set_DAC_Value>
          TCB.DAC8718.DAC_Channels[i].state_high = true;
 800348a:	4a50      	ldr	r2, [pc, #320]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	33ce      	adds	r3, #206	; 0xce
 8003490:	00db      	lsls	r3, r3, #3
 8003492:	4413      	add	r3, r2
 8003494:	2201      	movs	r2, #1
 8003496:	725a      	strb	r2, [r3, #9]
    for (int i = 0; i < 6; i++){
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	3301      	adds	r3, #1
 800349c:	60fb      	str	r3, [r7, #12]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2b05      	cmp	r3, #5
 80034a2:	ddba      	ble.n	800341a <HAL_TIM_PeriodElapsedCallback+0x16>
        }
      }
    

    }
    Syncronous_Update();
 80034a4:	f7fd ff5f 	bl	8001366 <Syncronous_Update>
  }


//--------------------This is from Damons Code-----------------------
  uint8_t i;
  if (htim->Instance == htim3.Instance)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	4b49      	ldr	r3, [pc, #292]	; (80035d4 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d123      	bne.n	80034fc <HAL_TIM_PeriodElapsedCallback+0xf8>
  {
    HeaterSubtick += HeaterFrequency;
 80034b4:	4b48      	ldr	r3, [pc, #288]	; (80035d8 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 80034b6:	881b      	ldrh	r3, [r3, #0]
 80034b8:	b29a      	uxth	r2, r3
 80034ba:	4b48      	ldr	r3, [pc, #288]	; (80035dc <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80034bc:	881b      	ldrh	r3, [r3, #0]
 80034be:	b29b      	uxth	r3, r3
 80034c0:	4413      	add	r3, r2
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	4b45      	ldr	r3, [pc, #276]	; (80035dc <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80034c6:	801a      	strh	r2, [r3, #0]
    if (HeaterSubtick > 1000){
 80034c8:	4b44      	ldr	r3, [pc, #272]	; (80035dc <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80034ca:	881b      	ldrh	r3, [r3, #0]
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80034d2:	d913      	bls.n	80034fc <HAL_TIM_PeriodElapsedCallback+0xf8>
        HeaterTick = (HeaterTick + 1) % 200;
 80034d4:	4b42      	ldr	r3, [pc, #264]	; (80035e0 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80034d6:	881b      	ldrh	r3, [r3, #0]
 80034d8:	b29b      	uxth	r3, r3
 80034da:	3301      	adds	r3, #1
 80034dc:	4a41      	ldr	r2, [pc, #260]	; (80035e4 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80034de:	fb82 1203 	smull	r1, r2, r2, r3
 80034e2:	1191      	asrs	r1, r2, #6
 80034e4:	17da      	asrs	r2, r3, #31
 80034e6:	1a8a      	subs	r2, r1, r2
 80034e8:	21c8      	movs	r1, #200	; 0xc8
 80034ea:	fb01 f202 	mul.w	r2, r1, r2
 80034ee:	1a9a      	subs	r2, r3, r2
 80034f0:	b292      	uxth	r2, r2
 80034f2:	4b3b      	ldr	r3, [pc, #236]	; (80035e0 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80034f4:	801a      	strh	r2, [r3, #0]
        HeaterSubtick = 0;
 80034f6:	4b39      	ldr	r3, [pc, #228]	; (80035dc <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	801a      	strh	r2, [r3, #0]
    }
  }

  if ((HeaterTick > HeaterDwell)&& (HeaterTick < (200 - HeaterDwell))){
 80034fc:	4b3a      	ldr	r3, [pc, #232]	; (80035e8 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80034fe:	781b      	ldrb	r3, [r3, #0]
 8003500:	b2db      	uxtb	r3, r3
 8003502:	b29a      	uxth	r2, r3
 8003504:	4b36      	ldr	r3, [pc, #216]	; (80035e0 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8003506:	881b      	ldrh	r3, [r3, #0]
 8003508:	b29b      	uxth	r3, r3
 800350a:	429a      	cmp	r2, r3
 800350c:	d210      	bcs.n	8003530 <HAL_TIM_PeriodElapsedCallback+0x12c>
 800350e:	4b34      	ldr	r3, [pc, #208]	; (80035e0 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8003510:	881b      	ldrh	r3, [r3, #0]
 8003512:	b29b      	uxth	r3, r3
 8003514:	461a      	mov	r2, r3
 8003516:	4b34      	ldr	r3, [pc, #208]	; (80035e8 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	b2db      	uxtb	r3, r3
 800351c:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 8003520:	429a      	cmp	r2, r3
 8003522:	da05      	bge.n	8003530 <HAL_TIM_PeriodElapsedCallback+0x12c>
        Controller_SetHeater(i, true);
 8003524:	7afb      	ldrb	r3, [r7, #11]
 8003526:	2101      	movs	r1, #1
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff fe27 	bl	800317c <Controller_SetHeater>
 800352e:	e004      	b.n	800353a <HAL_TIM_PeriodElapsedCallback+0x136>
  }else{
        Controller_SetHeater(i, false);
 8003530:	7afb      	ldrb	r3, [r7, #11]
 8003532:	2100      	movs	r1, #0
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff fe21 	bl	800317c <Controller_SetHeater>
  }

  //Removed ADC stuff

  if (htim->Instance == htim4.Instance)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	4b2b      	ldr	r3, [pc, #172]	; (80035ec <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	429a      	cmp	r2, r3
 8003544:	d13c      	bne.n	80035c0 <HAL_TIM_PeriodElapsedCallback+0x1bc>
  {
    ClockTick = (ClockTick + 1) % 100;
 8003546:	4b2a      	ldr	r3, [pc, #168]	; (80035f0 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	b2db      	uxtb	r3, r3
 800354c:	3301      	adds	r3, #1
 800354e:	4a25      	ldr	r2, [pc, #148]	; (80035e4 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8003550:	fb82 1203 	smull	r1, r2, r2, r3
 8003554:	1151      	asrs	r1, r2, #5
 8003556:	17da      	asrs	r2, r3, #31
 8003558:	1a8a      	subs	r2, r1, r2
 800355a:	2164      	movs	r1, #100	; 0x64
 800355c:	fb01 f202 	mul.w	r2, r1, r2
 8003560:	1a9a      	subs	r2, r3, r2
 8003562:	b2d2      	uxtb	r2, r2
 8003564:	4b22      	ldr	r3, [pc, #136]	; (80035f0 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8003566:	701a      	strb	r2, [r3, #0]
    // this should be after the ClockTick increment
    if (ClockTick == 0)
 8003568:	4b21      	ldr	r3, [pc, #132]	; (80035f0 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	b2db      	uxtb	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d106      	bne.n	8003580 <HAL_TIM_PeriodElapsedCallback+0x17c>
      ElapsedSeconds++;
 8003572:	4b20      	ldr	r3, [pc, #128]	; (80035f4 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8003574:	881b      	ldrh	r3, [r3, #0]
 8003576:	b29b      	uxth	r3, r3
 8003578:	3301      	adds	r3, #1
 800357a:	b29a      	uxth	r2, r3
 800357c:	4b1d      	ldr	r3, [pc, #116]	; (80035f4 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800357e:	801a      	strh	r2, [r3, #0]

    if (++Ticks_TMP117 >= 13)
 8003580:	4b1d      	ldr	r3, [pc, #116]	; (80035f8 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	b2db      	uxtb	r3, r3
 8003586:	3301      	adds	r3, #1
 8003588:	b2db      	uxtb	r3, r3
 800358a:	4a1b      	ldr	r2, [pc, #108]	; (80035f8 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 800358c:	4619      	mov	r1, r3
 800358e:	7011      	strb	r1, [r2, #0]
 8003590:	2b0c      	cmp	r3, #12
 8003592:	d905      	bls.n	80035a0 <HAL_TIM_PeriodElapsedCallback+0x19c>
    {
      Ticks_TMP117 = 0;
 8003594:	4b18      	ldr	r3, [pc, #96]	; (80035f8 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8003596:	2200      	movs	r2, #0
 8003598:	701a      	strb	r2, [r3, #0]
      DoSampleTMP117 = true;
 800359a:	4b18      	ldr	r3, [pc, #96]	; (80035fc <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 800359c:	2201      	movs	r2, #1
 800359e:	701a      	strb	r2, [r3, #0]
    }

    if (++Ticks_CalculatePWM >= 100)
 80035a0:	4b17      	ldr	r3, [pc, #92]	; (8003600 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	3301      	adds	r3, #1
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	4a15      	ldr	r2, [pc, #84]	; (8003600 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80035ac:	4619      	mov	r1, r3
 80035ae:	7011      	strb	r1, [r2, #0]
 80035b0:	2b63      	cmp	r3, #99	; 0x63
 80035b2:	d905      	bls.n	80035c0 <HAL_TIM_PeriodElapsedCallback+0x1bc>
    {
      Ticks_CalculatePWM = 0;
 80035b4:	4b12      	ldr	r3, [pc, #72]	; (8003600 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	701a      	strb	r2, [r3, #0]
      DoCalculatePWM = true;
 80035ba:	4b12      	ldr	r3, [pc, #72]	; (8003604 <HAL_TIM_PeriodElapsedCallback+0x200>)
 80035bc:	2201      	movs	r2, #1
 80035be:	701a      	strb	r2, [r3, #0]
    }

  }

  //--------------------End Damons Code-----------------------
}
 80035c0:	bf00      	nop
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	200005f4 	.word	0x200005f4
 80035cc:	20000758 	.word	0x20000758
 80035d0:	20000db8 	.word	0x20000db8
 80035d4:	2000063c 	.word	0x2000063c
 80035d8:	2000000e 	.word	0x2000000e
 80035dc:	200006d0 	.word	0x200006d0
 80035e0:	200006ce 	.word	0x200006ce
 80035e4:	51eb851f 	.word	0x51eb851f
 80035e8:	20000010 	.word	0x20000010
 80035ec:	20000684 	.word	0x20000684
 80035f0:	200006d4 	.word	0x200006d4
 80035f4:	200006d6 	.word	0x200006d6
 80035f8:	200006d2 	.word	0x200006d2
 80035fc:	200006cc 	.word	0x200006cc
 8003600:	200006d3 	.word	0x200006d3
 8003604:	200006cd 	.word	0x200006cd

08003608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b090      	sub	sp, #64	; 0x40
 800360c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800360e:	f001 f819 	bl	8004644 <HAL_Init>
  /* USER CODE BEGIN Init */
  
  //This Should Initialize the TCB 7 TMP117s and the DAC8718
  //New Code

  StringFIFOInit(&USBFIFO);
 8003612:	4873      	ldr	r0, [pc, #460]	; (80037e0 <main+0x1d8>)
 8003614:	f000 fe38 	bl	8004288 <StringFIFOInit>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003618:	f000 f8fe 	bl	8003818 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */


  InitDWTTimer(); // we need this for delay_us
 800361c:	f7ff fe52 	bl	80032c4 <InitDWTTimer>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003620:	f000 fb14 	bl	8003c4c <MX_GPIO_Init>
  MX_ADC1_Init();
 8003624:	f000 f962 	bl	80038ec <MX_ADC1_Init>
  MX_SPI4_Init();
 8003628:	f000 f9f2 	bl	8003a10 <MX_SPI4_Init>
  MX_I2C1_Init();
 800362c:	f000 f9b0 	bl	8003990 <MX_I2C1_Init>
  MX_TIM2_Init();
 8003630:	f000 fa24 	bl	8003a7c <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 8003634:	f00b f802 	bl	800e63c <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8003638:	f000 fa6c 	bl	8003b14 <MX_TIM3_Init>
  MX_TIM4_Init();
 800363c:	f000 fab8 	bl	8003bb0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  TCB_InitStruct(&TCB, &hi2c1, &hspi4);
 8003640:	4a68      	ldr	r2, [pc, #416]	; (80037e4 <main+0x1dc>)
 8003642:	4969      	ldr	r1, [pc, #420]	; (80037e8 <main+0x1e0>)
 8003644:	4869      	ldr	r0, [pc, #420]	; (80037ec <main+0x1e4>)
 8003646:	f7fe fab5 	bl	8001bb4 <TCB_InitStruct>
  HAL_Delay(500);
 800364a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800364e:	f001 f86b 	bl	8004728 <HAL_Delay>
  printf("-- REBOOT --\n");
 8003652:	4867      	ldr	r0, [pc, #412]	; (80037f0 <main+0x1e8>)
 8003654:	f00c fc66 	bl	800ff24 <puts>

// if you rearrange the PID.CONFIG struct, you should force rewriting defaults
  // over the EEPROM on next startup. This will *probably* be caught by checking
  // the address of the last controller rather than the first.
  //Welcome to OOP hell
  if (!(TCB.Controller.Sensor.Address & 0b1001000)) // if the stored address is not valid, we probably have invalid data.
 8003658:	4b64      	ldr	r3, [pc, #400]	; (80037ec <main+0x1e4>)
 800365a:	7a1b      	ldrb	r3, [r3, #8]
 800365c:	f003 0348 	and.w	r3, r3, #72	; 0x48
 8003660:	2b00      	cmp	r3, #0
 8003662:	d102      	bne.n	800366a <main+0x62>
  {
    printf("The configuration is invalid. Rewriting defaults.");
 8003664:	4863      	ldr	r0, [pc, #396]	; (80037f4 <main+0x1ec>)
 8003666:	f00c fbd7 	bl	800fe18 <iprintf>
  }

  TMP117_Configure(&TCB.Controller.Sensor);
 800366a:	4863      	ldr	r0, [pc, #396]	; (80037f8 <main+0x1f0>)
 800366c:	f7fe f970 	bl	8001950 <TMP117_Configure>

  HAL_TIM_Base_Start_IT(&htim3); // Heater Timer
 8003670:	4862      	ldr	r0, [pc, #392]	; (80037fc <main+0x1f4>)
 8003672:	f006 ff9b 	bl	800a5ac <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4); // Main Timer
 8003676:	4862      	ldr	r0, [pc, #392]	; (8003800 <main+0x1f8>)
 8003678:	f006 ff98 	bl	800a5ac <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  float voltage = 0;
 800367c:	f04f 0300 	mov.w	r3, #0
 8003680:	60bb      	str	r3, [r7, #8]
  float voltage2 = 0;
 8003682:	f04f 0300 	mov.w	r3, #0
 8003686:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf("Hello\r\n");
 8003688:	485e      	ldr	r0, [pc, #376]	; (8003804 <main+0x1fc>)
 800368a:	f00c fc4b 	bl	800ff24 <puts>
	  
    //Cycle through the DAC channels and set them to the opposite state and increase and decrease the voltage
    for (voltage = 0; voltage < TCB.DAC8718.max_peak2peak; voltage += 0.1){
 800368e:	f04f 0300 	mov.w	r3, #0
 8003692:	60bb      	str	r3, [r7, #8]
 8003694:	e044      	b.n	8003720 <main+0x118>
		  for(uint8_t j = 0; j < 3; j++){
 8003696:	2300      	movs	r3, #0
 8003698:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800369c:	e00c      	b.n	80036b8 <main+0xb0>
			  Set_Voltage_Peak_to_Peak(&TCB.DAC8718, j, &voltage);
 800369e:	f107 0208 	add.w	r2, r7, #8
 80036a2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80036a6:	4619      	mov	r1, r3
 80036a8:	4857      	ldr	r0, [pc, #348]	; (8003808 <main+0x200>)
 80036aa:	f7fd fe93 	bl	80013d4 <Set_Voltage_Peak_to_Peak>
		  for(uint8_t j = 0; j < 3; j++){
 80036ae:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80036b2:	3301      	adds	r3, #1
 80036b4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80036b8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d9ee      	bls.n	800369e <main+0x96>
		  }
		  voltage2 = TCB.DAC8718.max_peak2peak - voltage;
 80036c0:	4b4a      	ldr	r3, [pc, #296]	; (80037ec <main+0x1e4>)
 80036c2:	f503 63ce 	add.w	r3, r3, #1648	; 0x670
 80036c6:	ed93 7a00 	vldr	s14, [r3]
 80036ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80036ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036d2:	edc7 7a01 	vstr	s15, [r7, #4]
		  for(uint8_t j = 3; j < 6; j++){
 80036d6:	2303      	movs	r3, #3
 80036d8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80036dc:	e00b      	b.n	80036f6 <main+0xee>
			  Set_Voltage_Peak_to_Peak(&TCB.DAC8718, j, &voltage2);
 80036de:	1d3a      	adds	r2, r7, #4
 80036e0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80036e4:	4619      	mov	r1, r3
 80036e6:	4848      	ldr	r0, [pc, #288]	; (8003808 <main+0x200>)
 80036e8:	f7fd fe74 	bl	80013d4 <Set_Voltage_Peak_to_Peak>
		  for(uint8_t j = 3; j < 6; j++){
 80036ec:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80036f0:	3301      	adds	r3, #1
 80036f2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80036f6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80036fa:	2b05      	cmp	r3, #5
 80036fc:	d9ef      	bls.n	80036de <main+0xd6>
    for (voltage = 0; voltage < TCB.DAC8718.max_peak2peak; voltage += 0.1){
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	4618      	mov	r0, r3
 8003702:	f7fc ff41 	bl	8000588 <__aeabi_f2d>
 8003706:	a334      	add	r3, pc, #208	; (adr r3, 80037d8 <main+0x1d0>)
 8003708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800370c:	f7fc fdde 	bl	80002cc <__adddf3>
 8003710:	4602      	mov	r2, r0
 8003712:	460b      	mov	r3, r1
 8003714:	4610      	mov	r0, r2
 8003716:	4619      	mov	r1, r3
 8003718:	f7fd fa86 	bl	8000c28 <__aeabi_d2f>
 800371c:	4603      	mov	r3, r0
 800371e:	60bb      	str	r3, [r7, #8]
 8003720:	4b32      	ldr	r3, [pc, #200]	; (80037ec <main+0x1e4>)
 8003722:	f503 63ce 	add.w	r3, r3, #1648	; 0x670
 8003726:	ed93 7a00 	vldr	s14, [r3]
 800372a:	edd7 7a02 	vldr	s15, [r7, #8]
 800372e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003736:	dcae      	bgt.n	8003696 <main+0x8e>
		  }
		  //HAL_Delay(100);
	  }
    //Set the heater to the opposite state its currently in
    set_heater(!get_heater());
 8003738:	f7fd feb2 	bl	80014a0 <get_heater>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	bf14      	ite	ne
 8003742:	2301      	movne	r3, #1
 8003744:	2300      	moveq	r3, #0
 8003746:	b2db      	uxtb	r3, r3
 8003748:	f083 0301 	eor.w	r3, r3, #1
 800374c:	b2db      	uxtb	r3, r3
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	b2db      	uxtb	r3, r3
 8003754:	4618      	mov	r0, r3
 8003756:	f7fd fe89 	bl	800146c <set_heater>



    //-------- Damons Code ----------------------
    // we keep a global copy of this for the timer interrupt
    HeaterFrequency = TCB.Controller.PID.Config.Frequency;
 800375a:	4b24      	ldr	r3, [pc, #144]	; (80037ec <main+0x1e4>)
 800375c:	f8b3 265e 	ldrh.w	r2, [r3, #1630]	; 0x65e
 8003760:	4b2a      	ldr	r3, [pc, #168]	; (800380c <main+0x204>)
 8003762:	801a      	strh	r2, [r3, #0]

    if (TCB.Controller.Sensor.Errors > 10)
 8003764:	4b21      	ldr	r3, [pc, #132]	; (80037ec <main+0x1e4>)
 8003766:	f8b3 322a 	ldrh.w	r3, [r3, #554]	; 0x22a
 800376a:	2b0a      	cmp	r3, #10
 800376c:	d901      	bls.n	8003772 <main+0x16a>
      MX_I2C1_Init();
 800376e:	f000 f90f 	bl	8003990 <MX_I2C1_Init>

    if (DoSampleTMP117)
 8003772:	4b27      	ldr	r3, [pc, #156]	; (8003810 <main+0x208>)
 8003774:	781b      	ldrb	r3, [r3, #0]
 8003776:	b2db      	uxtb	r3, r3
 8003778:	2b00      	cmp	r3, #0
 800377a:	d00e      	beq.n	800379a <main+0x192>
    {
      DoSampleTMP117 = false;
 800377c:	4b24      	ldr	r3, [pc, #144]	; (8003810 <main+0x208>)
 800377e:	2200      	movs	r2, #0
 8003780:	701a      	strb	r2, [r3, #0]
      if (TCB.Controller.Sensor.Configured){
 8003782:	4b1a      	ldr	r3, [pc, #104]	; (80037ec <main+0x1e4>)
 8003784:	f893 3218 	ldrb.w	r3, [r3, #536]	; 0x218
 8003788:	2b00      	cmp	r3, #0
 800378a:	d003      	beq.n	8003794 <main+0x18c>
          TMP117_GetTemperature(&TCB.Controller.Sensor);
 800378c:	481a      	ldr	r0, [pc, #104]	; (80037f8 <main+0x1f0>)
 800378e:	f7fe f925 	bl	80019dc <TMP117_GetTemperature>
 8003792:	e002      	b.n	800379a <main+0x192>
      }else{
          TMP117_Configure(&TCB.Controller.Sensor);
 8003794:	4818      	ldr	r0, [pc, #96]	; (80037f8 <main+0x1f0>)
 8003796:	f7fe f8db 	bl	8001950 <TMP117_Configure>
      }
    }


    if (DoCalculatePWM)
 800379a:	4b1e      	ldr	r3, [pc, #120]	; (8003814 <main+0x20c>)
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d005      	beq.n	80037b0 <main+0x1a8>
    {
      DoCalculatePWM = false;
 80037a4:	4b1b      	ldr	r3, [pc, #108]	; (8003814 <main+0x20c>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	701a      	strb	r2, [r3, #0]
      Controller_Step(&TCB.Controller);
 80037aa:	4810      	ldr	r0, [pc, #64]	; (80037ec <main+0x1e4>)
 80037ac:	f7ff fd1c 	bl	80031e8 <Controller_Step>
    }

    if (StringFIFORemove(&USBFIFO, buffer) == 0)
 80037b0:	f107 030c 	add.w	r3, r7, #12
 80037b4:	4619      	mov	r1, r3
 80037b6:	480a      	ldr	r0, [pc, #40]	; (80037e0 <main+0x1d8>)
 80037b8:	f000 fda4 	bl	8004304 <StringFIFORemove>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	f47f af62 	bne.w	8003688 <main+0x80>
    {
      ProcessUserInput(&TCB.Controller, buffer);
 80037c4:	f107 030c 	add.w	r3, r7, #12
 80037c8:	4619      	mov	r1, r3
 80037ca:	4808      	ldr	r0, [pc, #32]	; (80037ec <main+0x1e4>)
 80037cc:	f7fe fa3a 	bl	8001c44 <ProcessUserInput>
	  printf("Hello\r\n");
 80037d0:	e75a      	b.n	8003688 <main+0x80>
 80037d2:	bf00      	nop
 80037d4:	f3af 8000 	nop.w
 80037d8:	9999999a 	.word	0x9999999a
 80037dc:	3fb99999 	.word	0x3fb99999
 80037e0:	20001d28 	.word	0x20001d28
 80037e4:	2000059c 	.word	0x2000059c
 80037e8:	20000548 	.word	0x20000548
 80037ec:	20000758 	.word	0x20000758
 80037f0:	08014fd4 	.word	0x08014fd4
 80037f4:	08014fe4 	.word	0x08014fe4
 80037f8:	20000760 	.word	0x20000760
 80037fc:	2000063c 	.word	0x2000063c
 8003800:	20000684 	.word	0x20000684
 8003804:	08015018 	.word	0x08015018
 8003808:	20000db8 	.word	0x20000db8
 800380c:	2000000e 	.word	0x2000000e
 8003810:	200006cc 	.word	0x200006cc
 8003814:	200006cd 	.word	0x200006cd

08003818 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b094      	sub	sp, #80	; 0x50
 800381c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800381e:	f107 0320 	add.w	r3, r7, #32
 8003822:	2230      	movs	r2, #48	; 0x30
 8003824:	2100      	movs	r1, #0
 8003826:	4618      	mov	r0, r3
 8003828:	f00b fc74 	bl	800f114 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800382c:	f107 030c 	add.w	r3, r7, #12
 8003830:	2200      	movs	r2, #0
 8003832:	601a      	str	r2, [r3, #0]
 8003834:	605a      	str	r2, [r3, #4]
 8003836:	609a      	str	r2, [r3, #8]
 8003838:	60da      	str	r2, [r3, #12]
 800383a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800383c:	2300      	movs	r3, #0
 800383e:	60bb      	str	r3, [r7, #8]
 8003840:	4b28      	ldr	r3, [pc, #160]	; (80038e4 <SystemClock_Config+0xcc>)
 8003842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003844:	4a27      	ldr	r2, [pc, #156]	; (80038e4 <SystemClock_Config+0xcc>)
 8003846:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800384a:	6413      	str	r3, [r2, #64]	; 0x40
 800384c:	4b25      	ldr	r3, [pc, #148]	; (80038e4 <SystemClock_Config+0xcc>)
 800384e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003854:	60bb      	str	r3, [r7, #8]
 8003856:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003858:	2300      	movs	r3, #0
 800385a:	607b      	str	r3, [r7, #4]
 800385c:	4b22      	ldr	r3, [pc, #136]	; (80038e8 <SystemClock_Config+0xd0>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a21      	ldr	r2, [pc, #132]	; (80038e8 <SystemClock_Config+0xd0>)
 8003862:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003866:	6013      	str	r3, [r2, #0]
 8003868:	4b1f      	ldr	r3, [pc, #124]	; (80038e8 <SystemClock_Config+0xd0>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003870:	607b      	str	r3, [r7, #4]
 8003872:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003874:	2301      	movs	r3, #1
 8003876:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003878:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800387c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800387e:	2302      	movs	r3, #2
 8003880:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003882:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003886:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003888:	2304      	movs	r3, #4
 800388a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800388c:	23a8      	movs	r3, #168	; 0xa8
 800388e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003890:	2302      	movs	r3, #2
 8003892:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8003894:	2307      	movs	r3, #7
 8003896:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003898:	f107 0320 	add.w	r3, r7, #32
 800389c:	4618      	mov	r0, r3
 800389e:	f005 fc61 	bl	8009164 <HAL_RCC_OscConfig>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d001      	beq.n	80038ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80038a8:	f000 fb14 	bl	8003ed4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80038ac:	230f      	movs	r3, #15
 80038ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80038b0:	2302      	movs	r3, #2
 80038b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80038b4:	2300      	movs	r3, #0
 80038b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80038b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80038bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80038be:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80038c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80038c4:	f107 030c 	add.w	r3, r7, #12
 80038c8:	2105      	movs	r1, #5
 80038ca:	4618      	mov	r0, r3
 80038cc:	f005 fec2 	bl	8009654 <HAL_RCC_ClockConfig>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80038d6:	f000 fafd 	bl	8003ed4 <Error_Handler>
  }
}
 80038da:	bf00      	nop
 80038dc:	3750      	adds	r7, #80	; 0x50
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	40023800 	.word	0x40023800
 80038e8:	40007000 	.word	0x40007000

080038ec <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80038f2:	463b      	mov	r3, r7
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	605a      	str	r2, [r3, #4]
 80038fa:	609a      	str	r2, [r3, #8]
 80038fc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80038fe:	4b21      	ldr	r3, [pc, #132]	; (8003984 <MX_ADC1_Init+0x98>)
 8003900:	4a21      	ldr	r2, [pc, #132]	; (8003988 <MX_ADC1_Init+0x9c>)
 8003902:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003904:	4b1f      	ldr	r3, [pc, #124]	; (8003984 <MX_ADC1_Init+0x98>)
 8003906:	2200      	movs	r2, #0
 8003908:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800390a:	4b1e      	ldr	r3, [pc, #120]	; (8003984 <MX_ADC1_Init+0x98>)
 800390c:	2200      	movs	r2, #0
 800390e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003910:	4b1c      	ldr	r3, [pc, #112]	; (8003984 <MX_ADC1_Init+0x98>)
 8003912:	2200      	movs	r2, #0
 8003914:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003916:	4b1b      	ldr	r3, [pc, #108]	; (8003984 <MX_ADC1_Init+0x98>)
 8003918:	2200      	movs	r2, #0
 800391a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800391c:	4b19      	ldr	r3, [pc, #100]	; (8003984 <MX_ADC1_Init+0x98>)
 800391e:	2200      	movs	r2, #0
 8003920:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003924:	4b17      	ldr	r3, [pc, #92]	; (8003984 <MX_ADC1_Init+0x98>)
 8003926:	2200      	movs	r2, #0
 8003928:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800392a:	4b16      	ldr	r3, [pc, #88]	; (8003984 <MX_ADC1_Init+0x98>)
 800392c:	4a17      	ldr	r2, [pc, #92]	; (800398c <MX_ADC1_Init+0xa0>)
 800392e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003930:	4b14      	ldr	r3, [pc, #80]	; (8003984 <MX_ADC1_Init+0x98>)
 8003932:	2200      	movs	r2, #0
 8003934:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003936:	4b13      	ldr	r3, [pc, #76]	; (8003984 <MX_ADC1_Init+0x98>)
 8003938:	2201      	movs	r2, #1
 800393a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800393c:	4b11      	ldr	r3, [pc, #68]	; (8003984 <MX_ADC1_Init+0x98>)
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003944:	4b0f      	ldr	r3, [pc, #60]	; (8003984 <MX_ADC1_Init+0x98>)
 8003946:	2201      	movs	r2, #1
 8003948:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800394a:	480e      	ldr	r0, [pc, #56]	; (8003984 <MX_ADC1_Init+0x98>)
 800394c:	f000 ff10 	bl	8004770 <HAL_ADC_Init>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8003956:	f000 fabd 	bl	8003ed4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800395a:	230e      	movs	r3, #14
 800395c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800395e:	2301      	movs	r3, #1
 8003960:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003962:	2300      	movs	r3, #0
 8003964:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003966:	463b      	mov	r3, r7
 8003968:	4619      	mov	r1, r3
 800396a:	4806      	ldr	r0, [pc, #24]	; (8003984 <MX_ADC1_Init+0x98>)
 800396c:	f000 ff44 	bl	80047f8 <HAL_ADC_ConfigChannel>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8003976:	f000 faad 	bl	8003ed4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800397a:	bf00      	nop
 800397c:	3710      	adds	r7, #16
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	20000500 	.word	0x20000500
 8003988:	40012000 	.word	0x40012000
 800398c:	0f000001 	.word	0x0f000001

08003990 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003994:	4b1b      	ldr	r3, [pc, #108]	; (8003a04 <MX_I2C1_Init+0x74>)
 8003996:	4a1c      	ldr	r2, [pc, #112]	; (8003a08 <MX_I2C1_Init+0x78>)
 8003998:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800399a:	4b1a      	ldr	r3, [pc, #104]	; (8003a04 <MX_I2C1_Init+0x74>)
 800399c:	4a1b      	ldr	r2, [pc, #108]	; (8003a0c <MX_I2C1_Init+0x7c>)
 800399e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80039a0:	4b18      	ldr	r3, [pc, #96]	; (8003a04 <MX_I2C1_Init+0x74>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80039a6:	4b17      	ldr	r3, [pc, #92]	; (8003a04 <MX_I2C1_Init+0x74>)
 80039a8:	2200      	movs	r2, #0
 80039aa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80039ac:	4b15      	ldr	r3, [pc, #84]	; (8003a04 <MX_I2C1_Init+0x74>)
 80039ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80039b2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80039b4:	4b13      	ldr	r3, [pc, #76]	; (8003a04 <MX_I2C1_Init+0x74>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80039ba:	4b12      	ldr	r3, [pc, #72]	; (8003a04 <MX_I2C1_Init+0x74>)
 80039bc:	2200      	movs	r2, #0
 80039be:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80039c0:	4b10      	ldr	r3, [pc, #64]	; (8003a04 <MX_I2C1_Init+0x74>)
 80039c2:	2200      	movs	r2, #0
 80039c4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80039c6:	4b0f      	ldr	r3, [pc, #60]	; (8003a04 <MX_I2C1_Init+0x74>)
 80039c8:	2200      	movs	r2, #0
 80039ca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80039cc:	480d      	ldr	r0, [pc, #52]	; (8003a04 <MX_I2C1_Init+0x74>)
 80039ce:	f001 fc61 	bl	8005294 <HAL_I2C_Init>
 80039d2:	4603      	mov	r3, r0
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d001      	beq.n	80039dc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80039d8:	f000 fa7c 	bl	8003ed4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80039dc:	2100      	movs	r1, #0
 80039de:	4809      	ldr	r0, [pc, #36]	; (8003a04 <MX_I2C1_Init+0x74>)
 80039e0:	f004 f8c8 	bl	8007b74 <HAL_I2CEx_ConfigAnalogFilter>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d001      	beq.n	80039ee <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80039ea:	f000 fa73 	bl	8003ed4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80039ee:	2100      	movs	r1, #0
 80039f0:	4804      	ldr	r0, [pc, #16]	; (8003a04 <MX_I2C1_Init+0x74>)
 80039f2:	f004 f8fb 	bl	8007bec <HAL_I2CEx_ConfigDigitalFilter>
 80039f6:	4603      	mov	r3, r0
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d001      	beq.n	8003a00 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80039fc:	f000 fa6a 	bl	8003ed4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003a00:	bf00      	nop
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	20000548 	.word	0x20000548
 8003a08:	40005400 	.word	0x40005400
 8003a0c:	000186a0 	.word	0x000186a0

08003a10 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8003a14:	4b17      	ldr	r3, [pc, #92]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a16:	4a18      	ldr	r2, [pc, #96]	; (8003a78 <MX_SPI4_Init+0x68>)
 8003a18:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003a1a:	4b16      	ldr	r3, [pc, #88]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003a20:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8003a22:	4b14      	ldr	r3, [pc, #80]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a24:	2200      	movs	r2, #0
 8003a26:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a28:	4b12      	ldr	r3, [pc, #72]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a2e:	4b11      	ldr	r3, [pc, #68]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a30:	2200      	movs	r2, #0
 8003a32:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003a34:	4b0f      	ldr	r3, [pc, #60]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a36:	2201      	movs	r2, #1
 8003a38:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003a3a:	4b0e      	ldr	r3, [pc, #56]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a40:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003a42:	4b0c      	ldr	r3, [pc, #48]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a44:	2220      	movs	r2, #32
 8003a46:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a48:	4b0a      	ldr	r3, [pc, #40]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a4e:	4b09      	ldr	r3, [pc, #36]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a54:	4b07      	ldr	r3, [pc, #28]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8003a5a:	4b06      	ldr	r3, [pc, #24]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a5c:	220a      	movs	r2, #10
 8003a5e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003a60:	4804      	ldr	r0, [pc, #16]	; (8003a74 <MX_SPI4_Init+0x64>)
 8003a62:	f006 f803 	bl	8009a6c <HAL_SPI_Init>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d001      	beq.n	8003a70 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8003a6c:	f000 fa32 	bl	8003ed4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003a70:	bf00      	nop
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	2000059c 	.word	0x2000059c
 8003a78:	40013400 	.word	0x40013400

08003a7c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a82:	f107 0308 	add.w	r3, r7, #8
 8003a86:	2200      	movs	r2, #0
 8003a88:	601a      	str	r2, [r3, #0]
 8003a8a:	605a      	str	r2, [r3, #4]
 8003a8c:	609a      	str	r2, [r3, #8]
 8003a8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a90:	463b      	mov	r3, r7
 8003a92:	2200      	movs	r2, #0
 8003a94:	601a      	str	r2, [r3, #0]
 8003a96:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003a98:	4b1d      	ldr	r3, [pc, #116]	; (8003b10 <MX_TIM2_Init+0x94>)
 8003a9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003a9e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 420;
 8003aa0:	4b1b      	ldr	r3, [pc, #108]	; (8003b10 <MX_TIM2_Init+0x94>)
 8003aa2:	f44f 72d2 	mov.w	r2, #420	; 0x1a4
 8003aa6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003aa8:	4b19      	ldr	r3, [pc, #100]	; (8003b10 <MX_TIM2_Init+0x94>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50;
 8003aae:	4b18      	ldr	r3, [pc, #96]	; (8003b10 <MX_TIM2_Init+0x94>)
 8003ab0:	2232      	movs	r2, #50	; 0x32
 8003ab2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ab4:	4b16      	ldr	r3, [pc, #88]	; (8003b10 <MX_TIM2_Init+0x94>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003aba:	4b15      	ldr	r3, [pc, #84]	; (8003b10 <MX_TIM2_Init+0x94>)
 8003abc:	2280      	movs	r2, #128	; 0x80
 8003abe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003ac0:	4813      	ldr	r0, [pc, #76]	; (8003b10 <MX_TIM2_Init+0x94>)
 8003ac2:	f006 fd23 	bl	800a50c <HAL_TIM_Base_Init>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d001      	beq.n	8003ad0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003acc:	f000 fa02 	bl	8003ed4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ad0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ad4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003ad6:	f107 0308 	add.w	r3, r7, #8
 8003ada:	4619      	mov	r1, r3
 8003adc:	480c      	ldr	r0, [pc, #48]	; (8003b10 <MX_TIM2_Init+0x94>)
 8003ade:	f006 fedd 	bl	800a89c <HAL_TIM_ConfigClockSource>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d001      	beq.n	8003aec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003ae8:	f000 f9f4 	bl	8003ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003aec:	2300      	movs	r3, #0
 8003aee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003af0:	2300      	movs	r3, #0
 8003af2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003af4:	463b      	mov	r3, r7
 8003af6:	4619      	mov	r1, r3
 8003af8:	4805      	ldr	r0, [pc, #20]	; (8003b10 <MX_TIM2_Init+0x94>)
 8003afa:	f007 f8f9 	bl	800acf0 <HAL_TIMEx_MasterConfigSynchronization>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003b04:	f000 f9e6 	bl	8003ed4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003b08:	bf00      	nop
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	200005f4 	.word	0x200005f4

08003b14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b086      	sub	sp, #24
 8003b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b1a:	f107 0308 	add.w	r3, r7, #8
 8003b1e:	2200      	movs	r2, #0
 8003b20:	601a      	str	r2, [r3, #0]
 8003b22:	605a      	str	r2, [r3, #4]
 8003b24:	609a      	str	r2, [r3, #8]
 8003b26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b28:	463b      	mov	r3, r7
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003b30:	4b1d      	ldr	r3, [pc, #116]	; (8003ba8 <MX_TIM3_Init+0x94>)
 8003b32:	4a1e      	ldr	r2, [pc, #120]	; (8003bac <MX_TIM3_Init+0x98>)
 8003b34:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1680;
 8003b36:	4b1c      	ldr	r3, [pc, #112]	; (8003ba8 <MX_TIM3_Init+0x94>)
 8003b38:	f44f 62d2 	mov.w	r2, #1680	; 0x690
 8003b3c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b3e:	4b1a      	ldr	r3, [pc, #104]	; (8003ba8 <MX_TIM3_Init+0x94>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 8003b44:	4b18      	ldr	r3, [pc, #96]	; (8003ba8 <MX_TIM3_Init+0x94>)
 8003b46:	2264      	movs	r2, #100	; 0x64
 8003b48:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003b4a:	4b17      	ldr	r3, [pc, #92]	; (8003ba8 <MX_TIM3_Init+0x94>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003b50:	4b15      	ldr	r3, [pc, #84]	; (8003ba8 <MX_TIM3_Init+0x94>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003b56:	4814      	ldr	r0, [pc, #80]	; (8003ba8 <MX_TIM3_Init+0x94>)
 8003b58:	f006 fcd8 	bl	800a50c <HAL_TIM_Base_Init>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d001      	beq.n	8003b66 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003b62:	f000 f9b7 	bl	8003ed4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003b66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b6a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003b6c:	f107 0308 	add.w	r3, r7, #8
 8003b70:	4619      	mov	r1, r3
 8003b72:	480d      	ldr	r0, [pc, #52]	; (8003ba8 <MX_TIM3_Init+0x94>)
 8003b74:	f006 fe92 	bl	800a89c <HAL_TIM_ConfigClockSource>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003b7e:	f000 f9a9 	bl	8003ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b82:	2300      	movs	r3, #0
 8003b84:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b86:	2300      	movs	r3, #0
 8003b88:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003b8a:	463b      	mov	r3, r7
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	4806      	ldr	r0, [pc, #24]	; (8003ba8 <MX_TIM3_Init+0x94>)
 8003b90:	f007 f8ae 	bl	800acf0 <HAL_TIMEx_MasterConfigSynchronization>
 8003b94:	4603      	mov	r3, r0
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d001      	beq.n	8003b9e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003b9a:	f000 f99b 	bl	8003ed4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003b9e:	bf00      	nop
 8003ba0:	3718      	adds	r7, #24
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	2000063c 	.word	0x2000063c
 8003bac:	40000400 	.word	0x40000400

08003bb0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b086      	sub	sp, #24
 8003bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003bb6:	f107 0308 	add.w	r3, r7, #8
 8003bba:	2200      	movs	r2, #0
 8003bbc:	601a      	str	r2, [r3, #0]
 8003bbe:	605a      	str	r2, [r3, #4]
 8003bc0:	609a      	str	r2, [r3, #8]
 8003bc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003bc4:	463b      	mov	r3, r7
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003bcc:	4b1d      	ldr	r3, [pc, #116]	; (8003c44 <MX_TIM4_Init+0x94>)
 8003bce:	4a1e      	ldr	r2, [pc, #120]	; (8003c48 <MX_TIM4_Init+0x98>)
 8003bd0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4200;
 8003bd2:	4b1c      	ldr	r3, [pc, #112]	; (8003c44 <MX_TIM4_Init+0x94>)
 8003bd4:	f241 0268 	movw	r2, #4200	; 0x1068
 8003bd8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003bda:	4b1a      	ldr	r3, [pc, #104]	; (8003c44 <MX_TIM4_Init+0x94>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 8003be0:	4b18      	ldr	r3, [pc, #96]	; (8003c44 <MX_TIM4_Init+0x94>)
 8003be2:	2264      	movs	r2, #100	; 0x64
 8003be4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8003be6:	4b17      	ldr	r3, [pc, #92]	; (8003c44 <MX_TIM4_Init+0x94>)
 8003be8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bec:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003bee:	4b15      	ldr	r3, [pc, #84]	; (8003c44 <MX_TIM4_Init+0x94>)
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003bf4:	4813      	ldr	r0, [pc, #76]	; (8003c44 <MX_TIM4_Init+0x94>)
 8003bf6:	f006 fc89 	bl	800a50c <HAL_TIM_Base_Init>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d001      	beq.n	8003c04 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8003c00:	f000 f968 	bl	8003ed4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003c04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c08:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003c0a:	f107 0308 	add.w	r3, r7, #8
 8003c0e:	4619      	mov	r1, r3
 8003c10:	480c      	ldr	r0, [pc, #48]	; (8003c44 <MX_TIM4_Init+0x94>)
 8003c12:	f006 fe43 	bl	800a89c <HAL_TIM_ConfigClockSource>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8003c1c:	f000 f95a 	bl	8003ed4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c20:	2300      	movs	r3, #0
 8003c22:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c24:	2300      	movs	r3, #0
 8003c26:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003c28:	463b      	mov	r3, r7
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	4805      	ldr	r0, [pc, #20]	; (8003c44 <MX_TIM4_Init+0x94>)
 8003c2e:	f007 f85f 	bl	800acf0 <HAL_TIMEx_MasterConfigSynchronization>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8003c38:	f000 f94c 	bl	8003ed4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003c3c:	bf00      	nop
 8003c3e:	3718      	adds	r7, #24
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	20000684 	.word	0x20000684
 8003c48:	40000800 	.word	0x40000800

08003c4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b08c      	sub	sp, #48	; 0x30
 8003c50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c52:	f107 031c 	add.w	r3, r7, #28
 8003c56:	2200      	movs	r2, #0
 8003c58:	601a      	str	r2, [r3, #0]
 8003c5a:	605a      	str	r2, [r3, #4]
 8003c5c:	609a      	str	r2, [r3, #8]
 8003c5e:	60da      	str	r2, [r3, #12]
 8003c60:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c62:	2300      	movs	r3, #0
 8003c64:	61bb      	str	r3, [r7, #24]
 8003c66:	4b7d      	ldr	r3, [pc, #500]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c6a:	4a7c      	ldr	r2, [pc, #496]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003c6c:	f043 0310 	orr.w	r3, r3, #16
 8003c70:	6313      	str	r3, [r2, #48]	; 0x30
 8003c72:	4b7a      	ldr	r3, [pc, #488]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c76:	f003 0310 	and.w	r3, r3, #16
 8003c7a:	61bb      	str	r3, [r7, #24]
 8003c7c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003c7e:	2300      	movs	r3, #0
 8003c80:	617b      	str	r3, [r7, #20]
 8003c82:	4b76      	ldr	r3, [pc, #472]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c86:	4a75      	ldr	r2, [pc, #468]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003c88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c8e:	4b73      	ldr	r3, [pc, #460]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c96:	617b      	str	r3, [r7, #20]
 8003c98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	613b      	str	r3, [r7, #16]
 8003c9e:	4b6f      	ldr	r3, [pc, #444]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca2:	4a6e      	ldr	r2, [pc, #440]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003ca4:	f043 0301 	orr.w	r3, r3, #1
 8003ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8003caa:	4b6c      	ldr	r3, [pc, #432]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	613b      	str	r3, [r7, #16]
 8003cb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60fb      	str	r3, [r7, #12]
 8003cba:	4b68      	ldr	r3, [pc, #416]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbe:	4a67      	ldr	r2, [pc, #412]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003cc0:	f043 0304 	orr.w	r3, r3, #4
 8003cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8003cc6:	4b65      	ldr	r3, [pc, #404]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cca:	f003 0304 	and.w	r3, r3, #4
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	60bb      	str	r3, [r7, #8]
 8003cd6:	4b61      	ldr	r3, [pc, #388]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cda:	4a60      	ldr	r2, [pc, #384]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003cdc:	f043 0308 	orr.w	r3, r3, #8
 8003ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ce2:	4b5e      	ldr	r3, [pc, #376]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	60bb      	str	r3, [r7, #8]
 8003cec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cee:	2300      	movs	r3, #0
 8003cf0:	607b      	str	r3, [r7, #4]
 8003cf2:	4b5a      	ldr	r3, [pc, #360]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf6:	4a59      	ldr	r2, [pc, #356]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003cf8:	f043 0302 	orr.w	r3, r3, #2
 8003cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cfe:	4b57      	ldr	r3, [pc, #348]	; (8003e5c <MX_GPIO_Init+0x210>)
 8003d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	607b      	str	r3, [r7, #4]
 8003d08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|nWakeUp_Pin, GPIO_PIN_RESET);
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f44f 7184 	mov.w	r1, #264	; 0x108
 8003d10:	4853      	ldr	r0, [pc, #332]	; (8003e60 <MX_GPIO_Init+0x214>)
 8003d12:	f001 faa5 	bl	8005260 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Heater_GPIO_Port, Heater_Pin, GPIO_PIN_RESET);
 8003d16:	2200      	movs	r2, #0
 8003d18:	2120      	movs	r1, #32
 8003d1a:	4852      	ldr	r0, [pc, #328]	; (8003e64 <MX_GPIO_Init+0x218>)
 8003d1c:	f001 faa0 	bl	8005260 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, nRst_Pin|nClr_Pin|nCS_Pin, GPIO_PIN_SET);
 8003d20:	2201      	movs	r2, #1
 8003d22:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 8003d26:	484e      	ldr	r0, [pc, #312]	; (8003e60 <MX_GPIO_Init+0x214>)
 8003d28:	f001 fa9a 	bl	8005260 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nLDAC_GPIO_Port, nLDAC_Pin, GPIO_PIN_SET);
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d32:	484d      	ldr	r0, [pc, #308]	; (8003e68 <MX_GPIO_Init+0x21c>)
 8003d34:	f001 fa94 	bl	8005260 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 8003d38:	2200      	movs	r2, #0
 8003d3a:	2101      	movs	r1, #1
 8003d3c:	484a      	ldr	r0, [pc, #296]	; (8003e68 <MX_GPIO_Init+0x21c>)
 8003d3e:	f001 fa8f 	bl	8005260 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003d42:	2308      	movs	r3, #8
 8003d44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d46:	2301      	movs	r3, #1
 8003d48:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d52:	f107 031c 	add.w	r3, r7, #28
 8003d56:	4619      	mov	r1, r3
 8003d58:	4841      	ldr	r0, [pc, #260]	; (8003e60 <MX_GPIO_Init+0x214>)
 8003d5a:	f001 f8bd 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d62:	2302      	movs	r3, #2
 8003d64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d66:	2300      	movs	r3, #0
 8003d68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003d6e:	2308      	movs	r3, #8
 8003d70:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d72:	f107 031c 	add.w	r3, r7, #28
 8003d76:	4619      	mov	r1, r3
 8003d78:	483c      	ldr	r0, [pc, #240]	; (8003e6c <MX_GPIO_Init+0x220>)
 8003d7a:	f001 f8ad 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003d7e:	23f0      	movs	r3, #240	; 0xf0
 8003d80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d82:	2302      	movs	r3, #2
 8003d84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d86:	2300      	movs	r3, #0
 8003d88:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003d8e:	2305      	movs	r3, #5
 8003d90:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d92:	f107 031c 	add.w	r3, r7, #28
 8003d96:	4619      	mov	r1, r3
 8003d98:	4834      	ldr	r0, [pc, #208]	; (8003e6c <MX_GPIO_Init+0x220>)
 8003d9a:	f001 f89d 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Heater_Pin */
  GPIO_InitStruct.Pin = Heater_Pin;
 8003d9e:	2320      	movs	r3, #32
 8003da0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003da2:	2301      	movs	r3, #1
 8003da4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003da6:	2300      	movs	r3, #0
 8003da8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003daa:	2300      	movs	r3, #0
 8003dac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(Heater_GPIO_Port, &GPIO_InitStruct);
 8003dae:	f107 031c 	add.w	r3, r7, #28
 8003db2:	4619      	mov	r1, r3
 8003db4:	482b      	ldr	r0, [pc, #172]	; (8003e64 <MX_GPIO_Init+0x218>)
 8003db6:	f001 f88f 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : nWakeUp_Pin nRst_Pin nClr_Pin nCS_Pin */
  GPIO_InitStruct.Pin = nWakeUp_Pin|nRst_Pin|nClr_Pin|nCS_Pin;
 8003dba:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003dbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003dc8:	2302      	movs	r3, #2
 8003dca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dcc:	f107 031c 	add.w	r3, r7, #28
 8003dd0:	4619      	mov	r1, r3
 8003dd2:	4823      	ldr	r0, [pc, #140]	; (8003e60 <MX_GPIO_Init+0x214>)
 8003dd4:	f001 f880 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : nLDAC_Pin */
  GPIO_InitStruct.Pin = nLDAC_Pin;
 8003dd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ddc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dde:	2301      	movs	r3, #1
 8003de0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003de2:	2300      	movs	r3, #0
 8003de4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003de6:	2302      	movs	r3, #2
 8003de8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(nLDAC_GPIO_Port, &GPIO_InitStruct);
 8003dea:	f107 031c 	add.w	r3, r7, #28
 8003dee:	4619      	mov	r1, r3
 8003df0:	481d      	ldr	r0, [pc, #116]	; (8003e68 <MX_GPIO_Init+0x21c>)
 8003df2:	f001 f871 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003df6:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8003dfa:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e00:	2300      	movs	r3, #0
 8003e02:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e04:	2303      	movs	r3, #3
 8003e06:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003e08:	230c      	movs	r3, #12
 8003e0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003e0c:	f107 031c 	add.w	r3, r7, #28
 8003e10:	4619      	mov	r1, r3
 8003e12:	4814      	ldr	r0, [pc, #80]	; (8003e64 <MX_GPIO_Init+0x218>)
 8003e14:	f001 f860 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e20:	2300      	movs	r3, #0
 8003e22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e24:	2300      	movs	r3, #0
 8003e26:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e28:	f107 031c 	add.w	r3, r7, #28
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	480e      	ldr	r0, [pc, #56]	; (8003e68 <MX_GPIO_Init+0x21c>)
 8003e30:	f001 f852 	bl	8004ed8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003e34:	2304      	movs	r3, #4
 8003e36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e38:	2302      	movs	r3, #2
 8003e3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e40:	2303      	movs	r3, #3
 8003e42:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003e44:	230c      	movs	r3, #12
 8003e46:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e48:	f107 031c 	add.w	r3, r7, #28
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	4806      	ldr	r0, [pc, #24]	; (8003e68 <MX_GPIO_Init+0x21c>)
 8003e50:	f001 f842 	bl	8004ed8 <HAL_GPIO_Init>

}
 8003e54:	bf00      	nop
 8003e56:	3730      	adds	r7, #48	; 0x30
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	40023800 	.word	0x40023800
 8003e60:	40021000 	.word	0x40021000
 8003e64:	40020800 	.word	0x40020800
 8003e68:	40020c00 	.word	0x40020c00
 8003e6c:	40020000 	.word	0x40020000

08003e70 <_write>:

/* This allows printf to write to the debugger and USB */
/* USB needs #include "usbd_cdc_if.h" */
/* ITM Stimulus port 0 must be enabled in your trace settings */
int _write(int file, char *ptr, int len)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b088      	sub	sp, #32
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	607a      	str	r2, [r7, #4]
  int i, res;

  for (i=0;i<20; i++)
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	61fb      	str	r3, [r7, #28]
 8003e80:	e00d      	b.n	8003e9e <_write+0x2e>
  {
    res = CDC_Transmit_FS((uint8_t*) ptr, len);  // USB out
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	4619      	mov	r1, r3
 8003e88:	68b8      	ldr	r0, [r7, #8]
 8003e8a:	f00a fc95 	bl	800e7b8 <CDC_Transmit_FS>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	617b      	str	r3, [r7, #20]
    if (res == USBD_OK)
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d006      	beq.n	8003ea6 <_write+0x36>
  for (i=0;i<20; i++)
 8003e98:	69fb      	ldr	r3, [r7, #28]
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	61fb      	str	r3, [r7, #28]
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	2b13      	cmp	r3, #19
 8003ea2:	ddee      	ble.n	8003e82 <_write+0x12>
 8003ea4:	e000      	b.n	8003ea8 <_write+0x38>
      break;
 8003ea6:	bf00      	nop
  }

  for (int i = 0; i < len; i++)
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	61bb      	str	r3, [r7, #24]
 8003eac:	e009      	b.n	8003ec2 <_write+0x52>
    ITM_SendChar((*ptr++));              // debugger out
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	1c5a      	adds	r2, r3, #1
 8003eb2:	60ba      	str	r2, [r7, #8]
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7ff fa7c 	bl	80033b4 <ITM_SendChar>
  for (int i = 0; i < len; i++)
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	61bb      	str	r3, [r7, #24]
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	dbf1      	blt.n	8003eae <_write+0x3e>
  return len;
 8003eca:	687b      	ldr	r3, [r7, #4]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3720      	adds	r7, #32
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003ed8:	b672      	cpsid	i
}
 8003eda:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003edc:	e7fe      	b.n	8003edc <Error_Handler+0x8>
	...

08003ee0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b083      	sub	sp, #12
 8003ee4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	607b      	str	r3, [r7, #4]
 8003eea:	4b10      	ldr	r3, [pc, #64]	; (8003f2c <HAL_MspInit+0x4c>)
 8003eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eee:	4a0f      	ldr	r2, [pc, #60]	; (8003f2c <HAL_MspInit+0x4c>)
 8003ef0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ef4:	6453      	str	r3, [r2, #68]	; 0x44
 8003ef6:	4b0d      	ldr	r3, [pc, #52]	; (8003f2c <HAL_MspInit+0x4c>)
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003efa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003efe:	607b      	str	r3, [r7, #4]
 8003f00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f02:	2300      	movs	r3, #0
 8003f04:	603b      	str	r3, [r7, #0]
 8003f06:	4b09      	ldr	r3, [pc, #36]	; (8003f2c <HAL_MspInit+0x4c>)
 8003f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0a:	4a08      	ldr	r2, [pc, #32]	; (8003f2c <HAL_MspInit+0x4c>)
 8003f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f10:	6413      	str	r3, [r2, #64]	; 0x40
 8003f12:	4b06      	ldr	r3, [pc, #24]	; (8003f2c <HAL_MspInit+0x4c>)
 8003f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1a:	603b      	str	r3, [r7, #0]
 8003f1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f1e:	bf00      	nop
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	40023800 	.word	0x40023800

08003f30 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b08a      	sub	sp, #40	; 0x28
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f38:	f107 0314 	add.w	r3, r7, #20
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]
 8003f40:	605a      	str	r2, [r3, #4]
 8003f42:	609a      	str	r2, [r3, #8]
 8003f44:	60da      	str	r2, [r3, #12]
 8003f46:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a17      	ldr	r2, [pc, #92]	; (8003fac <HAL_ADC_MspInit+0x7c>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d127      	bne.n	8003fa2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003f52:	2300      	movs	r3, #0
 8003f54:	613b      	str	r3, [r7, #16]
 8003f56:	4b16      	ldr	r3, [pc, #88]	; (8003fb0 <HAL_ADC_MspInit+0x80>)
 8003f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f5a:	4a15      	ldr	r2, [pc, #84]	; (8003fb0 <HAL_ADC_MspInit+0x80>)
 8003f5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f60:	6453      	str	r3, [r2, #68]	; 0x44
 8003f62:	4b13      	ldr	r3, [pc, #76]	; (8003fb0 <HAL_ADC_MspInit+0x80>)
 8003f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f6a:	613b      	str	r3, [r7, #16]
 8003f6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f6e:	2300      	movs	r3, #0
 8003f70:	60fb      	str	r3, [r7, #12]
 8003f72:	4b0f      	ldr	r3, [pc, #60]	; (8003fb0 <HAL_ADC_MspInit+0x80>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f76:	4a0e      	ldr	r2, [pc, #56]	; (8003fb0 <HAL_ADC_MspInit+0x80>)
 8003f78:	f043 0304 	orr.w	r3, r3, #4
 8003f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f7e:	4b0c      	ldr	r3, [pc, #48]	; (8003fb0 <HAL_ADC_MspInit+0x80>)
 8003f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f82:	f003 0304 	and.w	r3, r3, #4
 8003f86:	60fb      	str	r3, [r7, #12]
 8003f88:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003f8a:	2310      	movs	r3, #16
 8003f8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f92:	2300      	movs	r3, #0
 8003f94:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f96:	f107 0314 	add.w	r3, r7, #20
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	4805      	ldr	r0, [pc, #20]	; (8003fb4 <HAL_ADC_MspInit+0x84>)
 8003f9e:	f000 ff9b 	bl	8004ed8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003fa2:	bf00      	nop
 8003fa4:	3728      	adds	r7, #40	; 0x28
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	40012000 	.word	0x40012000
 8003fb0:	40023800 	.word	0x40023800
 8003fb4:	40020800 	.word	0x40020800

08003fb8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b08a      	sub	sp, #40	; 0x28
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fc0:	f107 0314 	add.w	r3, r7, #20
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	605a      	str	r2, [r3, #4]
 8003fca:	609a      	str	r2, [r3, #8]
 8003fcc:	60da      	str	r2, [r3, #12]
 8003fce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a21      	ldr	r2, [pc, #132]	; (800405c <HAL_I2C_MspInit+0xa4>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d13b      	bne.n	8004052 <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fda:	2300      	movs	r3, #0
 8003fdc:	613b      	str	r3, [r7, #16]
 8003fde:	4b20      	ldr	r3, [pc, #128]	; (8004060 <HAL_I2C_MspInit+0xa8>)
 8003fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe2:	4a1f      	ldr	r2, [pc, #124]	; (8004060 <HAL_I2C_MspInit+0xa8>)
 8003fe4:	f043 0302 	orr.w	r3, r3, #2
 8003fe8:	6313      	str	r3, [r2, #48]	; 0x30
 8003fea:	4b1d      	ldr	r3, [pc, #116]	; (8004060 <HAL_I2C_MspInit+0xa8>)
 8003fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fee:	f003 0302 	and.w	r3, r3, #2
 8003ff2:	613b      	str	r3, [r7, #16]
 8003ff4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003ff6:	23c0      	movs	r3, #192	; 0xc0
 8003ff8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ffa:	2312      	movs	r3, #18
 8003ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ffe:	2300      	movs	r3, #0
 8004000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004002:	2303      	movs	r3, #3
 8004004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004006:	2304      	movs	r3, #4
 8004008:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800400a:	f107 0314 	add.w	r3, r7, #20
 800400e:	4619      	mov	r1, r3
 8004010:	4814      	ldr	r0, [pc, #80]	; (8004064 <HAL_I2C_MspInit+0xac>)
 8004012:	f000 ff61 	bl	8004ed8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004016:	2300      	movs	r3, #0
 8004018:	60fb      	str	r3, [r7, #12]
 800401a:	4b11      	ldr	r3, [pc, #68]	; (8004060 <HAL_I2C_MspInit+0xa8>)
 800401c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401e:	4a10      	ldr	r2, [pc, #64]	; (8004060 <HAL_I2C_MspInit+0xa8>)
 8004020:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004024:	6413      	str	r3, [r2, #64]	; 0x40
 8004026:	4b0e      	ldr	r3, [pc, #56]	; (8004060 <HAL_I2C_MspInit+0xa8>)
 8004028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800402a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800402e:	60fb      	str	r3, [r7, #12]
 8004030:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004032:	2200      	movs	r2, #0
 8004034:	2100      	movs	r1, #0
 8004036:	201f      	movs	r0, #31
 8004038:	f000 fee7 	bl	8004e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800403c:	201f      	movs	r0, #31
 800403e:	f000 ff00 	bl	8004e42 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004042:	2200      	movs	r2, #0
 8004044:	2100      	movs	r1, #0
 8004046:	2020      	movs	r0, #32
 8004048:	f000 fedf 	bl	8004e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800404c:	2020      	movs	r0, #32
 800404e:	f000 fef8 	bl	8004e42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004052:	bf00      	nop
 8004054:	3728      	adds	r7, #40	; 0x28
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	40005400 	.word	0x40005400
 8004060:	40023800 	.word	0x40023800
 8004064:	40020400 	.word	0x40020400

08004068 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b08a      	sub	sp, #40	; 0x28
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004070:	f107 0314 	add.w	r3, r7, #20
 8004074:	2200      	movs	r2, #0
 8004076:	601a      	str	r2, [r3, #0]
 8004078:	605a      	str	r2, [r3, #4]
 800407a:	609a      	str	r2, [r3, #8]
 800407c:	60da      	str	r2, [r3, #12]
 800407e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a1d      	ldr	r2, [pc, #116]	; (80040fc <HAL_SPI_MspInit+0x94>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d134      	bne.n	80040f4 <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 800408a:	2300      	movs	r3, #0
 800408c:	613b      	str	r3, [r7, #16]
 800408e:	4b1c      	ldr	r3, [pc, #112]	; (8004100 <HAL_SPI_MspInit+0x98>)
 8004090:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004092:	4a1b      	ldr	r2, [pc, #108]	; (8004100 <HAL_SPI_MspInit+0x98>)
 8004094:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004098:	6453      	str	r3, [r2, #68]	; 0x44
 800409a:	4b19      	ldr	r3, [pc, #100]	; (8004100 <HAL_SPI_MspInit+0x98>)
 800409c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040a2:	613b      	str	r3, [r7, #16]
 80040a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80040a6:	2300      	movs	r3, #0
 80040a8:	60fb      	str	r3, [r7, #12]
 80040aa:	4b15      	ldr	r3, [pc, #84]	; (8004100 <HAL_SPI_MspInit+0x98>)
 80040ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ae:	4a14      	ldr	r2, [pc, #80]	; (8004100 <HAL_SPI_MspInit+0x98>)
 80040b0:	f043 0310 	orr.w	r3, r3, #16
 80040b4:	6313      	str	r3, [r2, #48]	; 0x30
 80040b6:	4b12      	ldr	r3, [pc, #72]	; (8004100 <HAL_SPI_MspInit+0x98>)
 80040b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ba:	f003 0310 	and.w	r3, r3, #16
 80040be:	60fb      	str	r3, [r7, #12]
 80040c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE12     ------> SPI4_SCK
    PE13     ------> SPI4_MISO
    PE14     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 80040c2:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 80040c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040c8:	2302      	movs	r3, #2
 80040ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040cc:	2300      	movs	r3, #0
 80040ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040d0:	2303      	movs	r3, #3
 80040d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80040d4:	2305      	movs	r3, #5
 80040d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80040d8:	f107 0314 	add.w	r3, r7, #20
 80040dc:	4619      	mov	r1, r3
 80040de:	4809      	ldr	r0, [pc, #36]	; (8004104 <HAL_SPI_MspInit+0x9c>)
 80040e0:	f000 fefa 	bl	8004ed8 <HAL_GPIO_Init>

    /* SPI4 interrupt Init */
    HAL_NVIC_SetPriority(SPI4_IRQn, 0, 0);
 80040e4:	2200      	movs	r2, #0
 80040e6:	2100      	movs	r1, #0
 80040e8:	2054      	movs	r0, #84	; 0x54
 80040ea:	f000 fe8e 	bl	8004e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI4_IRQn);
 80040ee:	2054      	movs	r0, #84	; 0x54
 80040f0:	f000 fea7 	bl	8004e42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 80040f4:	bf00      	nop
 80040f6:	3728      	adds	r7, #40	; 0x28
 80040f8:	46bd      	mov	sp, r7
 80040fa:	bd80      	pop	{r7, pc}
 80040fc:	40013400 	.word	0x40013400
 8004100:	40023800 	.word	0x40023800
 8004104:	40021000 	.word	0x40021000

08004108 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b086      	sub	sp, #24
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004118:	d116      	bne.n	8004148 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800411a:	2300      	movs	r3, #0
 800411c:	617b      	str	r3, [r7, #20]
 800411e:	4b24      	ldr	r3, [pc, #144]	; (80041b0 <HAL_TIM_Base_MspInit+0xa8>)
 8004120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004122:	4a23      	ldr	r2, [pc, #140]	; (80041b0 <HAL_TIM_Base_MspInit+0xa8>)
 8004124:	f043 0301 	orr.w	r3, r3, #1
 8004128:	6413      	str	r3, [r2, #64]	; 0x40
 800412a:	4b21      	ldr	r3, [pc, #132]	; (80041b0 <HAL_TIM_Base_MspInit+0xa8>)
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	617b      	str	r3, [r7, #20]
 8004134:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004136:	2200      	movs	r2, #0
 8004138:	2100      	movs	r1, #0
 800413a:	201c      	movs	r0, #28
 800413c:	f000 fe65 	bl	8004e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004140:	201c      	movs	r0, #28
 8004142:	f000 fe7e 	bl	8004e42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004146:	e02e      	b.n	80041a6 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM3)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a19      	ldr	r2, [pc, #100]	; (80041b4 <HAL_TIM_Base_MspInit+0xac>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d10e      	bne.n	8004170 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004152:	2300      	movs	r3, #0
 8004154:	613b      	str	r3, [r7, #16]
 8004156:	4b16      	ldr	r3, [pc, #88]	; (80041b0 <HAL_TIM_Base_MspInit+0xa8>)
 8004158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800415a:	4a15      	ldr	r2, [pc, #84]	; (80041b0 <HAL_TIM_Base_MspInit+0xa8>)
 800415c:	f043 0302 	orr.w	r3, r3, #2
 8004160:	6413      	str	r3, [r2, #64]	; 0x40
 8004162:	4b13      	ldr	r3, [pc, #76]	; (80041b0 <HAL_TIM_Base_MspInit+0xa8>)
 8004164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	613b      	str	r3, [r7, #16]
 800416c:	693b      	ldr	r3, [r7, #16]
}
 800416e:	e01a      	b.n	80041a6 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM4)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a10      	ldr	r2, [pc, #64]	; (80041b8 <HAL_TIM_Base_MspInit+0xb0>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d115      	bne.n	80041a6 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800417a:	2300      	movs	r3, #0
 800417c:	60fb      	str	r3, [r7, #12]
 800417e:	4b0c      	ldr	r3, [pc, #48]	; (80041b0 <HAL_TIM_Base_MspInit+0xa8>)
 8004180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004182:	4a0b      	ldr	r2, [pc, #44]	; (80041b0 <HAL_TIM_Base_MspInit+0xa8>)
 8004184:	f043 0304 	orr.w	r3, r3, #4
 8004188:	6413      	str	r3, [r2, #64]	; 0x40
 800418a:	4b09      	ldr	r3, [pc, #36]	; (80041b0 <HAL_TIM_Base_MspInit+0xa8>)
 800418c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418e:	f003 0304 	and.w	r3, r3, #4
 8004192:	60fb      	str	r3, [r7, #12]
 8004194:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004196:	2200      	movs	r2, #0
 8004198:	2100      	movs	r1, #0
 800419a:	201e      	movs	r0, #30
 800419c:	f000 fe35 	bl	8004e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80041a0:	201e      	movs	r0, #30
 80041a2:	f000 fe4e 	bl	8004e42 <HAL_NVIC_EnableIRQ>
}
 80041a6:	bf00      	nop
 80041a8:	3718      	adds	r7, #24
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
 80041ae:	bf00      	nop
 80041b0:	40023800 	.word	0x40023800
 80041b4:	40000400 	.word	0x40000400
 80041b8:	40000800 	.word	0x40000800

080041bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80041bc:	b480      	push	{r7}
 80041be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80041c0:	e7fe      	b.n	80041c0 <NMI_Handler+0x4>

080041c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80041c2:	b480      	push	{r7}
 80041c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80041c6:	e7fe      	b.n	80041c6 <HardFault_Handler+0x4>

080041c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80041c8:	b480      	push	{r7}
 80041ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80041cc:	e7fe      	b.n	80041cc <MemManage_Handler+0x4>

080041ce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80041ce:	b480      	push	{r7}
 80041d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80041d2:	e7fe      	b.n	80041d2 <BusFault_Handler+0x4>

080041d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80041d4:	b480      	push	{r7}
 80041d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80041d8:	e7fe      	b.n	80041d8 <UsageFault_Handler+0x4>

080041da <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80041da:	b480      	push	{r7}
 80041dc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80041de:	bf00      	nop
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr

080041e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80041e8:	b480      	push	{r7}
 80041ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80041ec:	bf00      	nop
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr

080041f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80041f6:	b480      	push	{r7}
 80041f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80041fa:	bf00      	nop
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr

08004204 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004208:	f000 fa6e 	bl	80046e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800420c:	bf00      	nop
 800420e:	bd80      	pop	{r7, pc}

08004210 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004214:	4802      	ldr	r0, [pc, #8]	; (8004220 <TIM2_IRQHandler+0x10>)
 8004216:	f006 fa39 	bl	800a68c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800421a:	bf00      	nop
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	200005f4 	.word	0x200005f4

08004224 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004224:	b580      	push	{r7, lr}
 8004226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004228:	4802      	ldr	r0, [pc, #8]	; (8004234 <TIM4_IRQHandler+0x10>)
 800422a:	f006 fa2f 	bl	800a68c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800422e:	bf00      	nop
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	20000684 	.word	0x20000684

08004238 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800423c:	4802      	ldr	r0, [pc, #8]	; (8004248 <I2C1_EV_IRQHandler+0x10>)
 800423e:	f001 fc91 	bl	8005b64 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004242:	bf00      	nop
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	20000548 	.word	0x20000548

0800424c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004250:	4802      	ldr	r0, [pc, #8]	; (800425c <I2C1_ER_IRQHandler+0x10>)
 8004252:	f001 fdf8 	bl	8005e46 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004256:	bf00      	nop
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	20000548 	.word	0x20000548

08004260 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004264:	4802      	ldr	r0, [pc, #8]	; (8004270 <OTG_FS_IRQHandler+0x10>)
 8004266:	f003 fe50 	bl	8007f0a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800426a:	bf00      	nop
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	2000330c 	.word	0x2000330c

08004274 <SPI4_IRQHandler>:

/**
  * @brief This function handles SPI4 global interrupt.
  */
void SPI4_IRQHandler(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI4_IRQn 0 */

  /* USER CODE END SPI4_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi4);
 8004278:	4802      	ldr	r0, [pc, #8]	; (8004284 <SPI4_IRQHandler+0x10>)
 800427a:	f005 ff5f 	bl	800a13c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI4_IRQn 1 */

  /* USER CODE END SPI4_IRQn 1 */
}
 800427e:	bf00      	nop
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	2000059c 	.word	0x2000059c

08004288 <StringFIFOInit>:

#include <stringfifo.h>
#include "string.h"

void StringFIFOInit(struct sStringFIFO* fifo)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  uint16_t i;
  fifo->head = 0;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
  fifo->tail = 0;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
  for (i=0; i<FIFO_BUFFER_SIZE; i++)
 80042a0:	2300      	movs	r3, #0
 80042a2:	81fb      	strh	r3, [r7, #14]
 80042a4:	e006      	b.n	80042b4 <StringFIFOInit+0x2c>
    fifo->buffer[i]=0;
 80042a6:	89fb      	ldrh	r3, [r7, #14]
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	2100      	movs	r1, #0
 80042ac:	54d1      	strb	r1, [r2, r3]
  for (i=0; i<FIFO_BUFFER_SIZE; i++)
 80042ae:	89fb      	ldrh	r3, [r7, #14]
 80042b0:	3301      	adds	r3, #1
 80042b2:	81fb      	strh	r3, [r7, #14]
 80042b4:	89fb      	ldrh	r3, [r7, #14]
 80042b6:	2bf9      	cmp	r3, #249	; 0xf9
 80042b8:	d9f5      	bls.n	80042a6 <StringFIFOInit+0x1e>
}
 80042ba:	bf00      	nop
 80042bc:	bf00      	nop
 80042be:	3714      	adds	r7, #20
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <StringFIFOUsed>:

uint16_t StringFIFOUsed(struct sStringFIFO* fifo)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b085      	sub	sp, #20
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  int16_t used = fifo->tail - fifo->head;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 80042de:	b29b      	uxth	r3, r3
 80042e0:	1ad3      	subs	r3, r2, r3
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	81fb      	strh	r3, [r7, #14]
  if (used < 0)
 80042e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	da03      	bge.n	80042f6 <StringFIFOUsed+0x2e>
    used += FIFO_BUFFER_SIZE;
 80042ee:	89fb      	ldrh	r3, [r7, #14]
 80042f0:	33fa      	adds	r3, #250	; 0xfa
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	81fb      	strh	r3, [r7, #14]
  return (uint16_t) used;
 80042f6:	89fb      	ldrh	r3, [r7, #14]
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3714      	adds	r7, #20
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr

08004304 <StringFIFORemove>:
  fifo->tail = (fifo->tail + size) % FIFO_BUFFER_SIZE;
  return 0;
}

uint8_t StringFIFORemove(struct sStringFIFO* fifo, uint8_t* string)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b086      	sub	sp, #24
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
 800430c:	6039      	str	r1, [r7, #0]
  uint16_t i, pos;
  uint16_t used = StringFIFOUsed(fifo);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f7ff ffda 	bl	80042c8 <StringFIFOUsed>
 8004314:	4603      	mov	r3, r0
 8004316:	81fb      	strh	r3, [r7, #14]
  uint16_t h_length, t_length;
  int16_t len;

  if (fifo->head == fifo->tail)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f893 20fa 	ldrb.w	r2, [r3, #250]	; 0xfa
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
 8004324:	429a      	cmp	r2, r3
 8004326:	d101      	bne.n	800432c <StringFIFORemove+0x28>
  {
//    printf("Empty fifo.\n");
    return 3;
 8004328:	2303      	movs	r3, #3
 800432a:	e09e      	b.n	800446a <StringFIFORemove+0x166>
  }

  for (i=0; i<used; i++)
 800432c:	2300      	movs	r3, #0
 800432e:	82fb      	strh	r3, [r7, #22]
 8004330:	e095      	b.n	800445e <StringFIFORemove+0x15a>
  {
    pos = (fifo->head + i) % FIFO_BUFFER_SIZE;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 8004338:	461a      	mov	r2, r3
 800433a:	8afb      	ldrh	r3, [r7, #22]
 800433c:	4413      	add	r3, r2
 800433e:	4a4d      	ldr	r2, [pc, #308]	; (8004474 <StringFIFORemove+0x170>)
 8004340:	fb82 1203 	smull	r1, r2, r2, r3
 8004344:	1111      	asrs	r1, r2, #4
 8004346:	17da      	asrs	r2, r3, #31
 8004348:	1a8a      	subs	r2, r1, r2
 800434a:	21fa      	movs	r1, #250	; 0xfa
 800434c:	fb01 f202 	mul.w	r2, r1, r2
 8004350:	1a9a      	subs	r2, r3, r2
 8004352:	4613      	mov	r3, r2
 8004354:	81bb      	strh	r3, [r7, #12]
    if ((fifo->buffer[pos] == '\n') || (fifo->buffer[pos] == '\r'))
 8004356:	89bb      	ldrh	r3, [r7, #12]
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	5cd3      	ldrb	r3, [r2, r3]
 800435c:	2b0a      	cmp	r3, #10
 800435e:	d004      	beq.n	800436a <StringFIFORemove+0x66>
 8004360:	89bb      	ldrh	r3, [r7, #12]
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	5cd3      	ldrb	r3, [r2, r3]
 8004366:	2b0d      	cmp	r3, #13
 8004368:	d176      	bne.n	8004458 <StringFIFORemove+0x154>
    {
      if (i == 0)
 800436a:	8afb      	ldrh	r3, [r7, #22]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d116      	bne.n	800439e <StringFIFORemove+0x9a>
      {
        fifo->head = (fifo->head + 1) % FIFO_BUFFER_SIZE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 8004376:	3301      	adds	r3, #1
 8004378:	4a3e      	ldr	r2, [pc, #248]	; (8004474 <StringFIFORemove+0x170>)
 800437a:	fb82 1203 	smull	r1, r2, r2, r3
 800437e:	1111      	asrs	r1, r2, #4
 8004380:	17da      	asrs	r2, r3, #31
 8004382:	1a8a      	subs	r2, r1, r2
 8004384:	21fa      	movs	r1, #250	; 0xfa
 8004386:	fb01 f202 	mul.w	r2, r1, r2
 800438a:	1a9a      	subs	r2, r3, r2
 800438c:	b2d2      	uxtb	r2, r2
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
        string[0] = 0;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	2200      	movs	r2, #0
 8004398:	701a      	strb	r2, [r3, #0]
//        printf("Zero length string in fifo.\n");
        return 1;
 800439a:	2301      	movs	r3, #1
 800439c:	e065      	b.n	800446a <StringFIFORemove+0x166>
      }
      len = (pos - fifo->head);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	89ba      	ldrh	r2, [r7, #12]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	b29b      	uxth	r3, r3
 80043ac:	823b      	strh	r3, [r7, #16]
      if (len < 0)
 80043ae:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	da03      	bge.n	80043be <StringFIFORemove+0xba>
        len += FIFO_BUFFER_SIZE;
 80043b6:	8a3b      	ldrh	r3, [r7, #16]
 80043b8:	33fa      	adds	r3, #250	; 0xfa
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	823b      	strh	r3, [r7, #16]
      if (len > (FIFO_BUFFER_SIZE - fifo->head))
 80043be:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 80043c8:	f1c3 03fa 	rsb	r3, r3, #250	; 0xfa
 80043cc:	429a      	cmp	r2, r3
 80043ce:	dd0b      	ble.n	80043e8 <StringFIFORemove+0xe4>
      {
        h_length = FIFO_BUFFER_SIZE - fifo->head;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	f1c3 03fa 	rsb	r3, r3, #250	; 0xfa
 80043dc:	82bb      	strh	r3, [r7, #20]
        t_length = len - h_length;
 80043de:	8a3a      	ldrh	r2, [r7, #16]
 80043e0:	8abb      	ldrh	r3, [r7, #20]
 80043e2:	1ad3      	subs	r3, r2, r3
 80043e4:	827b      	strh	r3, [r7, #18]
 80043e6:	e003      	b.n	80043f0 <StringFIFORemove+0xec>
      }
      else
      {
        h_length = len;
 80043e8:	8a3b      	ldrh	r3, [r7, #16]
 80043ea:	82bb      	strh	r3, [r7, #20]
        t_length = 0;
 80043ec:	2300      	movs	r3, #0
 80043ee:	827b      	strh	r3, [r7, #18]
      }
      memcpy(string, &fifo->buffer[fifo->head], h_length);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 80043f6:	461a      	mov	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4413      	add	r3, r2
 80043fc:	8aba      	ldrh	r2, [r7, #20]
 80043fe:	4619      	mov	r1, r3
 8004400:	6838      	ldr	r0, [r7, #0]
 8004402:	f00a fe5f 	bl	800f0c4 <memcpy>
      if (t_length)
 8004406:	8a7b      	ldrh	r3, [r7, #18]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d007      	beq.n	800441c <StringFIFORemove+0x118>
        memcpy(&string[h_length], fifo->buffer, t_length);
 800440c:	8abb      	ldrh	r3, [r7, #20]
 800440e:	683a      	ldr	r2, [r7, #0]
 8004410:	4413      	add	r3, r2
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	8a7a      	ldrh	r2, [r7, #18]
 8004416:	4618      	mov	r0, r3
 8004418:	f00a fe54 	bl	800f0c4 <memcpy>
      fifo->head = (fifo->head + len + 1) % FIFO_BUFFER_SIZE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
 8004422:	461a      	mov	r2, r3
 8004424:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004428:	4413      	add	r3, r2
 800442a:	3301      	adds	r3, #1
 800442c:	4a11      	ldr	r2, [pc, #68]	; (8004474 <StringFIFORemove+0x170>)
 800442e:	fb82 1203 	smull	r1, r2, r2, r3
 8004432:	1111      	asrs	r1, r2, #4
 8004434:	17da      	asrs	r2, r3, #31
 8004436:	1a8a      	subs	r2, r1, r2
 8004438:	21fa      	movs	r1, #250	; 0xfa
 800443a:	fb01 f202 	mul.w	r2, r1, r2
 800443e:	1a9a      	subs	r2, r3, r2
 8004440:	b2d2      	uxtb	r2, r2
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
      string[len] = 0;
 8004448:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800444c:	683a      	ldr	r2, [r7, #0]
 800444e:	4413      	add	r3, r2
 8004450:	2200      	movs	r2, #0
 8004452:	701a      	strb	r2, [r3, #0]
      return 0;
 8004454:	2300      	movs	r3, #0
 8004456:	e008      	b.n	800446a <StringFIFORemove+0x166>
  for (i=0; i<used; i++)
 8004458:	8afb      	ldrh	r3, [r7, #22]
 800445a:	3301      	adds	r3, #1
 800445c:	82fb      	strh	r3, [r7, #22]
 800445e:	8afa      	ldrh	r2, [r7, #22]
 8004460:	89fb      	ldrh	r3, [r7, #14]
 8004462:	429a      	cmp	r2, r3
 8004464:	f4ff af65 	bcc.w	8004332 <StringFIFORemove+0x2e>
    }
  }
//  printf("Fifo has no terminator\n");
  return 2;
 8004468:	2302      	movs	r3, #2
}
 800446a:	4618      	mov	r0, r3
 800446c:	3718      	adds	r7, #24
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	10624dd3 	.word	0x10624dd3

08004478 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004478:	b480      	push	{r7}
 800447a:	af00      	add	r7, sp, #0
	return 1;
 800447c:	2301      	movs	r3, #1
}
 800447e:	4618      	mov	r0, r3
 8004480:	46bd      	mov	sp, r7
 8004482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004486:	4770      	bx	lr

08004488 <_kill>:

int _kill(int pid, int sig)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b082      	sub	sp, #8
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
 8004490:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004492:	f00a fded 	bl	800f070 <__errno>
 8004496:	4603      	mov	r3, r0
 8004498:	2216      	movs	r2, #22
 800449a:	601a      	str	r2, [r3, #0]
	return -1;
 800449c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80044a0:	4618      	mov	r0, r3
 80044a2:	3708      	adds	r7, #8
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}

080044a8 <_exit>:

void _exit (int status)
{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b082      	sub	sp, #8
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80044b0:	f04f 31ff 	mov.w	r1, #4294967295
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f7ff ffe7 	bl	8004488 <_kill>
	while (1) {}		/* Make sure we hang here */
 80044ba:	e7fe      	b.n	80044ba <_exit+0x12>

080044bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044c8:	2300      	movs	r3, #0
 80044ca:	617b      	str	r3, [r7, #20]
 80044cc:	e00a      	b.n	80044e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80044ce:	f3af 8000 	nop.w
 80044d2:	4601      	mov	r1, r0
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	60ba      	str	r2, [r7, #8]
 80044da:	b2ca      	uxtb	r2, r1
 80044dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	3301      	adds	r3, #1
 80044e2:	617b      	str	r3, [r7, #20]
 80044e4:	697a      	ldr	r2, [r7, #20]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	dbf0      	blt.n	80044ce <_read+0x12>
	}

return len;
 80044ec:	687b      	ldr	r3, [r7, #4]
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3718      	adds	r7, #24
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
	return -1;
 80044fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004502:	4618      	mov	r0, r3
 8004504:	370c      	adds	r7, #12
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr

0800450e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800450e:	b480      	push	{r7}
 8004510:	b083      	sub	sp, #12
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
 8004516:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800451e:	605a      	str	r2, [r3, #4]
	return 0;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <_isatty>:

int _isatty(int file)
{
 800452e:	b480      	push	{r7}
 8004530:	b083      	sub	sp, #12
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
	return 1;
 8004536:	2301      	movs	r3, #1
}
 8004538:	4618      	mov	r0, r3
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004544:	b480      	push	{r7}
 8004546:	b085      	sub	sp, #20
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
	return 0;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3714      	adds	r7, #20
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
	...

08004560 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004568:	4a14      	ldr	r2, [pc, #80]	; (80045bc <_sbrk+0x5c>)
 800456a:	4b15      	ldr	r3, [pc, #84]	; (80045c0 <_sbrk+0x60>)
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004574:	4b13      	ldr	r3, [pc, #76]	; (80045c4 <_sbrk+0x64>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d102      	bne.n	8004582 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800457c:	4b11      	ldr	r3, [pc, #68]	; (80045c4 <_sbrk+0x64>)
 800457e:	4a12      	ldr	r2, [pc, #72]	; (80045c8 <_sbrk+0x68>)
 8004580:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004582:	4b10      	ldr	r3, [pc, #64]	; (80045c4 <_sbrk+0x64>)
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4413      	add	r3, r2
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	429a      	cmp	r2, r3
 800458e:	d207      	bcs.n	80045a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004590:	f00a fd6e 	bl	800f070 <__errno>
 8004594:	4603      	mov	r3, r0
 8004596:	220c      	movs	r2, #12
 8004598:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800459a:	f04f 33ff 	mov.w	r3, #4294967295
 800459e:	e009      	b.n	80045b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80045a0:	4b08      	ldr	r3, [pc, #32]	; (80045c4 <_sbrk+0x64>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80045a6:	4b07      	ldr	r3, [pc, #28]	; (80045c4 <_sbrk+0x64>)
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4413      	add	r3, r2
 80045ae:	4a05      	ldr	r2, [pc, #20]	; (80045c4 <_sbrk+0x64>)
 80045b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80045b2:	68fb      	ldr	r3, [r7, #12]
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3718      	adds	r7, #24
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	20030000 	.word	0x20030000
 80045c0:	00000400 	.word	0x00000400
 80045c4:	20001e24 	.word	0x20001e24
 80045c8:	20003a48 	.word	0x20003a48

080045cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80045d0:	4b06      	ldr	r3, [pc, #24]	; (80045ec <SystemInit+0x20>)
 80045d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045d6:	4a05      	ldr	r2, [pc, #20]	; (80045ec <SystemInit+0x20>)
 80045d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80045dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80045e0:	bf00      	nop
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	e000ed00 	.word	0xe000ed00

080045f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80045f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004628 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80045f4:	480d      	ldr	r0, [pc, #52]	; (800462c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80045f6:	490e      	ldr	r1, [pc, #56]	; (8004630 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80045f8:	4a0e      	ldr	r2, [pc, #56]	; (8004634 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80045fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80045fc:	e002      	b.n	8004604 <LoopCopyDataInit>

080045fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80045fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004600:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004602:	3304      	adds	r3, #4

08004604 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004604:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004606:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004608:	d3f9      	bcc.n	80045fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800460a:	4a0b      	ldr	r2, [pc, #44]	; (8004638 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800460c:	4c0b      	ldr	r4, [pc, #44]	; (800463c <LoopFillZerobss+0x26>)
  movs r3, #0
 800460e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004610:	e001      	b.n	8004616 <LoopFillZerobss>

08004612 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004612:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004614:	3204      	adds	r2, #4

08004616 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004616:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004618:	d3fb      	bcc.n	8004612 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800461a:	f7ff ffd7 	bl	80045cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800461e:	f00a fd2d 	bl	800f07c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004622:	f7fe fff1 	bl	8003608 <main>
  bx  lr    
 8004626:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004628:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 800462c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004630:	200002e4 	.word	0x200002e4
  ldr r2, =_sidata
 8004634:	0801555c 	.word	0x0801555c
  ldr r2, =_sbss
 8004638:	200002e8 	.word	0x200002e8
  ldr r4, =_ebss
 800463c:	20003a48 	.word	0x20003a48

08004640 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004640:	e7fe      	b.n	8004640 <ADC_IRQHandler>
	...

08004644 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004648:	4b0e      	ldr	r3, [pc, #56]	; (8004684 <HAL_Init+0x40>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a0d      	ldr	r2, [pc, #52]	; (8004684 <HAL_Init+0x40>)
 800464e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004652:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004654:	4b0b      	ldr	r3, [pc, #44]	; (8004684 <HAL_Init+0x40>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a0a      	ldr	r2, [pc, #40]	; (8004684 <HAL_Init+0x40>)
 800465a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800465e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004660:	4b08      	ldr	r3, [pc, #32]	; (8004684 <HAL_Init+0x40>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a07      	ldr	r2, [pc, #28]	; (8004684 <HAL_Init+0x40>)
 8004666:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800466a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800466c:	2003      	movs	r0, #3
 800466e:	f000 fbc1 	bl	8004df4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004672:	200f      	movs	r0, #15
 8004674:	f000 f808 	bl	8004688 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004678:	f7ff fc32 	bl	8003ee0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800467c:	2300      	movs	r3, #0
}
 800467e:	4618      	mov	r0, r3
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	40023c00 	.word	0x40023c00

08004688 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004690:	4b12      	ldr	r3, [pc, #72]	; (80046dc <HAL_InitTick+0x54>)
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	4b12      	ldr	r3, [pc, #72]	; (80046e0 <HAL_InitTick+0x58>)
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	4619      	mov	r1, r3
 800469a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800469e:	fbb3 f3f1 	udiv	r3, r3, r1
 80046a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046a6:	4618      	mov	r0, r3
 80046a8:	f000 fbd9 	bl	8004e5e <HAL_SYSTICK_Config>
 80046ac:	4603      	mov	r3, r0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d001      	beq.n	80046b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	e00e      	b.n	80046d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2b0f      	cmp	r3, #15
 80046ba:	d80a      	bhi.n	80046d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046bc:	2200      	movs	r2, #0
 80046be:	6879      	ldr	r1, [r7, #4]
 80046c0:	f04f 30ff 	mov.w	r0, #4294967295
 80046c4:	f000 fba1 	bl	8004e0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80046c8:	4a06      	ldr	r2, [pc, #24]	; (80046e4 <HAL_InitTick+0x5c>)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80046ce:	2300      	movs	r3, #0
 80046d0:	e000      	b.n	80046d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3708      	adds	r7, #8
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	20000014 	.word	0x20000014
 80046e0:	2000001c 	.word	0x2000001c
 80046e4:	20000018 	.word	0x20000018

080046e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046e8:	b480      	push	{r7}
 80046ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046ec:	4b06      	ldr	r3, [pc, #24]	; (8004708 <HAL_IncTick+0x20>)
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	461a      	mov	r2, r3
 80046f2:	4b06      	ldr	r3, [pc, #24]	; (800470c <HAL_IncTick+0x24>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4413      	add	r3, r2
 80046f8:	4a04      	ldr	r2, [pc, #16]	; (800470c <HAL_IncTick+0x24>)
 80046fa:	6013      	str	r3, [r2, #0]
}
 80046fc:	bf00      	nop
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr
 8004706:	bf00      	nop
 8004708:	2000001c 	.word	0x2000001c
 800470c:	20001e28 	.word	0x20001e28

08004710 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004710:	b480      	push	{r7}
 8004712:	af00      	add	r7, sp, #0
  return uwTick;
 8004714:	4b03      	ldr	r3, [pc, #12]	; (8004724 <HAL_GetTick+0x14>)
 8004716:	681b      	ldr	r3, [r3, #0]
}
 8004718:	4618      	mov	r0, r3
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	20001e28 	.word	0x20001e28

08004728 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004730:	f7ff ffee 	bl	8004710 <HAL_GetTick>
 8004734:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004740:	d005      	beq.n	800474e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004742:	4b0a      	ldr	r3, [pc, #40]	; (800476c <HAL_Delay+0x44>)
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	461a      	mov	r2, r3
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	4413      	add	r3, r2
 800474c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800474e:	bf00      	nop
 8004750:	f7ff ffde 	bl	8004710 <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	429a      	cmp	r2, r3
 800475e:	d8f7      	bhi.n	8004750 <HAL_Delay+0x28>
  {
  }
}
 8004760:	bf00      	nop
 8004762:	bf00      	nop
 8004764:	3710      	adds	r7, #16
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	2000001c 	.word	0x2000001c

08004770 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004778:	2300      	movs	r3, #0
 800477a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e033      	b.n	80047ee <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	2b00      	cmp	r3, #0
 800478c:	d109      	bne.n	80047a2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7ff fbce 	bl	8003f30 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2200      	movs	r2, #0
 800479e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	f003 0310 	and.w	r3, r3, #16
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d118      	bne.n	80047e0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80047b6:	f023 0302 	bic.w	r3, r3, #2
 80047ba:	f043 0202 	orr.w	r2, r3, #2
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80047c2:	6878      	ldr	r0, [r7, #4]
 80047c4:	f000 f94a 	bl	8004a5c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d2:	f023 0303 	bic.w	r3, r3, #3
 80047d6:	f043 0201 	orr.w	r2, r3, #1
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	641a      	str	r2, [r3, #64]	; 0x40
 80047de:	e001      	b.n	80047e4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80047ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ee:	4618      	mov	r0, r3
 80047f0:	3710      	adds	r7, #16
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
	...

080047f8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004802:	2300      	movs	r3, #0
 8004804:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800480c:	2b01      	cmp	r3, #1
 800480e:	d101      	bne.n	8004814 <HAL_ADC_ConfigChannel+0x1c>
 8004810:	2302      	movs	r3, #2
 8004812:	e113      	b.n	8004a3c <HAL_ADC_ConfigChannel+0x244>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2b09      	cmp	r3, #9
 8004822:	d925      	bls.n	8004870 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	68d9      	ldr	r1, [r3, #12]
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	b29b      	uxth	r3, r3
 8004830:	461a      	mov	r2, r3
 8004832:	4613      	mov	r3, r2
 8004834:	005b      	lsls	r3, r3, #1
 8004836:	4413      	add	r3, r2
 8004838:	3b1e      	subs	r3, #30
 800483a:	2207      	movs	r2, #7
 800483c:	fa02 f303 	lsl.w	r3, r2, r3
 8004840:	43da      	mvns	r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	400a      	ands	r2, r1
 8004848:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68d9      	ldr	r1, [r3, #12]
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	689a      	ldr	r2, [r3, #8]
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	b29b      	uxth	r3, r3
 800485a:	4618      	mov	r0, r3
 800485c:	4603      	mov	r3, r0
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	4403      	add	r3, r0
 8004862:	3b1e      	subs	r3, #30
 8004864:	409a      	lsls	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	430a      	orrs	r2, r1
 800486c:	60da      	str	r2, [r3, #12]
 800486e:	e022      	b.n	80048b6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	6919      	ldr	r1, [r3, #16]
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	b29b      	uxth	r3, r3
 800487c:	461a      	mov	r2, r3
 800487e:	4613      	mov	r3, r2
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	4413      	add	r3, r2
 8004884:	2207      	movs	r2, #7
 8004886:	fa02 f303 	lsl.w	r3, r2, r3
 800488a:	43da      	mvns	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	400a      	ands	r2, r1
 8004892:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6919      	ldr	r1, [r3, #16]
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	689a      	ldr	r2, [r3, #8]
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	4618      	mov	r0, r3
 80048a6:	4603      	mov	r3, r0
 80048a8:	005b      	lsls	r3, r3, #1
 80048aa:	4403      	add	r3, r0
 80048ac:	409a      	lsls	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	430a      	orrs	r2, r1
 80048b4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80048b6:	683b      	ldr	r3, [r7, #0]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	2b06      	cmp	r3, #6
 80048bc:	d824      	bhi.n	8004908 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	4613      	mov	r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	4413      	add	r3, r2
 80048ce:	3b05      	subs	r3, #5
 80048d0:	221f      	movs	r2, #31
 80048d2:	fa02 f303 	lsl.w	r3, r2, r3
 80048d6:	43da      	mvns	r2, r3
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	400a      	ands	r2, r1
 80048de:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	b29b      	uxth	r3, r3
 80048ec:	4618      	mov	r0, r3
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	685a      	ldr	r2, [r3, #4]
 80048f2:	4613      	mov	r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4413      	add	r3, r2
 80048f8:	3b05      	subs	r3, #5
 80048fa:	fa00 f203 	lsl.w	r2, r0, r3
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	430a      	orrs	r2, r1
 8004904:	635a      	str	r2, [r3, #52]	; 0x34
 8004906:	e04c      	b.n	80049a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	2b0c      	cmp	r3, #12
 800490e:	d824      	bhi.n	800495a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	685a      	ldr	r2, [r3, #4]
 800491a:	4613      	mov	r3, r2
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	4413      	add	r3, r2
 8004920:	3b23      	subs	r3, #35	; 0x23
 8004922:	221f      	movs	r2, #31
 8004924:	fa02 f303 	lsl.w	r3, r2, r3
 8004928:	43da      	mvns	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	400a      	ands	r2, r1
 8004930:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	b29b      	uxth	r3, r3
 800493e:	4618      	mov	r0, r3
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685a      	ldr	r2, [r3, #4]
 8004944:	4613      	mov	r3, r2
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	4413      	add	r3, r2
 800494a:	3b23      	subs	r3, #35	; 0x23
 800494c:	fa00 f203 	lsl.w	r2, r0, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	430a      	orrs	r2, r1
 8004956:	631a      	str	r2, [r3, #48]	; 0x30
 8004958:	e023      	b.n	80049a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	685a      	ldr	r2, [r3, #4]
 8004964:	4613      	mov	r3, r2
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	4413      	add	r3, r2
 800496a:	3b41      	subs	r3, #65	; 0x41
 800496c:	221f      	movs	r2, #31
 800496e:	fa02 f303 	lsl.w	r3, r2, r3
 8004972:	43da      	mvns	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	400a      	ands	r2, r1
 800497a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	b29b      	uxth	r3, r3
 8004988:	4618      	mov	r0, r3
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	685a      	ldr	r2, [r3, #4]
 800498e:	4613      	mov	r3, r2
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	4413      	add	r3, r2
 8004994:	3b41      	subs	r3, #65	; 0x41
 8004996:	fa00 f203 	lsl.w	r2, r0, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	430a      	orrs	r2, r1
 80049a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80049a2:	4b29      	ldr	r3, [pc, #164]	; (8004a48 <HAL_ADC_ConfigChannel+0x250>)
 80049a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a28      	ldr	r2, [pc, #160]	; (8004a4c <HAL_ADC_ConfigChannel+0x254>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d10f      	bne.n	80049d0 <HAL_ADC_ConfigChannel+0x1d8>
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	2b12      	cmp	r3, #18
 80049b6:	d10b      	bne.n	80049d0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	685b      	ldr	r3, [r3, #4]
 80049c8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	4a1d      	ldr	r2, [pc, #116]	; (8004a4c <HAL_ADC_ConfigChannel+0x254>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d12b      	bne.n	8004a32 <HAL_ADC_ConfigChannel+0x23a>
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4a1c      	ldr	r2, [pc, #112]	; (8004a50 <HAL_ADC_ConfigChannel+0x258>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d003      	beq.n	80049ec <HAL_ADC_ConfigChannel+0x1f4>
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b11      	cmp	r3, #17
 80049ea:	d122      	bne.n	8004a32 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	685b      	ldr	r3, [r3, #4]
 80049f0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a11      	ldr	r2, [pc, #68]	; (8004a50 <HAL_ADC_ConfigChannel+0x258>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d111      	bne.n	8004a32 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004a0e:	4b11      	ldr	r3, [pc, #68]	; (8004a54 <HAL_ADC_ConfigChannel+0x25c>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a11      	ldr	r2, [pc, #68]	; (8004a58 <HAL_ADC_ConfigChannel+0x260>)
 8004a14:	fba2 2303 	umull	r2, r3, r2, r3
 8004a18:	0c9a      	lsrs	r2, r3, #18
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	4413      	add	r3, r2
 8004a20:	005b      	lsls	r3, r3, #1
 8004a22:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004a24:	e002      	b.n	8004a2c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	3b01      	subs	r3, #1
 8004a2a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d1f9      	bne.n	8004a26 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004a3a:	2300      	movs	r3, #0
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3714      	adds	r7, #20
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	40012300 	.word	0x40012300
 8004a4c:	40012000 	.word	0x40012000
 8004a50:	10000012 	.word	0x10000012
 8004a54:	20000014 	.word	0x20000014
 8004a58:	431bde83 	.word	0x431bde83

08004a5c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004a64:	4b79      	ldr	r3, [pc, #484]	; (8004c4c <ADC_Init+0x1f0>)
 8004a66:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	685a      	ldr	r2, [r3, #4]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	685a      	ldr	r2, [r3, #4]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a90:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	6859      	ldr	r1, [r3, #4]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	021a      	lsls	r2, r3, #8
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	685a      	ldr	r2, [r3, #4]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004ab4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6859      	ldr	r1, [r3, #4]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	689a      	ldr	r2, [r3, #8]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	430a      	orrs	r2, r1
 8004ac6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689a      	ldr	r2, [r3, #8]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ad6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	6899      	ldr	r1, [r3, #8]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68da      	ldr	r2, [r3, #12]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aee:	4a58      	ldr	r2, [pc, #352]	; (8004c50 <ADC_Init+0x1f4>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d022      	beq.n	8004b3a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b02:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	6899      	ldr	r1, [r3, #8]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	430a      	orrs	r2, r1
 8004b14:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	689a      	ldr	r2, [r3, #8]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b24:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	6899      	ldr	r1, [r3, #8]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	430a      	orrs	r2, r1
 8004b36:	609a      	str	r2, [r3, #8]
 8004b38:	e00f      	b.n	8004b5a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689a      	ldr	r2, [r3, #8]
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004b48:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	689a      	ldr	r2, [r3, #8]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004b58:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	689a      	ldr	r2, [r3, #8]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 0202 	bic.w	r2, r2, #2
 8004b68:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	6899      	ldr	r1, [r3, #8]
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	7e1b      	ldrb	r3, [r3, #24]
 8004b74:	005a      	lsls	r2, r3, #1
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d01b      	beq.n	8004bc0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685a      	ldr	r2, [r3, #4]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b96:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004ba6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6859      	ldr	r1, [r3, #4]
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb2:	3b01      	subs	r3, #1
 8004bb4:	035a      	lsls	r2, r3, #13
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	430a      	orrs	r2, r1
 8004bbc:	605a      	str	r2, [r3, #4]
 8004bbe:	e007      	b.n	8004bd0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	685a      	ldr	r2, [r3, #4]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004bce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004bde:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	69db      	ldr	r3, [r3, #28]
 8004bea:	3b01      	subs	r3, #1
 8004bec:	051a      	lsls	r2, r3, #20
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	689a      	ldr	r2, [r3, #8]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004c04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	6899      	ldr	r1, [r3, #8]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004c12:	025a      	lsls	r2, r3, #9
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689a      	ldr	r2, [r3, #8]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c2a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	6899      	ldr	r1, [r3, #8]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	029a      	lsls	r2, r3, #10
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	609a      	str	r2, [r3, #8]
}
 8004c40:	bf00      	nop
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr
 8004c4c:	40012300 	.word	0x40012300
 8004c50:	0f000001 	.word	0x0f000001

08004c54 <__NVIC_SetPriorityGrouping>:
{
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f003 0307 	and.w	r3, r3, #7
 8004c62:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c64:	4b0c      	ldr	r3, [pc, #48]	; (8004c98 <__NVIC_SetPriorityGrouping+0x44>)
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c6a:	68ba      	ldr	r2, [r7, #8]
 8004c6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c70:	4013      	ands	r3, r2
 8004c72:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c86:	4a04      	ldr	r2, [pc, #16]	; (8004c98 <__NVIC_SetPriorityGrouping+0x44>)
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	60d3      	str	r3, [r2, #12]
}
 8004c8c:	bf00      	nop
 8004c8e:	3714      	adds	r7, #20
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr
 8004c98:	e000ed00 	.word	0xe000ed00

08004c9c <__NVIC_GetPriorityGrouping>:
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ca0:	4b04      	ldr	r3, [pc, #16]	; (8004cb4 <__NVIC_GetPriorityGrouping+0x18>)
 8004ca2:	68db      	ldr	r3, [r3, #12]
 8004ca4:	0a1b      	lsrs	r3, r3, #8
 8004ca6:	f003 0307 	and.w	r3, r3, #7
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr
 8004cb4:	e000ed00 	.word	0xe000ed00

08004cb8 <__NVIC_EnableIRQ>:
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	db0b      	blt.n	8004ce2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cca:	79fb      	ldrb	r3, [r7, #7]
 8004ccc:	f003 021f 	and.w	r2, r3, #31
 8004cd0:	4907      	ldr	r1, [pc, #28]	; (8004cf0 <__NVIC_EnableIRQ+0x38>)
 8004cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cd6:	095b      	lsrs	r3, r3, #5
 8004cd8:	2001      	movs	r0, #1
 8004cda:	fa00 f202 	lsl.w	r2, r0, r2
 8004cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004ce2:	bf00      	nop
 8004ce4:	370c      	adds	r7, #12
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr
 8004cee:	bf00      	nop
 8004cf0:	e000e100 	.word	0xe000e100

08004cf4 <__NVIC_SetPriority>:
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	6039      	str	r1, [r7, #0]
 8004cfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	db0a      	blt.n	8004d1e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	b2da      	uxtb	r2, r3
 8004d0c:	490c      	ldr	r1, [pc, #48]	; (8004d40 <__NVIC_SetPriority+0x4c>)
 8004d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d12:	0112      	lsls	r2, r2, #4
 8004d14:	b2d2      	uxtb	r2, r2
 8004d16:	440b      	add	r3, r1
 8004d18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004d1c:	e00a      	b.n	8004d34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	b2da      	uxtb	r2, r3
 8004d22:	4908      	ldr	r1, [pc, #32]	; (8004d44 <__NVIC_SetPriority+0x50>)
 8004d24:	79fb      	ldrb	r3, [r7, #7]
 8004d26:	f003 030f 	and.w	r3, r3, #15
 8004d2a:	3b04      	subs	r3, #4
 8004d2c:	0112      	lsls	r2, r2, #4
 8004d2e:	b2d2      	uxtb	r2, r2
 8004d30:	440b      	add	r3, r1
 8004d32:	761a      	strb	r2, [r3, #24]
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr
 8004d40:	e000e100 	.word	0xe000e100
 8004d44:	e000ed00 	.word	0xe000ed00

08004d48 <NVIC_EncodePriority>:
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b089      	sub	sp, #36	; 0x24
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	60f8      	str	r0, [r7, #12]
 8004d50:	60b9      	str	r1, [r7, #8]
 8004d52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f003 0307 	and.w	r3, r3, #7
 8004d5a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	f1c3 0307 	rsb	r3, r3, #7
 8004d62:	2b04      	cmp	r3, #4
 8004d64:	bf28      	it	cs
 8004d66:	2304      	movcs	r3, #4
 8004d68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d6a:	69fb      	ldr	r3, [r7, #28]
 8004d6c:	3304      	adds	r3, #4
 8004d6e:	2b06      	cmp	r3, #6
 8004d70:	d902      	bls.n	8004d78 <NVIC_EncodePriority+0x30>
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	3b03      	subs	r3, #3
 8004d76:	e000      	b.n	8004d7a <NVIC_EncodePriority+0x32>
 8004d78:	2300      	movs	r3, #0
 8004d7a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	fa02 f303 	lsl.w	r3, r2, r3
 8004d86:	43da      	mvns	r2, r3
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	401a      	ands	r2, r3
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d90:	f04f 31ff 	mov.w	r1, #4294967295
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9a:	43d9      	mvns	r1, r3
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004da0:	4313      	orrs	r3, r2
}
 8004da2:	4618      	mov	r0, r3
 8004da4:	3724      	adds	r7, #36	; 0x24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dac:	4770      	bx	lr
	...

08004db0 <SysTick_Config>:
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b082      	sub	sp, #8
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004dc0:	d301      	bcc.n	8004dc6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e00f      	b.n	8004de6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004dc6:	4a0a      	ldr	r2, [pc, #40]	; (8004df0 <SysTick_Config+0x40>)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004dce:	210f      	movs	r1, #15
 8004dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd4:	f7ff ff8e 	bl	8004cf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004dd8:	4b05      	ldr	r3, [pc, #20]	; (8004df0 <SysTick_Config+0x40>)
 8004dda:	2200      	movs	r2, #0
 8004ddc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004dde:	4b04      	ldr	r3, [pc, #16]	; (8004df0 <SysTick_Config+0x40>)
 8004de0:	2207      	movs	r2, #7
 8004de2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3708      	adds	r7, #8
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
 8004dee:	bf00      	nop
 8004df0:	e000e010 	.word	0xe000e010

08004df4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f7ff ff29 	bl	8004c54 <__NVIC_SetPriorityGrouping>
}
 8004e02:	bf00      	nop
 8004e04:	3708      	adds	r7, #8
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}

08004e0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e0a:	b580      	push	{r7, lr}
 8004e0c:	b086      	sub	sp, #24
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	4603      	mov	r3, r0
 8004e12:	60b9      	str	r1, [r7, #8]
 8004e14:	607a      	str	r2, [r7, #4]
 8004e16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e1c:	f7ff ff3e 	bl	8004c9c <__NVIC_GetPriorityGrouping>
 8004e20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	68b9      	ldr	r1, [r7, #8]
 8004e26:	6978      	ldr	r0, [r7, #20]
 8004e28:	f7ff ff8e 	bl	8004d48 <NVIC_EncodePriority>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e32:	4611      	mov	r1, r2
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7ff ff5d 	bl	8004cf4 <__NVIC_SetPriority>
}
 8004e3a:	bf00      	nop
 8004e3c:	3718      	adds	r7, #24
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}

08004e42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e42:	b580      	push	{r7, lr}
 8004e44:	b082      	sub	sp, #8
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	4603      	mov	r3, r0
 8004e4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e50:	4618      	mov	r0, r3
 8004e52:	f7ff ff31 	bl	8004cb8 <__NVIC_EnableIRQ>
}
 8004e56:	bf00      	nop
 8004e58:	3708      	adds	r7, #8
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b082      	sub	sp, #8
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f7ff ffa2 	bl	8004db0 <SysTick_Config>
 8004e6c:	4603      	mov	r3, r0
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3708      	adds	r7, #8
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004e76:	b480      	push	{r7}
 8004e78:	b083      	sub	sp, #12
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d004      	beq.n	8004e94 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2280      	movs	r2, #128	; 0x80
 8004e8e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e00c      	b.n	8004eae <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2205      	movs	r2, #5
 8004e98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	681a      	ldr	r2, [r3, #0]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f022 0201 	bic.w	r2, r2, #1
 8004eaa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004eac:	2300      	movs	r3, #0
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	370c      	adds	r7, #12
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr

08004eba <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004eba:	b480      	push	{r7}
 8004ebc:	b083      	sub	sp, #12
 8004ebe:	af00      	add	r7, sp, #0
 8004ec0:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ec8:	b2db      	uxtb	r3, r3
}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	370c      	adds	r7, #12
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
	...

08004ed8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b089      	sub	sp, #36	; 0x24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004eea:	2300      	movs	r3, #0
 8004eec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004eee:	2300      	movs	r3, #0
 8004ef0:	61fb      	str	r3, [r7, #28]
 8004ef2:	e177      	b.n	80051e4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8004efc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	697a      	ldr	r2, [r7, #20]
 8004f04:	4013      	ands	r3, r2
 8004f06:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004f08:	693a      	ldr	r2, [r7, #16]
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	f040 8166 	bne.w	80051de <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	f003 0303 	and.w	r3, r3, #3
 8004f1a:	2b01      	cmp	r3, #1
 8004f1c:	d005      	beq.n	8004f2a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d130      	bne.n	8004f8c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	005b      	lsls	r3, r3, #1
 8004f34:	2203      	movs	r2, #3
 8004f36:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3a:	43db      	mvns	r3, r3
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	4013      	ands	r3, r2
 8004f40:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	68da      	ldr	r2, [r3, #12]
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	005b      	lsls	r3, r3, #1
 8004f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4e:	69ba      	ldr	r2, [r7, #24]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	69ba      	ldr	r2, [r7, #24]
 8004f58:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f60:	2201      	movs	r2, #1
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	fa02 f303 	lsl.w	r3, r2, r3
 8004f68:	43db      	mvns	r3, r3
 8004f6a:	69ba      	ldr	r2, [r7, #24]
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	091b      	lsrs	r3, r3, #4
 8004f76:	f003 0201 	and.w	r2, r3, #1
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f80:	69ba      	ldr	r2, [r7, #24]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	69ba      	ldr	r2, [r7, #24]
 8004f8a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f003 0303 	and.w	r3, r3, #3
 8004f94:	2b03      	cmp	r3, #3
 8004f96:	d017      	beq.n	8004fc8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	005b      	lsls	r3, r3, #1
 8004fa2:	2203      	movs	r2, #3
 8004fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa8:	43db      	mvns	r3, r3
 8004faa:	69ba      	ldr	r2, [r7, #24]
 8004fac:	4013      	ands	r3, r2
 8004fae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	689a      	ldr	r2, [r3, #8]
 8004fb4:	69fb      	ldr	r3, [r7, #28]
 8004fb6:	005b      	lsls	r3, r3, #1
 8004fb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fbc:	69ba      	ldr	r2, [r7, #24]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	69ba      	ldr	r2, [r7, #24]
 8004fc6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	f003 0303 	and.w	r3, r3, #3
 8004fd0:	2b02      	cmp	r3, #2
 8004fd2:	d123      	bne.n	800501c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	08da      	lsrs	r2, r3, #3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	3208      	adds	r2, #8
 8004fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	f003 0307 	and.w	r3, r3, #7
 8004fe8:	009b      	lsls	r3, r3, #2
 8004fea:	220f      	movs	r2, #15
 8004fec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff0:	43db      	mvns	r3, r3
 8004ff2:	69ba      	ldr	r2, [r7, #24]
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	691a      	ldr	r2, [r3, #16]
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	f003 0307 	and.w	r3, r3, #7
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	fa02 f303 	lsl.w	r3, r2, r3
 8005008:	69ba      	ldr	r2, [r7, #24]
 800500a:	4313      	orrs	r3, r2
 800500c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800500e:	69fb      	ldr	r3, [r7, #28]
 8005010:	08da      	lsrs	r2, r3, #3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	3208      	adds	r2, #8
 8005016:	69b9      	ldr	r1, [r7, #24]
 8005018:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	005b      	lsls	r3, r3, #1
 8005026:	2203      	movs	r2, #3
 8005028:	fa02 f303 	lsl.w	r3, r2, r3
 800502c:	43db      	mvns	r3, r3
 800502e:	69ba      	ldr	r2, [r7, #24]
 8005030:	4013      	ands	r3, r2
 8005032:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f003 0203 	and.w	r2, r3, #3
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	005b      	lsls	r3, r3, #1
 8005040:	fa02 f303 	lsl.w	r3, r2, r3
 8005044:	69ba      	ldr	r2, [r7, #24]
 8005046:	4313      	orrs	r3, r2
 8005048:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	69ba      	ldr	r2, [r7, #24]
 800504e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 80c0 	beq.w	80051de <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800505e:	2300      	movs	r3, #0
 8005060:	60fb      	str	r3, [r7, #12]
 8005062:	4b66      	ldr	r3, [pc, #408]	; (80051fc <HAL_GPIO_Init+0x324>)
 8005064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005066:	4a65      	ldr	r2, [pc, #404]	; (80051fc <HAL_GPIO_Init+0x324>)
 8005068:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800506c:	6453      	str	r3, [r2, #68]	; 0x44
 800506e:	4b63      	ldr	r3, [pc, #396]	; (80051fc <HAL_GPIO_Init+0x324>)
 8005070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005072:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005076:	60fb      	str	r3, [r7, #12]
 8005078:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800507a:	4a61      	ldr	r2, [pc, #388]	; (8005200 <HAL_GPIO_Init+0x328>)
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	089b      	lsrs	r3, r3, #2
 8005080:	3302      	adds	r3, #2
 8005082:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005086:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	f003 0303 	and.w	r3, r3, #3
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	220f      	movs	r2, #15
 8005092:	fa02 f303 	lsl.w	r3, r2, r3
 8005096:	43db      	mvns	r3, r3
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	4013      	ands	r3, r2
 800509c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a58      	ldr	r2, [pc, #352]	; (8005204 <HAL_GPIO_Init+0x32c>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d037      	beq.n	8005116 <HAL_GPIO_Init+0x23e>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a57      	ldr	r2, [pc, #348]	; (8005208 <HAL_GPIO_Init+0x330>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d031      	beq.n	8005112 <HAL_GPIO_Init+0x23a>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a56      	ldr	r2, [pc, #344]	; (800520c <HAL_GPIO_Init+0x334>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d02b      	beq.n	800510e <HAL_GPIO_Init+0x236>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a55      	ldr	r2, [pc, #340]	; (8005210 <HAL_GPIO_Init+0x338>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d025      	beq.n	800510a <HAL_GPIO_Init+0x232>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a54      	ldr	r2, [pc, #336]	; (8005214 <HAL_GPIO_Init+0x33c>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d01f      	beq.n	8005106 <HAL_GPIO_Init+0x22e>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a53      	ldr	r2, [pc, #332]	; (8005218 <HAL_GPIO_Init+0x340>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d019      	beq.n	8005102 <HAL_GPIO_Init+0x22a>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a52      	ldr	r2, [pc, #328]	; (800521c <HAL_GPIO_Init+0x344>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d013      	beq.n	80050fe <HAL_GPIO_Init+0x226>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a51      	ldr	r2, [pc, #324]	; (8005220 <HAL_GPIO_Init+0x348>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00d      	beq.n	80050fa <HAL_GPIO_Init+0x222>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a50      	ldr	r2, [pc, #320]	; (8005224 <HAL_GPIO_Init+0x34c>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d007      	beq.n	80050f6 <HAL_GPIO_Init+0x21e>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a4f      	ldr	r2, [pc, #316]	; (8005228 <HAL_GPIO_Init+0x350>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d101      	bne.n	80050f2 <HAL_GPIO_Init+0x21a>
 80050ee:	2309      	movs	r3, #9
 80050f0:	e012      	b.n	8005118 <HAL_GPIO_Init+0x240>
 80050f2:	230a      	movs	r3, #10
 80050f4:	e010      	b.n	8005118 <HAL_GPIO_Init+0x240>
 80050f6:	2308      	movs	r3, #8
 80050f8:	e00e      	b.n	8005118 <HAL_GPIO_Init+0x240>
 80050fa:	2307      	movs	r3, #7
 80050fc:	e00c      	b.n	8005118 <HAL_GPIO_Init+0x240>
 80050fe:	2306      	movs	r3, #6
 8005100:	e00a      	b.n	8005118 <HAL_GPIO_Init+0x240>
 8005102:	2305      	movs	r3, #5
 8005104:	e008      	b.n	8005118 <HAL_GPIO_Init+0x240>
 8005106:	2304      	movs	r3, #4
 8005108:	e006      	b.n	8005118 <HAL_GPIO_Init+0x240>
 800510a:	2303      	movs	r3, #3
 800510c:	e004      	b.n	8005118 <HAL_GPIO_Init+0x240>
 800510e:	2302      	movs	r3, #2
 8005110:	e002      	b.n	8005118 <HAL_GPIO_Init+0x240>
 8005112:	2301      	movs	r3, #1
 8005114:	e000      	b.n	8005118 <HAL_GPIO_Init+0x240>
 8005116:	2300      	movs	r3, #0
 8005118:	69fa      	ldr	r2, [r7, #28]
 800511a:	f002 0203 	and.w	r2, r2, #3
 800511e:	0092      	lsls	r2, r2, #2
 8005120:	4093      	lsls	r3, r2
 8005122:	69ba      	ldr	r2, [r7, #24]
 8005124:	4313      	orrs	r3, r2
 8005126:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005128:	4935      	ldr	r1, [pc, #212]	; (8005200 <HAL_GPIO_Init+0x328>)
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	089b      	lsrs	r3, r3, #2
 800512e:	3302      	adds	r3, #2
 8005130:	69ba      	ldr	r2, [r7, #24]
 8005132:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005136:	4b3d      	ldr	r3, [pc, #244]	; (800522c <HAL_GPIO_Init+0x354>)
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	43db      	mvns	r3, r3
 8005140:	69ba      	ldr	r2, [r7, #24]
 8005142:	4013      	ands	r3, r2
 8005144:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d003      	beq.n	800515a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005152:	69ba      	ldr	r2, [r7, #24]
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	4313      	orrs	r3, r2
 8005158:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800515a:	4a34      	ldr	r2, [pc, #208]	; (800522c <HAL_GPIO_Init+0x354>)
 800515c:	69bb      	ldr	r3, [r7, #24]
 800515e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005160:	4b32      	ldr	r3, [pc, #200]	; (800522c <HAL_GPIO_Init+0x354>)
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	43db      	mvns	r3, r3
 800516a:	69ba      	ldr	r2, [r7, #24]
 800516c:	4013      	ands	r3, r2
 800516e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d003      	beq.n	8005184 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	4313      	orrs	r3, r2
 8005182:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005184:	4a29      	ldr	r2, [pc, #164]	; (800522c <HAL_GPIO_Init+0x354>)
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800518a:	4b28      	ldr	r3, [pc, #160]	; (800522c <HAL_GPIO_Init+0x354>)
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	43db      	mvns	r3, r3
 8005194:	69ba      	ldr	r2, [r7, #24]
 8005196:	4013      	ands	r3, r2
 8005198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d003      	beq.n	80051ae <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80051a6:	69ba      	ldr	r2, [r7, #24]
 80051a8:	693b      	ldr	r3, [r7, #16]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80051ae:	4a1f      	ldr	r2, [pc, #124]	; (800522c <HAL_GPIO_Init+0x354>)
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051b4:	4b1d      	ldr	r3, [pc, #116]	; (800522c <HAL_GPIO_Init+0x354>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	43db      	mvns	r3, r3
 80051be:	69ba      	ldr	r2, [r7, #24]
 80051c0:	4013      	ands	r3, r2
 80051c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d003      	beq.n	80051d8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80051d0:	69ba      	ldr	r2, [r7, #24]
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80051d8:	4a14      	ldr	r2, [pc, #80]	; (800522c <HAL_GPIO_Init+0x354>)
 80051da:	69bb      	ldr	r3, [r7, #24]
 80051dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	3301      	adds	r3, #1
 80051e2:	61fb      	str	r3, [r7, #28]
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	2b0f      	cmp	r3, #15
 80051e8:	f67f ae84 	bls.w	8004ef4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80051ec:	bf00      	nop
 80051ee:	bf00      	nop
 80051f0:	3724      	adds	r7, #36	; 0x24
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr
 80051fa:	bf00      	nop
 80051fc:	40023800 	.word	0x40023800
 8005200:	40013800 	.word	0x40013800
 8005204:	40020000 	.word	0x40020000
 8005208:	40020400 	.word	0x40020400
 800520c:	40020800 	.word	0x40020800
 8005210:	40020c00 	.word	0x40020c00
 8005214:	40021000 	.word	0x40021000
 8005218:	40021400 	.word	0x40021400
 800521c:	40021800 	.word	0x40021800
 8005220:	40021c00 	.word	0x40021c00
 8005224:	40022000 	.word	0x40022000
 8005228:	40022400 	.word	0x40022400
 800522c:	40013c00 	.word	0x40013c00

08005230 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	460b      	mov	r3, r1
 800523a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	691a      	ldr	r2, [r3, #16]
 8005240:	887b      	ldrh	r3, [r7, #2]
 8005242:	4013      	ands	r3, r2
 8005244:	2b00      	cmp	r3, #0
 8005246:	d002      	beq.n	800524e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005248:	2301      	movs	r3, #1
 800524a:	73fb      	strb	r3, [r7, #15]
 800524c:	e001      	b.n	8005252 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800524e:	2300      	movs	r3, #0
 8005250:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005252:	7bfb      	ldrb	r3, [r7, #15]
}
 8005254:	4618      	mov	r0, r3
 8005256:	3714      	adds	r7, #20
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005260:	b480      	push	{r7}
 8005262:	b083      	sub	sp, #12
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	460b      	mov	r3, r1
 800526a:	807b      	strh	r3, [r7, #2]
 800526c:	4613      	mov	r3, r2
 800526e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005270:	787b      	ldrb	r3, [r7, #1]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d003      	beq.n	800527e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005276:	887a      	ldrh	r2, [r7, #2]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800527c:	e003      	b.n	8005286 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800527e:	887b      	ldrh	r3, [r7, #2]
 8005280:	041a      	lsls	r2, r3, #16
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	619a      	str	r2, [r3, #24]
}
 8005286:	bf00      	nop
 8005288:	370c      	adds	r7, #12
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
	...

08005294 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d101      	bne.n	80052a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e12b      	b.n	80054fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052ac:	b2db      	uxtb	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d106      	bne.n	80052c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f7fe fe7c 	bl	8003fb8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2224      	movs	r2, #36	; 0x24
 80052c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f022 0201 	bic.w	r2, r2, #1
 80052d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80052e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681a      	ldr	r2, [r3, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80052f8:	f004 fba4 	bl	8009a44 <HAL_RCC_GetPCLK1Freq>
 80052fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	4a81      	ldr	r2, [pc, #516]	; (8005508 <HAL_I2C_Init+0x274>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d807      	bhi.n	8005318 <HAL_I2C_Init+0x84>
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	4a80      	ldr	r2, [pc, #512]	; (800550c <HAL_I2C_Init+0x278>)
 800530c:	4293      	cmp	r3, r2
 800530e:	bf94      	ite	ls
 8005310:	2301      	movls	r3, #1
 8005312:	2300      	movhi	r3, #0
 8005314:	b2db      	uxtb	r3, r3
 8005316:	e006      	b.n	8005326 <HAL_I2C_Init+0x92>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	4a7d      	ldr	r2, [pc, #500]	; (8005510 <HAL_I2C_Init+0x27c>)
 800531c:	4293      	cmp	r3, r2
 800531e:	bf94      	ite	ls
 8005320:	2301      	movls	r3, #1
 8005322:	2300      	movhi	r3, #0
 8005324:	b2db      	uxtb	r3, r3
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e0e7      	b.n	80054fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	4a78      	ldr	r2, [pc, #480]	; (8005514 <HAL_I2C_Init+0x280>)
 8005332:	fba2 2303 	umull	r2, r3, r2, r3
 8005336:	0c9b      	lsrs	r3, r3, #18
 8005338:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68ba      	ldr	r2, [r7, #8]
 800534a:	430a      	orrs	r2, r1
 800534c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	6a1b      	ldr	r3, [r3, #32]
 8005354:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	4a6a      	ldr	r2, [pc, #424]	; (8005508 <HAL_I2C_Init+0x274>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d802      	bhi.n	8005368 <HAL_I2C_Init+0xd4>
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	3301      	adds	r3, #1
 8005366:	e009      	b.n	800537c <HAL_I2C_Init+0xe8>
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800536e:	fb02 f303 	mul.w	r3, r2, r3
 8005372:	4a69      	ldr	r2, [pc, #420]	; (8005518 <HAL_I2C_Init+0x284>)
 8005374:	fba2 2303 	umull	r2, r3, r2, r3
 8005378:	099b      	lsrs	r3, r3, #6
 800537a:	3301      	adds	r3, #1
 800537c:	687a      	ldr	r2, [r7, #4]
 800537e:	6812      	ldr	r2, [r2, #0]
 8005380:	430b      	orrs	r3, r1
 8005382:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	69db      	ldr	r3, [r3, #28]
 800538a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800538e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	495c      	ldr	r1, [pc, #368]	; (8005508 <HAL_I2C_Init+0x274>)
 8005398:	428b      	cmp	r3, r1
 800539a:	d819      	bhi.n	80053d0 <HAL_I2C_Init+0x13c>
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	1e59      	subs	r1, r3, #1
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80053aa:	1c59      	adds	r1, r3, #1
 80053ac:	f640 73fc 	movw	r3, #4092	; 0xffc
 80053b0:	400b      	ands	r3, r1
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00a      	beq.n	80053cc <HAL_I2C_Init+0x138>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	1e59      	subs	r1, r3, #1
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	005b      	lsls	r3, r3, #1
 80053c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80053c4:	3301      	adds	r3, #1
 80053c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053ca:	e051      	b.n	8005470 <HAL_I2C_Init+0x1dc>
 80053cc:	2304      	movs	r3, #4
 80053ce:	e04f      	b.n	8005470 <HAL_I2C_Init+0x1dc>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	689b      	ldr	r3, [r3, #8]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d111      	bne.n	80053fc <HAL_I2C_Init+0x168>
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	1e58      	subs	r0, r3, #1
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6859      	ldr	r1, [r3, #4]
 80053e0:	460b      	mov	r3, r1
 80053e2:	005b      	lsls	r3, r3, #1
 80053e4:	440b      	add	r3, r1
 80053e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80053ea:	3301      	adds	r3, #1
 80053ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	bf0c      	ite	eq
 80053f4:	2301      	moveq	r3, #1
 80053f6:	2300      	movne	r3, #0
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	e012      	b.n	8005422 <HAL_I2C_Init+0x18e>
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	1e58      	subs	r0, r3, #1
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6859      	ldr	r1, [r3, #4]
 8005404:	460b      	mov	r3, r1
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	440b      	add	r3, r1
 800540a:	0099      	lsls	r1, r3, #2
 800540c:	440b      	add	r3, r1
 800540e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005412:	3301      	adds	r3, #1
 8005414:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005418:	2b00      	cmp	r3, #0
 800541a:	bf0c      	ite	eq
 800541c:	2301      	moveq	r3, #1
 800541e:	2300      	movne	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <HAL_I2C_Init+0x196>
 8005426:	2301      	movs	r3, #1
 8005428:	e022      	b.n	8005470 <HAL_I2C_Init+0x1dc>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d10e      	bne.n	8005450 <HAL_I2C_Init+0x1bc>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	1e58      	subs	r0, r3, #1
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6859      	ldr	r1, [r3, #4]
 800543a:	460b      	mov	r3, r1
 800543c:	005b      	lsls	r3, r3, #1
 800543e:	440b      	add	r3, r1
 8005440:	fbb0 f3f3 	udiv	r3, r0, r3
 8005444:	3301      	adds	r3, #1
 8005446:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800544a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800544e:	e00f      	b.n	8005470 <HAL_I2C_Init+0x1dc>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	1e58      	subs	r0, r3, #1
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6859      	ldr	r1, [r3, #4]
 8005458:	460b      	mov	r3, r1
 800545a:	009b      	lsls	r3, r3, #2
 800545c:	440b      	add	r3, r1
 800545e:	0099      	lsls	r1, r3, #2
 8005460:	440b      	add	r3, r1
 8005462:	fbb0 f3f3 	udiv	r3, r0, r3
 8005466:	3301      	adds	r3, #1
 8005468:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800546c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005470:	6879      	ldr	r1, [r7, #4]
 8005472:	6809      	ldr	r1, [r1, #0]
 8005474:	4313      	orrs	r3, r2
 8005476:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	69da      	ldr	r2, [r3, #28]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6a1b      	ldr	r3, [r3, #32]
 800548a:	431a      	orrs	r2, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800549e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80054a2:	687a      	ldr	r2, [r7, #4]
 80054a4:	6911      	ldr	r1, [r2, #16]
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	68d2      	ldr	r2, [r2, #12]
 80054aa:	4311      	orrs	r1, r2
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	6812      	ldr	r2, [r2, #0]
 80054b0:	430b      	orrs	r3, r1
 80054b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	695a      	ldr	r2, [r3, #20]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	699b      	ldr	r3, [r3, #24]
 80054c6:	431a      	orrs	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	430a      	orrs	r2, r1
 80054ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	681a      	ldr	r2, [r3, #0]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f042 0201 	orr.w	r2, r2, #1
 80054de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2220      	movs	r2, #32
 80054ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80054fc:	2300      	movs	r3, #0
}
 80054fe:	4618      	mov	r0, r3
 8005500:	3710      	adds	r7, #16
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	000186a0 	.word	0x000186a0
 800550c:	001e847f 	.word	0x001e847f
 8005510:	003d08ff 	.word	0x003d08ff
 8005514:	431bde83 	.word	0x431bde83
 8005518:	10624dd3 	.word	0x10624dd3

0800551c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b088      	sub	sp, #32
 8005520:	af02      	add	r7, sp, #8
 8005522:	60f8      	str	r0, [r7, #12]
 8005524:	607a      	str	r2, [r7, #4]
 8005526:	461a      	mov	r2, r3
 8005528:	460b      	mov	r3, r1
 800552a:	817b      	strh	r3, [r7, #10]
 800552c:	4613      	mov	r3, r2
 800552e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005530:	f7ff f8ee 	bl	8004710 <HAL_GetTick>
 8005534:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800553c:	b2db      	uxtb	r3, r3
 800553e:	2b20      	cmp	r3, #32
 8005540:	f040 80e0 	bne.w	8005704 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	9300      	str	r3, [sp, #0]
 8005548:	2319      	movs	r3, #25
 800554a:	2201      	movs	r2, #1
 800554c:	4970      	ldr	r1, [pc, #448]	; (8005710 <HAL_I2C_Master_Transmit+0x1f4>)
 800554e:	68f8      	ldr	r0, [r7, #12]
 8005550:	f002 f8e6 	bl	8007720 <I2C_WaitOnFlagUntilTimeout>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d001      	beq.n	800555e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800555a:	2302      	movs	r3, #2
 800555c:	e0d3      	b.n	8005706 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005564:	2b01      	cmp	r3, #1
 8005566:	d101      	bne.n	800556c <HAL_I2C_Master_Transmit+0x50>
 8005568:	2302      	movs	r3, #2
 800556a:	e0cc      	b.n	8005706 <HAL_I2C_Master_Transmit+0x1ea>
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0301 	and.w	r3, r3, #1
 800557e:	2b01      	cmp	r3, #1
 8005580:	d007      	beq.n	8005592 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f042 0201 	orr.w	r2, r2, #1
 8005590:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80055a0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2221      	movs	r2, #33	; 0x21
 80055a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2210      	movs	r2, #16
 80055ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	893a      	ldrh	r2, [r7, #8]
 80055c2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c8:	b29a      	uxth	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	4a50      	ldr	r2, [pc, #320]	; (8005714 <HAL_I2C_Master_Transmit+0x1f8>)
 80055d2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80055d4:	8979      	ldrh	r1, [r7, #10]
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	6a3a      	ldr	r2, [r7, #32]
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f001 fea8 	bl	8007330 <I2C_MasterRequestWrite>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d001      	beq.n	80055ea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80055e6:	2301      	movs	r3, #1
 80055e8:	e08d      	b.n	8005706 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055ea:	2300      	movs	r3, #0
 80055ec:	613b      	str	r3, [r7, #16]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	695b      	ldr	r3, [r3, #20]
 80055f4:	613b      	str	r3, [r7, #16]
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	699b      	ldr	r3, [r3, #24]
 80055fc:	613b      	str	r3, [r7, #16]
 80055fe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005600:	e066      	b.n	80056d0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005602:	697a      	ldr	r2, [r7, #20]
 8005604:	6a39      	ldr	r1, [r7, #32]
 8005606:	68f8      	ldr	r0, [r7, #12]
 8005608:	f002 f960 	bl	80078cc <I2C_WaitOnTXEFlagUntilTimeout>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d00d      	beq.n	800562e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005616:	2b04      	cmp	r3, #4
 8005618:	d107      	bne.n	800562a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005628:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e06b      	b.n	8005706 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005632:	781a      	ldrb	r2, [r3, #0]
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563e:	1c5a      	adds	r2, r3, #1
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005648:	b29b      	uxth	r3, r3
 800564a:	3b01      	subs	r3, #1
 800564c:	b29a      	uxth	r2, r3
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005656:	3b01      	subs	r3, #1
 8005658:	b29a      	uxth	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	695b      	ldr	r3, [r3, #20]
 8005664:	f003 0304 	and.w	r3, r3, #4
 8005668:	2b04      	cmp	r3, #4
 800566a:	d11b      	bne.n	80056a4 <HAL_I2C_Master_Transmit+0x188>
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005670:	2b00      	cmp	r3, #0
 8005672:	d017      	beq.n	80056a4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005678:	781a      	ldrb	r2, [r3, #0]
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005684:	1c5a      	adds	r2, r3, #1
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800568e:	b29b      	uxth	r3, r3
 8005690:	3b01      	subs	r3, #1
 8005692:	b29a      	uxth	r2, r3
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800569c:	3b01      	subs	r3, #1
 800569e:	b29a      	uxth	r2, r3
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056a4:	697a      	ldr	r2, [r7, #20]
 80056a6:	6a39      	ldr	r1, [r7, #32]
 80056a8:	68f8      	ldr	r0, [r7, #12]
 80056aa:	f002 f950 	bl	800794e <I2C_WaitOnBTFFlagUntilTimeout>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00d      	beq.n	80056d0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b8:	2b04      	cmp	r3, #4
 80056ba:	d107      	bne.n	80056cc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056ca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80056cc:	2301      	movs	r3, #1
 80056ce:	e01a      	b.n	8005706 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d194      	bne.n	8005602 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005700:	2300      	movs	r3, #0
 8005702:	e000      	b.n	8005706 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005704:	2302      	movs	r3, #2
  }
}
 8005706:	4618      	mov	r0, r3
 8005708:	3718      	adds	r7, #24
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
 800570e:	bf00      	nop
 8005710:	00100002 	.word	0x00100002
 8005714:	ffff0000 	.word	0xffff0000

08005718 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b08c      	sub	sp, #48	; 0x30
 800571c:	af02      	add	r7, sp, #8
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	607a      	str	r2, [r7, #4]
 8005722:	461a      	mov	r2, r3
 8005724:	460b      	mov	r3, r1
 8005726:	817b      	strh	r3, [r7, #10]
 8005728:	4613      	mov	r3, r2
 800572a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800572c:	f7fe fff0 	bl	8004710 <HAL_GetTick>
 8005730:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005738:	b2db      	uxtb	r3, r3
 800573a:	2b20      	cmp	r3, #32
 800573c:	f040 820b 	bne.w	8005b56 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005740:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005742:	9300      	str	r3, [sp, #0]
 8005744:	2319      	movs	r3, #25
 8005746:	2201      	movs	r2, #1
 8005748:	497c      	ldr	r1, [pc, #496]	; (800593c <HAL_I2C_Master_Receive+0x224>)
 800574a:	68f8      	ldr	r0, [r7, #12]
 800574c:	f001 ffe8 	bl	8007720 <I2C_WaitOnFlagUntilTimeout>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d001      	beq.n	800575a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005756:	2302      	movs	r3, #2
 8005758:	e1fe      	b.n	8005b58 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005760:	2b01      	cmp	r3, #1
 8005762:	d101      	bne.n	8005768 <HAL_I2C_Master_Receive+0x50>
 8005764:	2302      	movs	r3, #2
 8005766:	e1f7      	b.n	8005b58 <HAL_I2C_Master_Receive+0x440>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 0301 	and.w	r3, r3, #1
 800577a:	2b01      	cmp	r3, #1
 800577c:	d007      	beq.n	800578e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f042 0201 	orr.w	r2, r2, #1
 800578c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	681a      	ldr	r2, [r3, #0]
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800579c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2222      	movs	r2, #34	; 0x22
 80057a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2210      	movs	r2, #16
 80057aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2200      	movs	r2, #0
 80057b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	893a      	ldrh	r2, [r7, #8]
 80057be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057c4:	b29a      	uxth	r2, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	4a5c      	ldr	r2, [pc, #368]	; (8005940 <HAL_I2C_Master_Receive+0x228>)
 80057ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80057d0:	8979      	ldrh	r1, [r7, #10]
 80057d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057d6:	68f8      	ldr	r0, [r7, #12]
 80057d8:	f001 fe2c 	bl	8007434 <I2C_MasterRequestRead>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	e1b8      	b.n	8005b58 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d113      	bne.n	8005816 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057ee:	2300      	movs	r3, #0
 80057f0:	623b      	str	r3, [r7, #32]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	695b      	ldr	r3, [r3, #20]
 80057f8:	623b      	str	r3, [r7, #32]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	623b      	str	r3, [r7, #32]
 8005802:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	e18c      	b.n	8005b30 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800581a:	2b01      	cmp	r3, #1
 800581c:	d11b      	bne.n	8005856 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681a      	ldr	r2, [r3, #0]
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800582c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800582e:	2300      	movs	r3, #0
 8005830:	61fb      	str	r3, [r7, #28]
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	695b      	ldr	r3, [r3, #20]
 8005838:	61fb      	str	r3, [r7, #28]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	699b      	ldr	r3, [r3, #24]
 8005840:	61fb      	str	r3, [r7, #28]
 8005842:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005852:	601a      	str	r2, [r3, #0]
 8005854:	e16c      	b.n	8005b30 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800585a:	2b02      	cmp	r3, #2
 800585c:	d11b      	bne.n	8005896 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800586c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800587c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800587e:	2300      	movs	r3, #0
 8005880:	61bb      	str	r3, [r7, #24]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	695b      	ldr	r3, [r3, #20]
 8005888:	61bb      	str	r3, [r7, #24]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	699b      	ldr	r3, [r3, #24]
 8005890:	61bb      	str	r3, [r7, #24]
 8005892:	69bb      	ldr	r3, [r7, #24]
 8005894:	e14c      	b.n	8005b30 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058a4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80058a6:	2300      	movs	r3, #0
 80058a8:	617b      	str	r3, [r7, #20]
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	695b      	ldr	r3, [r3, #20]
 80058b0:	617b      	str	r3, [r7, #20]
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	699b      	ldr	r3, [r3, #24]
 80058b8:	617b      	str	r3, [r7, #20]
 80058ba:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80058bc:	e138      	b.n	8005b30 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058c2:	2b03      	cmp	r3, #3
 80058c4:	f200 80f1 	bhi.w	8005aaa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d123      	bne.n	8005918 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058d2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80058d4:	68f8      	ldr	r0, [r7, #12]
 80058d6:	f002 f8ad 	bl	8007a34 <I2C_WaitOnRXNEFlagUntilTimeout>
 80058da:	4603      	mov	r3, r0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d001      	beq.n	80058e4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80058e0:	2301      	movs	r3, #1
 80058e2:	e139      	b.n	8005b58 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	691a      	ldr	r2, [r3, #16]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ee:	b2d2      	uxtb	r2, r2
 80058f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058f6:	1c5a      	adds	r2, r3, #1
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005900:	3b01      	subs	r3, #1
 8005902:	b29a      	uxth	r2, r3
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800590c:	b29b      	uxth	r3, r3
 800590e:	3b01      	subs	r3, #1
 8005910:	b29a      	uxth	r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005916:	e10b      	b.n	8005b30 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800591c:	2b02      	cmp	r3, #2
 800591e:	d14e      	bne.n	80059be <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005926:	2200      	movs	r2, #0
 8005928:	4906      	ldr	r1, [pc, #24]	; (8005944 <HAL_I2C_Master_Receive+0x22c>)
 800592a:	68f8      	ldr	r0, [r7, #12]
 800592c:	f001 fef8 	bl	8007720 <I2C_WaitOnFlagUntilTimeout>
 8005930:	4603      	mov	r3, r0
 8005932:	2b00      	cmp	r3, #0
 8005934:	d008      	beq.n	8005948 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e10e      	b.n	8005b58 <HAL_I2C_Master_Receive+0x440>
 800593a:	bf00      	nop
 800593c:	00100002 	.word	0x00100002
 8005940:	ffff0000 	.word	0xffff0000
 8005944:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005956:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	691a      	ldr	r2, [r3, #16]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005962:	b2d2      	uxtb	r2, r2
 8005964:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596a:	1c5a      	adds	r2, r3, #1
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005974:	3b01      	subs	r3, #1
 8005976:	b29a      	uxth	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005980:	b29b      	uxth	r3, r3
 8005982:	3b01      	subs	r3, #1
 8005984:	b29a      	uxth	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	691a      	ldr	r2, [r3, #16]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005994:	b2d2      	uxtb	r2, r2
 8005996:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599c:	1c5a      	adds	r2, r3, #1
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80059a6:	3b01      	subs	r3, #1
 80059a8:	b29a      	uxth	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	3b01      	subs	r3, #1
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	855a      	strh	r2, [r3, #42]	; 0x2a
 80059bc:	e0b8      	b.n	8005b30 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80059be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c0:	9300      	str	r3, [sp, #0]
 80059c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059c4:	2200      	movs	r2, #0
 80059c6:	4966      	ldr	r1, [pc, #408]	; (8005b60 <HAL_I2C_Master_Receive+0x448>)
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f001 fea9 	bl	8007720 <I2C_WaitOnFlagUntilTimeout>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d001      	beq.n	80059d8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e0bf      	b.n	8005b58 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	691a      	ldr	r2, [r3, #16]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059f2:	b2d2      	uxtb	r2, r2
 80059f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059fa:	1c5a      	adds	r2, r3, #1
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a04:	3b01      	subs	r3, #1
 8005a06:	b29a      	uxth	r2, r3
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	3b01      	subs	r3, #1
 8005a14:	b29a      	uxth	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a1c:	9300      	str	r3, [sp, #0]
 8005a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a20:	2200      	movs	r2, #0
 8005a22:	494f      	ldr	r1, [pc, #316]	; (8005b60 <HAL_I2C_Master_Receive+0x448>)
 8005a24:	68f8      	ldr	r0, [r7, #12]
 8005a26:	f001 fe7b 	bl	8007720 <I2C_WaitOnFlagUntilTimeout>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e091      	b.n	8005b58 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	681a      	ldr	r2, [r3, #0]
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	691a      	ldr	r2, [r3, #16]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a4e:	b2d2      	uxtb	r2, r2
 8005a50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a56:	1c5a      	adds	r2, r3, #1
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a60:	3b01      	subs	r3, #1
 8005a62:	b29a      	uxth	r2, r3
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a6c:	b29b      	uxth	r3, r3
 8005a6e:	3b01      	subs	r3, #1
 8005a70:	b29a      	uxth	r2, r3
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	691a      	ldr	r2, [r3, #16]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a80:	b2d2      	uxtb	r2, r2
 8005a82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a88:	1c5a      	adds	r2, r3, #1
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a92:	3b01      	subs	r3, #1
 8005a94:	b29a      	uxth	r2, r3
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	b29a      	uxth	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005aa8:	e042      	b.n	8005b30 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005aaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f001 ffc0 	bl	8007a34 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e04c      	b.n	8005b58 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	691a      	ldr	r2, [r3, #16]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ac8:	b2d2      	uxtb	r2, r2
 8005aca:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad0:	1c5a      	adds	r2, r3, #1
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ada:	3b01      	subs	r3, #1
 8005adc:	b29a      	uxth	r2, r3
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	3b01      	subs	r3, #1
 8005aea:	b29a      	uxth	r2, r3
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	695b      	ldr	r3, [r3, #20]
 8005af6:	f003 0304 	and.w	r3, r3, #4
 8005afa:	2b04      	cmp	r3, #4
 8005afc:	d118      	bne.n	8005b30 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	691a      	ldr	r2, [r3, #16]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b08:	b2d2      	uxtb	r2, r2
 8005b0a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b10:	1c5a      	adds	r2, r3, #1
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b1a:	3b01      	subs	r3, #1
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	b29a      	uxth	r2, r3
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	f47f aec2 	bne.w	80058be <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2220      	movs	r2, #32
 8005b3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005b52:	2300      	movs	r3, #0
 8005b54:	e000      	b.n	8005b58 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8005b56:	2302      	movs	r3, #2
  }
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3728      	adds	r7, #40	; 0x28
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}
 8005b60:	00010004 	.word	0x00010004

08005b64 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b088      	sub	sp, #32
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b7c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b84:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b8c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005b8e:	7bfb      	ldrb	r3, [r7, #15]
 8005b90:	2b10      	cmp	r3, #16
 8005b92:	d003      	beq.n	8005b9c <HAL_I2C_EV_IRQHandler+0x38>
 8005b94:	7bfb      	ldrb	r3, [r7, #15]
 8005b96:	2b40      	cmp	r3, #64	; 0x40
 8005b98:	f040 80c1 	bne.w	8005d1e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	699b      	ldr	r3, [r3, #24]
 8005ba2:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	695b      	ldr	r3, [r3, #20]
 8005baa:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	f003 0301 	and.w	r3, r3, #1
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d10d      	bne.n	8005bd2 <HAL_I2C_EV_IRQHandler+0x6e>
 8005bb6:	693b      	ldr	r3, [r7, #16]
 8005bb8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005bbc:	d003      	beq.n	8005bc6 <HAL_I2C_EV_IRQHandler+0x62>
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005bc4:	d101      	bne.n	8005bca <HAL_I2C_EV_IRQHandler+0x66>
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e000      	b.n	8005bcc <HAL_I2C_EV_IRQHandler+0x68>
 8005bca:	2300      	movs	r3, #0
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	f000 8132 	beq.w	8005e36 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	f003 0301 	and.w	r3, r3, #1
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00c      	beq.n	8005bf6 <HAL_I2C_EV_IRQHandler+0x92>
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	0a5b      	lsrs	r3, r3, #9
 8005be0:	f003 0301 	and.w	r3, r3, #1
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d006      	beq.n	8005bf6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f001 ffa8 	bl	8007b3e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 fd83 	bl	80066fa <I2C_Master_SB>
 8005bf4:	e092      	b.n	8005d1c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005bf6:	69fb      	ldr	r3, [r7, #28]
 8005bf8:	08db      	lsrs	r3, r3, #3
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d009      	beq.n	8005c16 <HAL_I2C_EV_IRQHandler+0xb2>
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	0a5b      	lsrs	r3, r3, #9
 8005c06:	f003 0301 	and.w	r3, r3, #1
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d003      	beq.n	8005c16 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f000 fdf9 	bl	8006806 <I2C_Master_ADD10>
 8005c14:	e082      	b.n	8005d1c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	085b      	lsrs	r3, r3, #1
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d009      	beq.n	8005c36 <HAL_I2C_EV_IRQHandler+0xd2>
 8005c22:	697b      	ldr	r3, [r7, #20]
 8005c24:	0a5b      	lsrs	r3, r3, #9
 8005c26:	f003 0301 	and.w	r3, r3, #1
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d003      	beq.n	8005c36 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 fe13 	bl	800685a <I2C_Master_ADDR>
 8005c34:	e072      	b.n	8005d1c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005c36:	69bb      	ldr	r3, [r7, #24]
 8005c38:	089b      	lsrs	r3, r3, #2
 8005c3a:	f003 0301 	and.w	r3, r3, #1
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d03b      	beq.n	8005cba <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c4c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c50:	f000 80f3 	beq.w	8005e3a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	09db      	lsrs	r3, r3, #7
 8005c58:	f003 0301 	and.w	r3, r3, #1
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d00f      	beq.n	8005c80 <HAL_I2C_EV_IRQHandler+0x11c>
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	0a9b      	lsrs	r3, r3, #10
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d009      	beq.n	8005c80 <HAL_I2C_EV_IRQHandler+0x11c>
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	089b      	lsrs	r3, r3, #2
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d103      	bne.n	8005c80 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f000 f9f3 	bl	8006064 <I2C_MasterTransmit_TXE>
 8005c7e:	e04d      	b.n	8005d1c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	089b      	lsrs	r3, r3, #2
 8005c84:	f003 0301 	and.w	r3, r3, #1
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	f000 80d6 	beq.w	8005e3a <HAL_I2C_EV_IRQHandler+0x2d6>
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	0a5b      	lsrs	r3, r3, #9
 8005c92:	f003 0301 	and.w	r3, r3, #1
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	f000 80cf 	beq.w	8005e3a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005c9c:	7bbb      	ldrb	r3, [r7, #14]
 8005c9e:	2b21      	cmp	r3, #33	; 0x21
 8005ca0:	d103      	bne.n	8005caa <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f000 fa7a 	bl	800619c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ca8:	e0c7      	b.n	8005e3a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8005caa:	7bfb      	ldrb	r3, [r7, #15]
 8005cac:	2b40      	cmp	r3, #64	; 0x40
 8005cae:	f040 80c4 	bne.w	8005e3a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 fae8 	bl	8006288 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005cb8:	e0bf      	b.n	8005e3a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cc8:	f000 80b7 	beq.w	8005e3a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	099b      	lsrs	r3, r3, #6
 8005cd0:	f003 0301 	and.w	r3, r3, #1
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d00f      	beq.n	8005cf8 <HAL_I2C_EV_IRQHandler+0x194>
 8005cd8:	697b      	ldr	r3, [r7, #20]
 8005cda:	0a9b      	lsrs	r3, r3, #10
 8005cdc:	f003 0301 	and.w	r3, r3, #1
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d009      	beq.n	8005cf8 <HAL_I2C_EV_IRQHandler+0x194>
 8005ce4:	69fb      	ldr	r3, [r7, #28]
 8005ce6:	089b      	lsrs	r3, r3, #2
 8005ce8:	f003 0301 	and.w	r3, r3, #1
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d103      	bne.n	8005cf8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005cf0:	6878      	ldr	r0, [r7, #4]
 8005cf2:	f000 fb5d 	bl	80063b0 <I2C_MasterReceive_RXNE>
 8005cf6:	e011      	b.n	8005d1c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	089b      	lsrs	r3, r3, #2
 8005cfc:	f003 0301 	and.w	r3, r3, #1
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	f000 809a 	beq.w	8005e3a <HAL_I2C_EV_IRQHandler+0x2d6>
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	0a5b      	lsrs	r3, r3, #9
 8005d0a:	f003 0301 	and.w	r3, r3, #1
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	f000 8093 	beq.w	8005e3a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 fc06 	bl	8006526 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d1a:	e08e      	b.n	8005e3a <HAL_I2C_EV_IRQHandler+0x2d6>
 8005d1c:	e08d      	b.n	8005e3a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d004      	beq.n	8005d30 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	695b      	ldr	r3, [r3, #20]
 8005d2c:	61fb      	str	r3, [r7, #28]
 8005d2e:	e007      	b.n	8005d40 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	085b      	lsrs	r3, r3, #1
 8005d44:	f003 0301 	and.w	r3, r3, #1
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d012      	beq.n	8005d72 <HAL_I2C_EV_IRQHandler+0x20e>
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	0a5b      	lsrs	r3, r3, #9
 8005d50:	f003 0301 	and.w	r3, r3, #1
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d00c      	beq.n	8005d72 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d003      	beq.n	8005d68 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	699b      	ldr	r3, [r3, #24]
 8005d66:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005d68:	69b9      	ldr	r1, [r7, #24]
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 ffc4 	bl	8006cf8 <I2C_Slave_ADDR>
 8005d70:	e066      	b.n	8005e40 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	091b      	lsrs	r3, r3, #4
 8005d76:	f003 0301 	and.w	r3, r3, #1
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d009      	beq.n	8005d92 <HAL_I2C_EV_IRQHandler+0x22e>
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	0a5b      	lsrs	r3, r3, #9
 8005d82:	f003 0301 	and.w	r3, r3, #1
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d003      	beq.n	8005d92 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 fffe 	bl	8006d8c <I2C_Slave_STOPF>
 8005d90:	e056      	b.n	8005e40 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005d92:	7bbb      	ldrb	r3, [r7, #14]
 8005d94:	2b21      	cmp	r3, #33	; 0x21
 8005d96:	d002      	beq.n	8005d9e <HAL_I2C_EV_IRQHandler+0x23a>
 8005d98:	7bbb      	ldrb	r3, [r7, #14]
 8005d9a:	2b29      	cmp	r3, #41	; 0x29
 8005d9c:	d125      	bne.n	8005dea <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	09db      	lsrs	r3, r3, #7
 8005da2:	f003 0301 	and.w	r3, r3, #1
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00f      	beq.n	8005dca <HAL_I2C_EV_IRQHandler+0x266>
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	0a9b      	lsrs	r3, r3, #10
 8005dae:	f003 0301 	and.w	r3, r3, #1
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d009      	beq.n	8005dca <HAL_I2C_EV_IRQHandler+0x266>
 8005db6:	69fb      	ldr	r3, [r7, #28]
 8005db8:	089b      	lsrs	r3, r3, #2
 8005dba:	f003 0301 	and.w	r3, r3, #1
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d103      	bne.n	8005dca <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f000 feda 	bl	8006b7c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005dc8:	e039      	b.n	8005e3e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	089b      	lsrs	r3, r3, #2
 8005dce:	f003 0301 	and.w	r3, r3, #1
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d033      	beq.n	8005e3e <HAL_I2C_EV_IRQHandler+0x2da>
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	0a5b      	lsrs	r3, r3, #9
 8005dda:	f003 0301 	and.w	r3, r3, #1
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d02d      	beq.n	8005e3e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005de2:	6878      	ldr	r0, [r7, #4]
 8005de4:	f000 ff07 	bl	8006bf6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005de8:	e029      	b.n	8005e3e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005dea:	69fb      	ldr	r3, [r7, #28]
 8005dec:	099b      	lsrs	r3, r3, #6
 8005dee:	f003 0301 	and.w	r3, r3, #1
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00f      	beq.n	8005e16 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	0a9b      	lsrs	r3, r3, #10
 8005dfa:	f003 0301 	and.w	r3, r3, #1
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d009      	beq.n	8005e16 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005e02:	69fb      	ldr	r3, [r7, #28]
 8005e04:	089b      	lsrs	r3, r3, #2
 8005e06:	f003 0301 	and.w	r3, r3, #1
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d103      	bne.n	8005e16 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 ff12 	bl	8006c38 <I2C_SlaveReceive_RXNE>
 8005e14:	e014      	b.n	8005e40 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e16:	69fb      	ldr	r3, [r7, #28]
 8005e18:	089b      	lsrs	r3, r3, #2
 8005e1a:	f003 0301 	and.w	r3, r3, #1
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d00e      	beq.n	8005e40 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	0a5b      	lsrs	r3, r3, #9
 8005e26:	f003 0301 	and.w	r3, r3, #1
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d008      	beq.n	8005e40 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 ff40 	bl	8006cb4 <I2C_SlaveReceive_BTF>
 8005e34:	e004      	b.n	8005e40 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8005e36:	bf00      	nop
 8005e38:	e002      	b.n	8005e40 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005e3a:	bf00      	nop
 8005e3c:	e000      	b.n	8005e40 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005e3e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005e40:	3720      	adds	r7, #32
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}

08005e46 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005e46:	b580      	push	{r7, lr}
 8005e48:	b08a      	sub	sp, #40	; 0x28
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	695b      	ldr	r3, [r3, #20]
 8005e54:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e68:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005e6a:	6a3b      	ldr	r3, [r7, #32]
 8005e6c:	0a1b      	lsrs	r3, r3, #8
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d00e      	beq.n	8005e94 <HAL_I2C_ER_IRQHandler+0x4e>
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	0a1b      	lsrs	r3, r3, #8
 8005e7a:	f003 0301 	and.w	r3, r3, #1
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d008      	beq.n	8005e94 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e84:	f043 0301 	orr.w	r3, r3, #1
 8005e88:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005e92:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005e94:	6a3b      	ldr	r3, [r7, #32]
 8005e96:	0a5b      	lsrs	r3, r3, #9
 8005e98:	f003 0301 	and.w	r3, r3, #1
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d00e      	beq.n	8005ebe <HAL_I2C_ER_IRQHandler+0x78>
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	0a1b      	lsrs	r3, r3, #8
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d008      	beq.n	8005ebe <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eae:	f043 0302 	orr.w	r3, r3, #2
 8005eb2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8005ebc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005ebe:	6a3b      	ldr	r3, [r7, #32]
 8005ec0:	0a9b      	lsrs	r3, r3, #10
 8005ec2:	f003 0301 	and.w	r3, r3, #1
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d03f      	beq.n	8005f4a <HAL_I2C_ER_IRQHandler+0x104>
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	0a1b      	lsrs	r3, r3, #8
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d039      	beq.n	8005f4a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005ed6:	7efb      	ldrb	r3, [r7, #27]
 8005ed8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ee8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eee:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005ef0:	7ebb      	ldrb	r3, [r7, #26]
 8005ef2:	2b20      	cmp	r3, #32
 8005ef4:	d112      	bne.n	8005f1c <HAL_I2C_ER_IRQHandler+0xd6>
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d10f      	bne.n	8005f1c <HAL_I2C_ER_IRQHandler+0xd6>
 8005efc:	7cfb      	ldrb	r3, [r7, #19]
 8005efe:	2b21      	cmp	r3, #33	; 0x21
 8005f00:	d008      	beq.n	8005f14 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005f02:	7cfb      	ldrb	r3, [r7, #19]
 8005f04:	2b29      	cmp	r3, #41	; 0x29
 8005f06:	d005      	beq.n	8005f14 <HAL_I2C_ER_IRQHandler+0xce>
 8005f08:	7cfb      	ldrb	r3, [r7, #19]
 8005f0a:	2b28      	cmp	r3, #40	; 0x28
 8005f0c:	d106      	bne.n	8005f1c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2b21      	cmp	r3, #33	; 0x21
 8005f12:	d103      	bne.n	8005f1c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f001 f869 	bl	8006fec <I2C_Slave_AF>
 8005f1a:	e016      	b.n	8005f4a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f24:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f28:	f043 0304 	orr.w	r3, r3, #4
 8005f2c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005f2e:	7efb      	ldrb	r3, [r7, #27]
 8005f30:	2b10      	cmp	r3, #16
 8005f32:	d002      	beq.n	8005f3a <HAL_I2C_ER_IRQHandler+0xf4>
 8005f34:	7efb      	ldrb	r3, [r7, #27]
 8005f36:	2b40      	cmp	r3, #64	; 0x40
 8005f38:	d107      	bne.n	8005f4a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f48:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005f4a:	6a3b      	ldr	r3, [r7, #32]
 8005f4c:	0adb      	lsrs	r3, r3, #11
 8005f4e:	f003 0301 	and.w	r3, r3, #1
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00e      	beq.n	8005f74 <HAL_I2C_ER_IRQHandler+0x12e>
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	0a1b      	lsrs	r3, r3, #8
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d008      	beq.n	8005f74 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f64:	f043 0308 	orr.w	r3, r3, #8
 8005f68:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8005f72:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d008      	beq.n	8005f8c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f80:	431a      	orrs	r2, r3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f001 f8a0 	bl	80070cc <I2C_ITError>
  }
}
 8005f8c:	bf00      	nop
 8005f8e:	3728      	adds	r7, #40	; 0x28
 8005f90:	46bd      	mov	sp, r7
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b083      	sub	sp, #12
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005f9c:	bf00      	nop
 8005f9e:	370c      	adds	r7, #12
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa6:	4770      	bx	lr

08005fa8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b083      	sub	sp, #12
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005fb0:	bf00      	nop
 8005fb2:	370c      	adds	r7, #12
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b083      	sub	sp, #12
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005fc4:	bf00      	nop
 8005fc6:	370c      	adds	r7, #12
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005fd8:	bf00      	nop
 8005fda:	370c      	adds	r7, #12
 8005fdc:	46bd      	mov	sp, r7
 8005fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe2:	4770      	bx	lr

08005fe4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b083      	sub	sp, #12
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	460b      	mov	r3, r1
 8005fee:	70fb      	strb	r3, [r7, #3]
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006000:	b480      	push	{r7}
 8006002:	b083      	sub	sp, #12
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006008:	bf00      	nop
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006030:	bf00      	nop
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800603c:	b480      	push	{r7}
 800603e:	b083      	sub	sp, #12
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006044:	bf00      	nop
 8006046:	370c      	adds	r7, #12
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006050:	b480      	push	{r7}
 8006052:	b083      	sub	sp, #12
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006058:	bf00      	nop
 800605a:	370c      	adds	r7, #12
 800605c:	46bd      	mov	sp, r7
 800605e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006062:	4770      	bx	lr

08006064 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006072:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800607a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006080:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006086:	2b00      	cmp	r3, #0
 8006088:	d150      	bne.n	800612c <I2C_MasterTransmit_TXE+0xc8>
 800608a:	7bfb      	ldrb	r3, [r7, #15]
 800608c:	2b21      	cmp	r3, #33	; 0x21
 800608e:	d14d      	bne.n	800612c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	2b08      	cmp	r3, #8
 8006094:	d01d      	beq.n	80060d2 <I2C_MasterTransmit_TXE+0x6e>
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	2b20      	cmp	r3, #32
 800609a:	d01a      	beq.n	80060d2 <I2C_MasterTransmit_TXE+0x6e>
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80060a2:	d016      	beq.n	80060d2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	685a      	ldr	r2, [r3, #4]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80060b2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2211      	movs	r2, #17
 80060b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2220      	movs	r2, #32
 80060c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f7ff ff62 	bl	8005f94 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80060d0:	e060      	b.n	8006194 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80060e0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060f0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2220      	movs	r2, #32
 80060fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006106:	b2db      	uxtb	r3, r3
 8006108:	2b40      	cmp	r3, #64	; 0x40
 800610a:	d107      	bne.n	800611c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f7ff ff7d 	bl	8006014 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800611a:	e03b      	b.n	8006194 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2200      	movs	r2, #0
 8006120:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f7ff ff35 	bl	8005f94 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800612a:	e033      	b.n	8006194 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800612c:	7bfb      	ldrb	r3, [r7, #15]
 800612e:	2b21      	cmp	r3, #33	; 0x21
 8006130:	d005      	beq.n	800613e <I2C_MasterTransmit_TXE+0xda>
 8006132:	7bbb      	ldrb	r3, [r7, #14]
 8006134:	2b40      	cmp	r3, #64	; 0x40
 8006136:	d12d      	bne.n	8006194 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006138:	7bfb      	ldrb	r3, [r7, #15]
 800613a:	2b22      	cmp	r3, #34	; 0x22
 800613c:	d12a      	bne.n	8006194 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006142:	b29b      	uxth	r3, r3
 8006144:	2b00      	cmp	r3, #0
 8006146:	d108      	bne.n	800615a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	685a      	ldr	r2, [r3, #4]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006156:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006158:	e01c      	b.n	8006194 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006160:	b2db      	uxtb	r3, r3
 8006162:	2b40      	cmp	r3, #64	; 0x40
 8006164:	d103      	bne.n	800616e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 f88e 	bl	8006288 <I2C_MemoryTransmit_TXE_BTF>
}
 800616c:	e012      	b.n	8006194 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006172:	781a      	ldrb	r2, [r3, #0]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800617e:	1c5a      	adds	r2, r3, #1
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006188:	b29b      	uxth	r3, r3
 800618a:	3b01      	subs	r3, #1
 800618c:	b29a      	uxth	r2, r3
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006192:	e7ff      	b.n	8006194 <I2C_MasterTransmit_TXE+0x130>
 8006194:	bf00      	nop
 8006196:	3710      	adds	r7, #16
 8006198:	46bd      	mov	sp, r7
 800619a:	bd80      	pop	{r7, pc}

0800619c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800619c:	b580      	push	{r7, lr}
 800619e:	b084      	sub	sp, #16
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b21      	cmp	r3, #33	; 0x21
 80061b4:	d164      	bne.n	8006280 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d012      	beq.n	80061e6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c4:	781a      	ldrb	r2, [r3, #0]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d0:	1c5a      	adds	r2, r3, #1
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061da:	b29b      	uxth	r3, r3
 80061dc:	3b01      	subs	r3, #1
 80061de:	b29a      	uxth	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80061e4:	e04c      	b.n	8006280 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	2b08      	cmp	r3, #8
 80061ea:	d01d      	beq.n	8006228 <I2C_MasterTransmit_BTF+0x8c>
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2b20      	cmp	r3, #32
 80061f0:	d01a      	beq.n	8006228 <I2C_MasterTransmit_BTF+0x8c>
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80061f8:	d016      	beq.n	8006228 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	685a      	ldr	r2, [r3, #4]
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006208:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2211      	movs	r2, #17
 800620e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2220      	movs	r2, #32
 800621c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f7ff feb7 	bl	8005f94 <HAL_I2C_MasterTxCpltCallback>
}
 8006226:	e02b      	b.n	8006280 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	685a      	ldr	r2, [r3, #4]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006236:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	681a      	ldr	r2, [r3, #0]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006246:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2220      	movs	r2, #32
 8006252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800625c:	b2db      	uxtb	r3, r3
 800625e:	2b40      	cmp	r3, #64	; 0x40
 8006260:	d107      	bne.n	8006272 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7ff fed2 	bl	8006014 <HAL_I2C_MemTxCpltCallback>
}
 8006270:	e006      	b.n	8006280 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800627a:	6878      	ldr	r0, [r7, #4]
 800627c:	f7ff fe8a 	bl	8005f94 <HAL_I2C_MasterTxCpltCallback>
}
 8006280:	bf00      	nop
 8006282:	3710      	adds	r7, #16
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006296:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800629c:	2b00      	cmp	r3, #0
 800629e:	d11d      	bne.n	80062dc <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d10b      	bne.n	80062c0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062ac:	b2da      	uxtb	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062b8:	1c9a      	adds	r2, r3, #2
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80062be:	e073      	b.n	80063a8 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	121b      	asrs	r3, r3, #8
 80062c8:	b2da      	uxtb	r2, r3
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062d4:	1c5a      	adds	r2, r3, #1
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	651a      	str	r2, [r3, #80]	; 0x50
}
 80062da:	e065      	b.n	80063a8 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d10b      	bne.n	80062fc <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062e8:	b2da      	uxtb	r2, r3
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062f4:	1c5a      	adds	r2, r3, #1
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	651a      	str	r2, [r3, #80]	; 0x50
}
 80062fa:	e055      	b.n	80063a8 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006300:	2b02      	cmp	r3, #2
 8006302:	d151      	bne.n	80063a8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006304:	7bfb      	ldrb	r3, [r7, #15]
 8006306:	2b22      	cmp	r3, #34	; 0x22
 8006308:	d10d      	bne.n	8006326 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006318:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800631e:	1c5a      	adds	r2, r3, #1
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006324:	e040      	b.n	80063a8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800632a:	b29b      	uxth	r3, r3
 800632c:	2b00      	cmp	r3, #0
 800632e:	d015      	beq.n	800635c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006330:	7bfb      	ldrb	r3, [r7, #15]
 8006332:	2b21      	cmp	r3, #33	; 0x21
 8006334:	d112      	bne.n	800635c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633a:	781a      	ldrb	r2, [r3, #0]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006346:	1c5a      	adds	r2, r3, #1
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006350:	b29b      	uxth	r3, r3
 8006352:	3b01      	subs	r3, #1
 8006354:	b29a      	uxth	r2, r3
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800635a:	e025      	b.n	80063a8 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006360:	b29b      	uxth	r3, r3
 8006362:	2b00      	cmp	r3, #0
 8006364:	d120      	bne.n	80063a8 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8006366:	7bfb      	ldrb	r3, [r7, #15]
 8006368:	2b21      	cmp	r3, #33	; 0x21
 800636a:	d11d      	bne.n	80063a8 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	685a      	ldr	r2, [r3, #4]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800637a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800638a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2220      	movs	r2, #32
 8006396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80063a2:	6878      	ldr	r0, [r7, #4]
 80063a4:	f7ff fe36 	bl	8006014 <HAL_I2C_MemTxCpltCallback>
}
 80063a8:	bf00      	nop
 80063aa:	3710      	adds	r7, #16
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063be:	b2db      	uxtb	r3, r3
 80063c0:	2b22      	cmp	r3, #34	; 0x22
 80063c2:	f040 80ac 	bne.w	800651e <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2b03      	cmp	r3, #3
 80063d2:	d921      	bls.n	8006418 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	691a      	ldr	r2, [r3, #16]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e6:	1c5a      	adds	r2, r3, #1
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	3b01      	subs	r3, #1
 80063f4:	b29a      	uxth	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063fe:	b29b      	uxth	r3, r3
 8006400:	2b03      	cmp	r3, #3
 8006402:	f040 808c 	bne.w	800651e <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	685a      	ldr	r2, [r3, #4]
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006414:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006416:	e082      	b.n	800651e <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800641c:	2b02      	cmp	r3, #2
 800641e:	d075      	beq.n	800650c <I2C_MasterReceive_RXNE+0x15c>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d002      	beq.n	800642c <I2C_MasterReceive_RXNE+0x7c>
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d16f      	bne.n	800650c <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f001 facf 	bl	80079d0 <I2C_WaitOnSTOPRequestThroughIT>
 8006432:	4603      	mov	r3, r0
 8006434:	2b00      	cmp	r3, #0
 8006436:	d142      	bne.n	80064be <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	681a      	ldr	r2, [r3, #0]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006446:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	685a      	ldr	r2, [r3, #4]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006456:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	691a      	ldr	r2, [r3, #16]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006462:	b2d2      	uxtb	r2, r2
 8006464:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800646a:	1c5a      	adds	r2, r3, #1
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006474:	b29b      	uxth	r3, r3
 8006476:	3b01      	subs	r3, #1
 8006478:	b29a      	uxth	r2, r3
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2220      	movs	r2, #32
 8006482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800648c:	b2db      	uxtb	r3, r3
 800648e:	2b40      	cmp	r3, #64	; 0x40
 8006490:	d10a      	bne.n	80064a8 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	2200      	movs	r2, #0
 800649e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f7ff fdc1 	bl	8006028 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80064a6:	e03a      	b.n	800651e <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2212      	movs	r2, #18
 80064b4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f7ff fd76 	bl	8005fa8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80064bc:	e02f      	b.n	800651e <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80064cc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	691a      	ldr	r2, [r3, #16]
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d8:	b2d2      	uxtb	r2, r2
 80064da:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e0:	1c5a      	adds	r2, r3, #1
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064ea:	b29b      	uxth	r3, r3
 80064ec:	3b01      	subs	r3, #1
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2220      	movs	r2, #32
 80064f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f7ff fd99 	bl	800603c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800650a:	e008      	b.n	800651e <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	685a      	ldr	r2, [r3, #4]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800651a:	605a      	str	r2, [r3, #4]
}
 800651c:	e7ff      	b.n	800651e <I2C_MasterReceive_RXNE+0x16e>
 800651e:	bf00      	nop
 8006520:	3710      	adds	r7, #16
 8006522:	46bd      	mov	sp, r7
 8006524:	bd80      	pop	{r7, pc}

08006526 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006526:	b580      	push	{r7, lr}
 8006528:	b084      	sub	sp, #16
 800652a:	af00      	add	r7, sp, #0
 800652c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006532:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006538:	b29b      	uxth	r3, r3
 800653a:	2b04      	cmp	r3, #4
 800653c:	d11b      	bne.n	8006576 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	685a      	ldr	r2, [r3, #4]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800654c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	691a      	ldr	r2, [r3, #16]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006558:	b2d2      	uxtb	r2, r2
 800655a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006560:	1c5a      	adds	r2, r3, #1
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800656a:	b29b      	uxth	r3, r3
 800656c:	3b01      	subs	r3, #1
 800656e:	b29a      	uxth	r2, r3
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006574:	e0bd      	b.n	80066f2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800657a:	b29b      	uxth	r3, r3
 800657c:	2b03      	cmp	r3, #3
 800657e:	d129      	bne.n	80065d4 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800658e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2b04      	cmp	r3, #4
 8006594:	d00a      	beq.n	80065ac <I2C_MasterReceive_BTF+0x86>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	2b02      	cmp	r3, #2
 800659a:	d007      	beq.n	80065ac <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065aa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	691a      	ldr	r2, [r3, #16]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b6:	b2d2      	uxtb	r2, r2
 80065b8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065be:	1c5a      	adds	r2, r3, #1
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	3b01      	subs	r3, #1
 80065cc:	b29a      	uxth	r2, r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80065d2:	e08e      	b.n	80066f2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065d8:	b29b      	uxth	r3, r3
 80065da:	2b02      	cmp	r3, #2
 80065dc:	d176      	bne.n	80066cc <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d002      	beq.n	80065ea <I2C_MasterReceive_BTF+0xc4>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2b10      	cmp	r3, #16
 80065e8:	d108      	bne.n	80065fc <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065f8:	601a      	str	r2, [r3, #0]
 80065fa:	e019      	b.n	8006630 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	2b04      	cmp	r3, #4
 8006600:	d002      	beq.n	8006608 <I2C_MasterReceive_BTF+0xe2>
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2b02      	cmp	r3, #2
 8006606:	d108      	bne.n	800661a <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	681a      	ldr	r2, [r3, #0]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006616:	601a      	str	r2, [r3, #0]
 8006618:	e00a      	b.n	8006630 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2b10      	cmp	r3, #16
 800661e:	d007      	beq.n	8006630 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800662e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	691a      	ldr	r2, [r3, #16]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800663a:	b2d2      	uxtb	r2, r2
 800663c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006642:	1c5a      	adds	r2, r3, #1
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800664c:	b29b      	uxth	r3, r3
 800664e:	3b01      	subs	r3, #1
 8006650:	b29a      	uxth	r2, r3
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	691a      	ldr	r2, [r3, #16]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006660:	b2d2      	uxtb	r2, r2
 8006662:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006668:	1c5a      	adds	r2, r3, #1
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006672:	b29b      	uxth	r3, r3
 8006674:	3b01      	subs	r3, #1
 8006676:	b29a      	uxth	r2, r3
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	685a      	ldr	r2, [r3, #4]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800668a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2220      	movs	r2, #32
 8006690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800669a:	b2db      	uxtb	r3, r3
 800669c:	2b40      	cmp	r3, #64	; 0x40
 800669e:	d10a      	bne.n	80066b6 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f7ff fcba 	bl	8006028 <HAL_I2C_MemRxCpltCallback>
}
 80066b4:	e01d      	b.n	80066f2 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2212      	movs	r2, #18
 80066c2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f7ff fc6f 	bl	8005fa8 <HAL_I2C_MasterRxCpltCallback>
}
 80066ca:	e012      	b.n	80066f2 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	691a      	ldr	r2, [r3, #16]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d6:	b2d2      	uxtb	r2, r2
 80066d8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066de:	1c5a      	adds	r2, r3, #1
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	3b01      	subs	r3, #1
 80066ec:	b29a      	uxth	r2, r3
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80066f2:	bf00      	nop
 80066f4:	3710      	adds	r7, #16
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}

080066fa <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80066fa:	b480      	push	{r7}
 80066fc:	b083      	sub	sp, #12
 80066fe:	af00      	add	r7, sp, #0
 8006700:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b40      	cmp	r3, #64	; 0x40
 800670c:	d117      	bne.n	800673e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006712:	2b00      	cmp	r3, #0
 8006714:	d109      	bne.n	800672a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800671a:	b2db      	uxtb	r3, r3
 800671c:	461a      	mov	r2, r3
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006726:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006728:	e067      	b.n	80067fa <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800672e:	b2db      	uxtb	r3, r3
 8006730:	f043 0301 	orr.w	r3, r3, #1
 8006734:	b2da      	uxtb	r2, r3
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	611a      	str	r2, [r3, #16]
}
 800673c:	e05d      	b.n	80067fa <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	691b      	ldr	r3, [r3, #16]
 8006742:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006746:	d133      	bne.n	80067b0 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800674e:	b2db      	uxtb	r3, r3
 8006750:	2b21      	cmp	r3, #33	; 0x21
 8006752:	d109      	bne.n	8006768 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006758:	b2db      	uxtb	r3, r3
 800675a:	461a      	mov	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006764:	611a      	str	r2, [r3, #16]
 8006766:	e008      	b.n	800677a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800676c:	b2db      	uxtb	r3, r3
 800676e:	f043 0301 	orr.w	r3, r3, #1
 8006772:	b2da      	uxtb	r2, r3
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800677e:	2b00      	cmp	r3, #0
 8006780:	d004      	beq.n	800678c <I2C_Master_SB+0x92>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006786:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006788:	2b00      	cmp	r3, #0
 800678a:	d108      	bne.n	800679e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006790:	2b00      	cmp	r3, #0
 8006792:	d032      	beq.n	80067fa <I2C_Master_SB+0x100>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800679a:	2b00      	cmp	r3, #0
 800679c:	d02d      	beq.n	80067fa <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	685a      	ldr	r2, [r3, #4]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067ac:	605a      	str	r2, [r3, #4]
}
 80067ae:	e024      	b.n	80067fa <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d10e      	bne.n	80067d6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067bc:	b29b      	uxth	r3, r3
 80067be:	11db      	asrs	r3, r3, #7
 80067c0:	b2db      	uxtb	r3, r3
 80067c2:	f003 0306 	and.w	r3, r3, #6
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	f063 030f 	orn	r3, r3, #15
 80067cc:	b2da      	uxtb	r2, r3
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	611a      	str	r2, [r3, #16]
}
 80067d4:	e011      	b.n	80067fa <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d10d      	bne.n	80067fa <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	11db      	asrs	r3, r3, #7
 80067e6:	b2db      	uxtb	r3, r3
 80067e8:	f003 0306 	and.w	r3, r3, #6
 80067ec:	b2db      	uxtb	r3, r3
 80067ee:	f063 030e 	orn	r3, r3, #14
 80067f2:	b2da      	uxtb	r2, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	611a      	str	r2, [r3, #16]
}
 80067fa:	bf00      	nop
 80067fc:	370c      	adds	r7, #12
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006806:	b480      	push	{r7}
 8006808:	b083      	sub	sp, #12
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006812:	b2da      	uxtb	r2, r3
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800681e:	2b00      	cmp	r3, #0
 8006820:	d004      	beq.n	800682c <I2C_Master_ADD10+0x26>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006828:	2b00      	cmp	r3, #0
 800682a:	d108      	bne.n	800683e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00c      	beq.n	800684e <I2C_Master_ADD10+0x48>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800683a:	2b00      	cmp	r3, #0
 800683c:	d007      	beq.n	800684e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	685a      	ldr	r2, [r3, #4]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800684c:	605a      	str	r2, [r3, #4]
  }
}
 800684e:	bf00      	nop
 8006850:	370c      	adds	r7, #12
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr

0800685a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800685a:	b480      	push	{r7}
 800685c:	b091      	sub	sp, #68	; 0x44
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006868:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006870:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006876:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800687e:	b2db      	uxtb	r3, r3
 8006880:	2b22      	cmp	r3, #34	; 0x22
 8006882:	f040 8169 	bne.w	8006b58 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800688a:	2b00      	cmp	r3, #0
 800688c:	d10f      	bne.n	80068ae <I2C_Master_ADDR+0x54>
 800688e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006892:	2b40      	cmp	r3, #64	; 0x40
 8006894:	d10b      	bne.n	80068ae <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006896:	2300      	movs	r3, #0
 8006898:	633b      	str	r3, [r7, #48]	; 0x30
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	695b      	ldr	r3, [r3, #20]
 80068a0:	633b      	str	r3, [r7, #48]	; 0x30
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	699b      	ldr	r3, [r3, #24]
 80068a8:	633b      	str	r3, [r7, #48]	; 0x30
 80068aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068ac:	e160      	b.n	8006b70 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d11d      	bne.n	80068f2 <I2C_Master_ADDR+0x98>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	691b      	ldr	r3, [r3, #16]
 80068ba:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80068be:	d118      	bne.n	80068f2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068c0:	2300      	movs	r3, #0
 80068c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	695b      	ldr	r3, [r3, #20]
 80068ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	699b      	ldr	r3, [r3, #24]
 80068d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80068d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068e4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068ea:	1c5a      	adds	r2, r3, #1
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	651a      	str	r2, [r3, #80]	; 0x50
 80068f0:	e13e      	b.n	8006b70 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d113      	bne.n	8006924 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80068fc:	2300      	movs	r3, #0
 80068fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	695b      	ldr	r3, [r3, #20]
 8006906:	62bb      	str	r3, [r7, #40]	; 0x28
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	699b      	ldr	r3, [r3, #24]
 800690e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006910:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006920:	601a      	str	r2, [r3, #0]
 8006922:	e115      	b.n	8006b50 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006928:	b29b      	uxth	r3, r3
 800692a:	2b01      	cmp	r3, #1
 800692c:	f040 808a 	bne.w	8006a44 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006930:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006932:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006936:	d137      	bne.n	80069a8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006946:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006952:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006956:	d113      	bne.n	8006980 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006966:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006968:	2300      	movs	r3, #0
 800696a:	627b      	str	r3, [r7, #36]	; 0x24
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	695b      	ldr	r3, [r3, #20]
 8006972:	627b      	str	r3, [r7, #36]	; 0x24
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	699b      	ldr	r3, [r3, #24]
 800697a:	627b      	str	r3, [r7, #36]	; 0x24
 800697c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697e:	e0e7      	b.n	8006b50 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006980:	2300      	movs	r3, #0
 8006982:	623b      	str	r3, [r7, #32]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	695b      	ldr	r3, [r3, #20]
 800698a:	623b      	str	r3, [r7, #32]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	699b      	ldr	r3, [r3, #24]
 8006992:	623b      	str	r3, [r7, #32]
 8006994:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069a4:	601a      	str	r2, [r3, #0]
 80069a6:	e0d3      	b.n	8006b50 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80069a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069aa:	2b08      	cmp	r3, #8
 80069ac:	d02e      	beq.n	8006a0c <I2C_Master_ADDR+0x1b2>
 80069ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069b0:	2b20      	cmp	r3, #32
 80069b2:	d02b      	beq.n	8006a0c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80069b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069b6:	2b12      	cmp	r3, #18
 80069b8:	d102      	bne.n	80069c0 <I2C_Master_ADDR+0x166>
 80069ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d125      	bne.n	8006a0c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80069c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069c2:	2b04      	cmp	r3, #4
 80069c4:	d00e      	beq.n	80069e4 <I2C_Master_ADDR+0x18a>
 80069c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069c8:	2b02      	cmp	r3, #2
 80069ca:	d00b      	beq.n	80069e4 <I2C_Master_ADDR+0x18a>
 80069cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069ce:	2b10      	cmp	r3, #16
 80069d0:	d008      	beq.n	80069e4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681a      	ldr	r2, [r3, #0]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069e0:	601a      	str	r2, [r3, #0]
 80069e2:	e007      	b.n	80069f4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681a      	ldr	r2, [r3, #0]
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80069f2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80069f4:	2300      	movs	r3, #0
 80069f6:	61fb      	str	r3, [r7, #28]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	695b      	ldr	r3, [r3, #20]
 80069fe:	61fb      	str	r3, [r7, #28]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	699b      	ldr	r3, [r3, #24]
 8006a06:	61fb      	str	r3, [r7, #28]
 8006a08:	69fb      	ldr	r3, [r7, #28]
 8006a0a:	e0a1      	b.n	8006b50 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	681a      	ldr	r2, [r3, #0]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a1a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	61bb      	str	r3, [r7, #24]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	695b      	ldr	r3, [r3, #20]
 8006a26:	61bb      	str	r3, [r7, #24]
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	699b      	ldr	r3, [r3, #24]
 8006a2e:	61bb      	str	r3, [r7, #24]
 8006a30:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a40:	601a      	str	r2, [r3, #0]
 8006a42:	e085      	b.n	8006b50 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a48:	b29b      	uxth	r3, r3
 8006a4a:	2b02      	cmp	r3, #2
 8006a4c:	d14d      	bne.n	8006aea <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006a4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a50:	2b04      	cmp	r3, #4
 8006a52:	d016      	beq.n	8006a82 <I2C_Master_ADDR+0x228>
 8006a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a56:	2b02      	cmp	r3, #2
 8006a58:	d013      	beq.n	8006a82 <I2C_Master_ADDR+0x228>
 8006a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a5c:	2b10      	cmp	r3, #16
 8006a5e:	d010      	beq.n	8006a82 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	681a      	ldr	r2, [r3, #0]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a6e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a7e:	601a      	str	r2, [r3, #0]
 8006a80:	e007      	b.n	8006a92 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006a90:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	685b      	ldr	r3, [r3, #4]
 8006a98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006aa0:	d117      	bne.n	8006ad2 <I2C_Master_ADDR+0x278>
 8006aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006aa8:	d00b      	beq.n	8006ac2 <I2C_Master_ADDR+0x268>
 8006aaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d008      	beq.n	8006ac2 <I2C_Master_ADDR+0x268>
 8006ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ab2:	2b08      	cmp	r3, #8
 8006ab4:	d005      	beq.n	8006ac2 <I2C_Master_ADDR+0x268>
 8006ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ab8:	2b10      	cmp	r3, #16
 8006aba:	d002      	beq.n	8006ac2 <I2C_Master_ADDR+0x268>
 8006abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006abe:	2b20      	cmp	r3, #32
 8006ac0:	d107      	bne.n	8006ad2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	685a      	ldr	r2, [r3, #4]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ad0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	617b      	str	r3, [r7, #20]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	695b      	ldr	r3, [r3, #20]
 8006adc:	617b      	str	r3, [r7, #20]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	699b      	ldr	r3, [r3, #24]
 8006ae4:	617b      	str	r3, [r7, #20]
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	e032      	b.n	8006b50 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006af8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006b08:	d117      	bne.n	8006b3a <I2C_Master_ADDR+0x2e0>
 8006b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b0c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006b10:	d00b      	beq.n	8006b2a <I2C_Master_ADDR+0x2d0>
 8006b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d008      	beq.n	8006b2a <I2C_Master_ADDR+0x2d0>
 8006b18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b1a:	2b08      	cmp	r3, #8
 8006b1c:	d005      	beq.n	8006b2a <I2C_Master_ADDR+0x2d0>
 8006b1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b20:	2b10      	cmp	r3, #16
 8006b22:	d002      	beq.n	8006b2a <I2C_Master_ADDR+0x2d0>
 8006b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b26:	2b20      	cmp	r3, #32
 8006b28:	d107      	bne.n	8006b3a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	685a      	ldr	r2, [r3, #4]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006b38:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	613b      	str	r3, [r7, #16]
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	695b      	ldr	r3, [r3, #20]
 8006b44:	613b      	str	r3, [r7, #16]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	699b      	ldr	r3, [r3, #24]
 8006b4c:	613b      	str	r3, [r7, #16]
 8006b4e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2200      	movs	r2, #0
 8006b54:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006b56:	e00b      	b.n	8006b70 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006b58:	2300      	movs	r3, #0
 8006b5a:	60fb      	str	r3, [r7, #12]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	695b      	ldr	r3, [r3, #20]
 8006b62:	60fb      	str	r3, [r7, #12]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	699b      	ldr	r3, [r3, #24]
 8006b6a:	60fb      	str	r3, [r7, #12]
 8006b6c:	68fb      	ldr	r3, [r7, #12]
}
 8006b6e:	e7ff      	b.n	8006b70 <I2C_Master_ADDR+0x316>
 8006b70:	bf00      	nop
 8006b72:	3744      	adds	r7, #68	; 0x44
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr

08006b7c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b8a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b90:	b29b      	uxth	r3, r3
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d02b      	beq.n	8006bee <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9a:	781a      	ldrb	r2, [r3, #0]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba6:	1c5a      	adds	r2, r3, #1
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	b29a      	uxth	r2, r3
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d114      	bne.n	8006bee <I2C_SlaveTransmit_TXE+0x72>
 8006bc4:	7bfb      	ldrb	r3, [r7, #15]
 8006bc6:	2b29      	cmp	r3, #41	; 0x29
 8006bc8:	d111      	bne.n	8006bee <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	685a      	ldr	r2, [r3, #4]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bd8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2221      	movs	r2, #33	; 0x21
 8006bde:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2228      	movs	r2, #40	; 0x28
 8006be4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f7ff f9e7 	bl	8005fbc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006bee:	bf00      	nop
 8006bf0:	3710      	adds	r7, #16
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}

08006bf6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	b083      	sub	sp, #12
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c02:	b29b      	uxth	r3, r3
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d011      	beq.n	8006c2c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0c:	781a      	ldrb	r2, [r3, #0]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c18:	1c5a      	adds	r2, r3, #1
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c22:	b29b      	uxth	r3, r3
 8006c24:	3b01      	subs	r3, #1
 8006c26:	b29a      	uxth	r2, r3
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006c2c:	bf00      	nop
 8006c2e:	370c      	adds	r7, #12
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr

08006c38 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c46:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d02c      	beq.n	8006cac <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	691a      	ldr	r2, [r3, #16]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5c:	b2d2      	uxtb	r2, r2
 8006c5e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c64:	1c5a      	adds	r2, r3, #1
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c6e:	b29b      	uxth	r3, r3
 8006c70:	3b01      	subs	r3, #1
 8006c72:	b29a      	uxth	r2, r3
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d114      	bne.n	8006cac <I2C_SlaveReceive_RXNE+0x74>
 8006c82:	7bfb      	ldrb	r3, [r7, #15]
 8006c84:	2b2a      	cmp	r3, #42	; 0x2a
 8006c86:	d111      	bne.n	8006cac <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	685a      	ldr	r2, [r3, #4]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c96:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2222      	movs	r2, #34	; 0x22
 8006c9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2228      	movs	r2, #40	; 0x28
 8006ca2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f7ff f992 	bl	8005fd0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006cac:	bf00      	nop
 8006cae:	3710      	adds	r7, #16
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cc0:	b29b      	uxth	r3, r3
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d012      	beq.n	8006cec <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	691a      	ldr	r2, [r3, #16]
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd0:	b2d2      	uxtb	r2, r2
 8006cd2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd8:	1c5a      	adds	r2, r3, #1
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	3b01      	subs	r3, #1
 8006ce6:	b29a      	uxth	r2, r3
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006cec:	bf00      	nop
 8006cee:	370c      	adds	r7, #12
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf6:	4770      	bx	lr

08006cf8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b084      	sub	sp, #16
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
 8006d00:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006d02:	2300      	movs	r3, #0
 8006d04:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d0c:	b2db      	uxtb	r3, r3
 8006d0e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006d12:	2b28      	cmp	r3, #40	; 0x28
 8006d14:	d127      	bne.n	8006d66 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	685a      	ldr	r2, [r3, #4]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d24:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	089b      	lsrs	r3, r3, #2
 8006d2a:	f003 0301 	and.w	r3, r3, #1
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d101      	bne.n	8006d36 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006d32:	2301      	movs	r3, #1
 8006d34:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006d36:	683b      	ldr	r3, [r7, #0]
 8006d38:	09db      	lsrs	r3, r3, #7
 8006d3a:	f003 0301 	and.w	r3, r3, #1
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d103      	bne.n	8006d4a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	68db      	ldr	r3, [r3, #12]
 8006d46:	81bb      	strh	r3, [r7, #12]
 8006d48:	e002      	b.n	8006d50 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	699b      	ldr	r3, [r3, #24]
 8006d4e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2200      	movs	r2, #0
 8006d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006d58:	89ba      	ldrh	r2, [r7, #12]
 8006d5a:	7bfb      	ldrb	r3, [r7, #15]
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f7ff f940 	bl	8005fe4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006d64:	e00e      	b.n	8006d84 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d66:	2300      	movs	r3, #0
 8006d68:	60bb      	str	r3, [r7, #8]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	695b      	ldr	r3, [r3, #20]
 8006d70:	60bb      	str	r3, [r7, #8]
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	699b      	ldr	r3, [r3, #24]
 8006d78:	60bb      	str	r3, [r7, #8]
 8006d7a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006d84:	bf00      	nop
 8006d86:	3710      	adds	r7, #16
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bd80      	pop	{r7, pc}

08006d8c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d9a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	685a      	ldr	r2, [r3, #4]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006daa:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006dac:	2300      	movs	r3, #0
 8006dae:	60bb      	str	r3, [r7, #8]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	695b      	ldr	r3, [r3, #20]
 8006db6:	60bb      	str	r3, [r7, #8]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	681a      	ldr	r2, [r3, #0]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f042 0201 	orr.w	r2, r2, #1
 8006dc6:	601a      	str	r2, [r3, #0]
 8006dc8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dd8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006de4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006de8:	d172      	bne.n	8006ed0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006dea:	7bfb      	ldrb	r3, [r7, #15]
 8006dec:	2b22      	cmp	r3, #34	; 0x22
 8006dee:	d002      	beq.n	8006df6 <I2C_Slave_STOPF+0x6a>
 8006df0:	7bfb      	ldrb	r3, [r7, #15]
 8006df2:	2b2a      	cmp	r3, #42	; 0x2a
 8006df4:	d135      	bne.n	8006e62 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	b29a      	uxth	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d005      	beq.n	8006e1a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e12:	f043 0204 	orr.w	r2, r3, #4
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	685a      	ldr	r2, [r3, #4]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e28:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e2e:	4618      	mov	r0, r3
 8006e30:	f7fe f843 	bl	8004eba <HAL_DMA_GetState>
 8006e34:	4603      	mov	r3, r0
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d049      	beq.n	8006ece <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e3e:	4a69      	ldr	r2, [pc, #420]	; (8006fe4 <I2C_Slave_STOPF+0x258>)
 8006e40:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e46:	4618      	mov	r0, r3
 8006e48:	f7fe f815 	bl	8004e76 <HAL_DMA_Abort_IT>
 8006e4c:	4603      	mov	r3, r0
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d03d      	beq.n	8006ece <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e58:	687a      	ldr	r2, [r7, #4]
 8006e5a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006e5c:	4610      	mov	r0, r2
 8006e5e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006e60:	e035      	b.n	8006ece <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	b29a      	uxth	r2, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e74:	b29b      	uxth	r3, r3
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d005      	beq.n	8006e86 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7e:	f043 0204 	orr.w	r2, r3, #4
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	685a      	ldr	r2, [r3, #4]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e94:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f7fe f80d 	bl	8004eba <HAL_DMA_GetState>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b01      	cmp	r3, #1
 8006ea4:	d014      	beq.n	8006ed0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eaa:	4a4e      	ldr	r2, [pc, #312]	; (8006fe4 <I2C_Slave_STOPF+0x258>)
 8006eac:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f7fd ffdf 	bl	8004e76 <HAL_DMA_Abort_IT>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d008      	beq.n	8006ed0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ec2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ec4:	687a      	ldr	r2, [r7, #4]
 8006ec6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006ec8:	4610      	mov	r0, r2
 8006eca:	4798      	blx	r3
 8006ecc:	e000      	b.n	8006ed0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006ece:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ed4:	b29b      	uxth	r3, r3
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d03e      	beq.n	8006f58 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	695b      	ldr	r3, [r3, #20]
 8006ee0:	f003 0304 	and.w	r3, r3, #4
 8006ee4:	2b04      	cmp	r3, #4
 8006ee6:	d112      	bne.n	8006f0e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	691a      	ldr	r2, [r3, #16]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ef2:	b2d2      	uxtb	r2, r2
 8006ef4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006efa:	1c5a      	adds	r2, r3, #1
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f04:	b29b      	uxth	r3, r3
 8006f06:	3b01      	subs	r3, #1
 8006f08:	b29a      	uxth	r2, r3
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	695b      	ldr	r3, [r3, #20]
 8006f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f18:	2b40      	cmp	r3, #64	; 0x40
 8006f1a:	d112      	bne.n	8006f42 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	691a      	ldr	r2, [r3, #16]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f26:	b2d2      	uxtb	r2, r2
 8006f28:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2e:	1c5a      	adds	r2, r3, #1
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f38:	b29b      	uxth	r3, r3
 8006f3a:	3b01      	subs	r3, #1
 8006f3c:	b29a      	uxth	r2, r3
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f46:	b29b      	uxth	r3, r3
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d005      	beq.n	8006f58 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f50:	f043 0204 	orr.w	r2, r3, #4
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d003      	beq.n	8006f68 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 f8b3 	bl	80070cc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006f66:	e039      	b.n	8006fdc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006f68:	7bfb      	ldrb	r3, [r7, #15]
 8006f6a:	2b2a      	cmp	r3, #42	; 0x2a
 8006f6c:	d109      	bne.n	8006f82 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2200      	movs	r2, #0
 8006f72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2228      	movs	r2, #40	; 0x28
 8006f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f7ff f827 	bl	8005fd0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f88:	b2db      	uxtb	r3, r3
 8006f8a:	2b28      	cmp	r3, #40	; 0x28
 8006f8c:	d111      	bne.n	8006fb2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	4a15      	ldr	r2, [pc, #84]	; (8006fe8 <I2C_Slave_STOPF+0x25c>)
 8006f92:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2220      	movs	r2, #32
 8006f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006faa:	6878      	ldr	r0, [r7, #4]
 8006fac:	f7ff f828 	bl	8006000 <HAL_I2C_ListenCpltCallback>
}
 8006fb0:	e014      	b.n	8006fdc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb6:	2b22      	cmp	r3, #34	; 0x22
 8006fb8:	d002      	beq.n	8006fc0 <I2C_Slave_STOPF+0x234>
 8006fba:	7bfb      	ldrb	r3, [r7, #15]
 8006fbc:	2b22      	cmp	r3, #34	; 0x22
 8006fbe:	d10d      	bne.n	8006fdc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2220      	movs	r2, #32
 8006fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f7fe fffa 	bl	8005fd0 <HAL_I2C_SlaveRxCpltCallback>
}
 8006fdc:	bf00      	nop
 8006fde:	3710      	adds	r7, #16
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	080075d1 	.word	0x080075d1
 8006fe8:	ffff0000 	.word	0xffff0000

08006fec <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	b084      	sub	sp, #16
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007000:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	2b08      	cmp	r3, #8
 8007006:	d002      	beq.n	800700e <I2C_Slave_AF+0x22>
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	2b20      	cmp	r3, #32
 800700c:	d129      	bne.n	8007062 <I2C_Slave_AF+0x76>
 800700e:	7bfb      	ldrb	r3, [r7, #15]
 8007010:	2b28      	cmp	r3, #40	; 0x28
 8007012:	d126      	bne.n	8007062 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a2c      	ldr	r2, [pc, #176]	; (80070c8 <I2C_Slave_AF+0xdc>)
 8007018:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	685a      	ldr	r2, [r3, #4]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007028:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007032:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	681a      	ldr	r2, [r3, #0]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007042:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2200      	movs	r2, #0
 8007048:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2220      	movs	r2, #32
 800704e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f7fe ffd0 	bl	8006000 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007060:	e02e      	b.n	80070c0 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007062:	7bfb      	ldrb	r3, [r7, #15]
 8007064:	2b21      	cmp	r3, #33	; 0x21
 8007066:	d126      	bne.n	80070b6 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a17      	ldr	r2, [pc, #92]	; (80070c8 <I2C_Slave_AF+0xdc>)
 800706c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2221      	movs	r2, #33	; 0x21
 8007072:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2220      	movs	r2, #32
 8007078:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2200      	movs	r2, #0
 8007080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	685a      	ldr	r2, [r3, #4]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007092:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800709c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070ac:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f7fe ff84 	bl	8005fbc <HAL_I2C_SlaveTxCpltCallback>
}
 80070b4:	e004      	b.n	80070c0 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80070be:	615a      	str	r2, [r3, #20]
}
 80070c0:	bf00      	nop
 80070c2:	3710      	adds	r7, #16
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}
 80070c8:	ffff0000 	.word	0xffff0000

080070cc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b084      	sub	sp, #16
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070da:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80070e2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80070e4:	7bbb      	ldrb	r3, [r7, #14]
 80070e6:	2b10      	cmp	r3, #16
 80070e8:	d002      	beq.n	80070f0 <I2C_ITError+0x24>
 80070ea:	7bbb      	ldrb	r3, [r7, #14]
 80070ec:	2b40      	cmp	r3, #64	; 0x40
 80070ee:	d10a      	bne.n	8007106 <I2C_ITError+0x3a>
 80070f0:	7bfb      	ldrb	r3, [r7, #15]
 80070f2:	2b22      	cmp	r3, #34	; 0x22
 80070f4:	d107      	bne.n	8007106 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007104:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007106:	7bfb      	ldrb	r3, [r7, #15]
 8007108:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800710c:	2b28      	cmp	r3, #40	; 0x28
 800710e:	d107      	bne.n	8007120 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2228      	movs	r2, #40	; 0x28
 800711a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800711e:	e015      	b.n	800714c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800712a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800712e:	d00a      	beq.n	8007146 <I2C_ITError+0x7a>
 8007130:	7bfb      	ldrb	r3, [r7, #15]
 8007132:	2b60      	cmp	r3, #96	; 0x60
 8007134:	d007      	beq.n	8007146 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2220      	movs	r2, #32
 800713a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2200      	movs	r2, #0
 8007142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007156:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800715a:	d162      	bne.n	8007222 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	685a      	ldr	r2, [r3, #4]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800716a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007170:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007174:	b2db      	uxtb	r3, r3
 8007176:	2b01      	cmp	r3, #1
 8007178:	d020      	beq.n	80071bc <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800717e:	4a6a      	ldr	r2, [pc, #424]	; (8007328 <I2C_ITError+0x25c>)
 8007180:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007186:	4618      	mov	r0, r3
 8007188:	f7fd fe75 	bl	8004e76 <HAL_DMA_Abort_IT>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	f000 8089 	beq.w	80072a6 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f022 0201 	bic.w	r2, r2, #1
 80071a2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2220      	movs	r2, #32
 80071a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071b2:	687a      	ldr	r2, [r7, #4]
 80071b4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80071b6:	4610      	mov	r0, r2
 80071b8:	4798      	blx	r3
 80071ba:	e074      	b.n	80072a6 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071c0:	4a59      	ldr	r2, [pc, #356]	; (8007328 <I2C_ITError+0x25c>)
 80071c2:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071c8:	4618      	mov	r0, r3
 80071ca:	f7fd fe54 	bl	8004e76 <HAL_DMA_Abort_IT>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d068      	beq.n	80072a6 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	695b      	ldr	r3, [r3, #20]
 80071da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071de:	2b40      	cmp	r3, #64	; 0x40
 80071e0:	d10b      	bne.n	80071fa <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	691a      	ldr	r2, [r3, #16]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ec:	b2d2      	uxtb	r2, r2
 80071ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f4:	1c5a      	adds	r2, r3, #1
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681a      	ldr	r2, [r3, #0]
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f022 0201 	bic.w	r2, r2, #1
 8007208:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2220      	movs	r2, #32
 800720e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007216:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800721c:	4610      	mov	r0, r2
 800721e:	4798      	blx	r3
 8007220:	e041      	b.n	80072a6 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007228:	b2db      	uxtb	r3, r3
 800722a:	2b60      	cmp	r3, #96	; 0x60
 800722c:	d125      	bne.n	800727a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2220      	movs	r2, #32
 8007232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	695b      	ldr	r3, [r3, #20]
 8007242:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007246:	2b40      	cmp	r3, #64	; 0x40
 8007248:	d10b      	bne.n	8007262 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	691a      	ldr	r2, [r3, #16]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007254:	b2d2      	uxtb	r2, r2
 8007256:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f022 0201 	bic.w	r2, r2, #1
 8007270:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f7fe feec 	bl	8006050 <HAL_I2C_AbortCpltCallback>
 8007278:	e015      	b.n	80072a6 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	695b      	ldr	r3, [r3, #20]
 8007280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007284:	2b40      	cmp	r3, #64	; 0x40
 8007286:	d10b      	bne.n	80072a0 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	691a      	ldr	r2, [r3, #16]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007292:	b2d2      	uxtb	r2, r2
 8007294:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800729a:	1c5a      	adds	r2, r3, #1
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80072a0:	6878      	ldr	r0, [r7, #4]
 80072a2:	f7fe fecb 	bl	800603c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072aa:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80072ac:	68bb      	ldr	r3, [r7, #8]
 80072ae:	f003 0301 	and.w	r3, r3, #1
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d10e      	bne.n	80072d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d109      	bne.n	80072d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d104      	bne.n	80072d4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d007      	beq.n	80072e4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	685a      	ldr	r2, [r3, #4]
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80072e2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072ea:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f0:	f003 0304 	and.w	r3, r3, #4
 80072f4:	2b04      	cmp	r3, #4
 80072f6:	d113      	bne.n	8007320 <I2C_ITError+0x254>
 80072f8:	7bfb      	ldrb	r3, [r7, #15]
 80072fa:	2b28      	cmp	r3, #40	; 0x28
 80072fc:	d110      	bne.n	8007320 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	4a0a      	ldr	r2, [pc, #40]	; (800732c <I2C_ITError+0x260>)
 8007302:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2220      	movs	r2, #32
 800730e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2200      	movs	r2, #0
 8007316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f7fe fe70 	bl	8006000 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007320:	bf00      	nop
 8007322:	3710      	adds	r7, #16
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}
 8007328:	080075d1 	.word	0x080075d1
 800732c:	ffff0000 	.word	0xffff0000

08007330 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b088      	sub	sp, #32
 8007334:	af02      	add	r7, sp, #8
 8007336:	60f8      	str	r0, [r7, #12]
 8007338:	607a      	str	r2, [r7, #4]
 800733a:	603b      	str	r3, [r7, #0]
 800733c:	460b      	mov	r3, r1
 800733e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007344:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	2b08      	cmp	r3, #8
 800734a:	d006      	beq.n	800735a <I2C_MasterRequestWrite+0x2a>
 800734c:	697b      	ldr	r3, [r7, #20]
 800734e:	2b01      	cmp	r3, #1
 8007350:	d003      	beq.n	800735a <I2C_MasterRequestWrite+0x2a>
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007358:	d108      	bne.n	800736c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007368:	601a      	str	r2, [r3, #0]
 800736a:	e00b      	b.n	8007384 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007370:	2b12      	cmp	r3, #18
 8007372:	d107      	bne.n	8007384 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007382:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007390:	68f8      	ldr	r0, [r7, #12]
 8007392:	f000 f9c5 	bl	8007720 <I2C_WaitOnFlagUntilTimeout>
 8007396:	4603      	mov	r3, r0
 8007398:	2b00      	cmp	r3, #0
 800739a:	d00d      	beq.n	80073b8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073aa:	d103      	bne.n	80073b4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073b2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80073b4:	2303      	movs	r3, #3
 80073b6:	e035      	b.n	8007424 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	691b      	ldr	r3, [r3, #16]
 80073bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80073c0:	d108      	bne.n	80073d4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80073c2:	897b      	ldrh	r3, [r7, #10]
 80073c4:	b2db      	uxtb	r3, r3
 80073c6:	461a      	mov	r2, r3
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80073d0:	611a      	str	r2, [r3, #16]
 80073d2:	e01b      	b.n	800740c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80073d4:	897b      	ldrh	r3, [r7, #10]
 80073d6:	11db      	asrs	r3, r3, #7
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	f003 0306 	and.w	r3, r3, #6
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	f063 030f 	orn	r3, r3, #15
 80073e4:	b2da      	uxtb	r2, r3
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	687a      	ldr	r2, [r7, #4]
 80073f0:	490e      	ldr	r1, [pc, #56]	; (800742c <I2C_MasterRequestWrite+0xfc>)
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	f000 f9eb 	bl	80077ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d001      	beq.n	8007402 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80073fe:	2301      	movs	r3, #1
 8007400:	e010      	b.n	8007424 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007402:	897b      	ldrh	r3, [r7, #10]
 8007404:	b2da      	uxtb	r2, r3
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	4907      	ldr	r1, [pc, #28]	; (8007430 <I2C_MasterRequestWrite+0x100>)
 8007412:	68f8      	ldr	r0, [r7, #12]
 8007414:	f000 f9db 	bl	80077ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007418:	4603      	mov	r3, r0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d001      	beq.n	8007422 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e000      	b.n	8007424 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007422:	2300      	movs	r3, #0
}
 8007424:	4618      	mov	r0, r3
 8007426:	3718      	adds	r7, #24
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}
 800742c:	00010008 	.word	0x00010008
 8007430:	00010002 	.word	0x00010002

08007434 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b088      	sub	sp, #32
 8007438:	af02      	add	r7, sp, #8
 800743a:	60f8      	str	r0, [r7, #12]
 800743c:	607a      	str	r2, [r7, #4]
 800743e:	603b      	str	r3, [r7, #0]
 8007440:	460b      	mov	r3, r1
 8007442:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007448:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007458:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800745a:	697b      	ldr	r3, [r7, #20]
 800745c:	2b08      	cmp	r3, #8
 800745e:	d006      	beq.n	800746e <I2C_MasterRequestRead+0x3a>
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	2b01      	cmp	r3, #1
 8007464:	d003      	beq.n	800746e <I2C_MasterRequestRead+0x3a>
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800746c:	d108      	bne.n	8007480 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800747c:	601a      	str	r2, [r3, #0]
 800747e:	e00b      	b.n	8007498 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007484:	2b11      	cmp	r3, #17
 8007486:	d107      	bne.n	8007498 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007496:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	9300      	str	r3, [sp, #0]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2200      	movs	r2, #0
 80074a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f000 f93b 	bl	8007720 <I2C_WaitOnFlagUntilTimeout>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00d      	beq.n	80074cc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074be:	d103      	bne.n	80074c8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80074c8:	2303      	movs	r3, #3
 80074ca:	e079      	b.n	80075c0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80074d4:	d108      	bne.n	80074e8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80074d6:	897b      	ldrh	r3, [r7, #10]
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	f043 0301 	orr.w	r3, r3, #1
 80074de:	b2da      	uxtb	r2, r3
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	611a      	str	r2, [r3, #16]
 80074e6:	e05f      	b.n	80075a8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80074e8:	897b      	ldrh	r3, [r7, #10]
 80074ea:	11db      	asrs	r3, r3, #7
 80074ec:	b2db      	uxtb	r3, r3
 80074ee:	f003 0306 	and.w	r3, r3, #6
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	f063 030f 	orn	r3, r3, #15
 80074f8:	b2da      	uxtb	r2, r3
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007500:	683b      	ldr	r3, [r7, #0]
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	4930      	ldr	r1, [pc, #192]	; (80075c8 <I2C_MasterRequestRead+0x194>)
 8007506:	68f8      	ldr	r0, [r7, #12]
 8007508:	f000 f961 	bl	80077ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800750c:	4603      	mov	r3, r0
 800750e:	2b00      	cmp	r3, #0
 8007510:	d001      	beq.n	8007516 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	e054      	b.n	80075c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007516:	897b      	ldrh	r3, [r7, #10]
 8007518:	b2da      	uxtb	r2, r3
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	687a      	ldr	r2, [r7, #4]
 8007524:	4929      	ldr	r1, [pc, #164]	; (80075cc <I2C_MasterRequestRead+0x198>)
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	f000 f951 	bl	80077ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800752c:	4603      	mov	r3, r0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d001      	beq.n	8007536 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e044      	b.n	80075c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007536:	2300      	movs	r3, #0
 8007538:	613b      	str	r3, [r7, #16]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	695b      	ldr	r3, [r3, #20]
 8007540:	613b      	str	r3, [r7, #16]
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	699b      	ldr	r3, [r3, #24]
 8007548:	613b      	str	r3, [r7, #16]
 800754a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800755a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800755c:	683b      	ldr	r3, [r7, #0]
 800755e:	9300      	str	r3, [sp, #0]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007568:	68f8      	ldr	r0, [r7, #12]
 800756a:	f000 f8d9 	bl	8007720 <I2C_WaitOnFlagUntilTimeout>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d00d      	beq.n	8007590 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800757e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007582:	d103      	bne.n	800758c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	f44f 7200 	mov.w	r2, #512	; 0x200
 800758a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	e017      	b.n	80075c0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007590:	897b      	ldrh	r3, [r7, #10]
 8007592:	11db      	asrs	r3, r3, #7
 8007594:	b2db      	uxtb	r3, r3
 8007596:	f003 0306 	and.w	r3, r3, #6
 800759a:	b2db      	uxtb	r3, r3
 800759c:	f063 030e 	orn	r3, r3, #14
 80075a0:	b2da      	uxtb	r2, r3
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	687a      	ldr	r2, [r7, #4]
 80075ac:	4907      	ldr	r1, [pc, #28]	; (80075cc <I2C_MasterRequestRead+0x198>)
 80075ae:	68f8      	ldr	r0, [r7, #12]
 80075b0:	f000 f90d 	bl	80077ce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80075b4:	4603      	mov	r3, r0
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d001      	beq.n	80075be <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80075ba:	2301      	movs	r3, #1
 80075bc:	e000      	b.n	80075c0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80075be:	2300      	movs	r3, #0
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3718      	adds	r7, #24
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	00010008 	.word	0x00010008
 80075cc:	00010002 	.word	0x00010002

080075d0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b086      	sub	sp, #24
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80075d8:	2300      	movs	r3, #0
 80075da:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075e0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075e8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80075ea:	4b4b      	ldr	r3, [pc, #300]	; (8007718 <I2C_DMAAbort+0x148>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	08db      	lsrs	r3, r3, #3
 80075f0:	4a4a      	ldr	r2, [pc, #296]	; (800771c <I2C_DMAAbort+0x14c>)
 80075f2:	fba2 2303 	umull	r2, r3, r2, r3
 80075f6:	0a1a      	lsrs	r2, r3, #8
 80075f8:	4613      	mov	r3, r2
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	4413      	add	r3, r2
 80075fe:	00da      	lsls	r2, r3, #3
 8007600:	1ad3      	subs	r3, r2, r3
 8007602:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d106      	bne.n	8007618 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800760e:	f043 0220 	orr.w	r2, r3, #32
 8007612:	697b      	ldr	r3, [r7, #20]
 8007614:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8007616:	e00a      	b.n	800762e <I2C_DMAAbort+0x5e>
    }
    count--;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	3b01      	subs	r3, #1
 800761c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007628:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800762c:	d0ea      	beq.n	8007604 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007632:	2b00      	cmp	r3, #0
 8007634:	d003      	beq.n	800763e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800763a:	2200      	movs	r2, #0
 800763c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800763e:	697b      	ldr	r3, [r7, #20]
 8007640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007642:	2b00      	cmp	r3, #0
 8007644:	d003      	beq.n	800764e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800764a:	2200      	movs	r2, #0
 800764c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	681a      	ldr	r2, [r3, #0]
 8007654:	697b      	ldr	r3, [r7, #20]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800765c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	2200      	movs	r2, #0
 8007662:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007664:	697b      	ldr	r3, [r7, #20]
 8007666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007668:	2b00      	cmp	r3, #0
 800766a:	d003      	beq.n	8007674 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007670:	2200      	movs	r2, #0
 8007672:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007674:	697b      	ldr	r3, [r7, #20]
 8007676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007678:	2b00      	cmp	r3, #0
 800767a:	d003      	beq.n	8007684 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007680:	2200      	movs	r2, #0
 8007682:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007684:	697b      	ldr	r3, [r7, #20]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f022 0201 	bic.w	r2, r2, #1
 8007692:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800769a:	b2db      	uxtb	r3, r3
 800769c:	2b60      	cmp	r3, #96	; 0x60
 800769e:	d10e      	bne.n	80076be <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80076a0:	697b      	ldr	r3, [r7, #20]
 80076a2:	2220      	movs	r2, #32
 80076a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	2200      	movs	r2, #0
 80076ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	2200      	movs	r2, #0
 80076b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80076b6:	6978      	ldr	r0, [r7, #20]
 80076b8:	f7fe fcca 	bl	8006050 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80076bc:	e027      	b.n	800770e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80076be:	7cfb      	ldrb	r3, [r7, #19]
 80076c0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80076c4:	2b28      	cmp	r3, #40	; 0x28
 80076c6:	d117      	bne.n	80076f8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80076c8:	697b      	ldr	r3, [r7, #20]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	681a      	ldr	r2, [r3, #0]
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	f042 0201 	orr.w	r2, r2, #1
 80076d6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	681a      	ldr	r2, [r3, #0]
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80076e6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	2200      	movs	r2, #0
 80076ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	2228      	movs	r2, #40	; 0x28
 80076f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80076f6:	e007      	b.n	8007708 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	2220      	movs	r2, #32
 80076fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007708:	6978      	ldr	r0, [r7, #20]
 800770a:	f7fe fc97 	bl	800603c <HAL_I2C_ErrorCallback>
}
 800770e:	bf00      	nop
 8007710:	3718      	adds	r7, #24
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	20000014 	.word	0x20000014
 800771c:	14f8b589 	.word	0x14f8b589

08007720 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b084      	sub	sp, #16
 8007724:	af00      	add	r7, sp, #0
 8007726:	60f8      	str	r0, [r7, #12]
 8007728:	60b9      	str	r1, [r7, #8]
 800772a:	603b      	str	r3, [r7, #0]
 800772c:	4613      	mov	r3, r2
 800772e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007730:	e025      	b.n	800777e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007738:	d021      	beq.n	800777e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800773a:	f7fc ffe9 	bl	8004710 <HAL_GetTick>
 800773e:	4602      	mov	r2, r0
 8007740:	69bb      	ldr	r3, [r7, #24]
 8007742:	1ad3      	subs	r3, r2, r3
 8007744:	683a      	ldr	r2, [r7, #0]
 8007746:	429a      	cmp	r2, r3
 8007748:	d302      	bcc.n	8007750 <I2C_WaitOnFlagUntilTimeout+0x30>
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d116      	bne.n	800777e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2220      	movs	r2, #32
 800775a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2200      	movs	r2, #0
 8007762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800776a:	f043 0220 	orr.w	r2, r3, #32
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800777a:	2301      	movs	r3, #1
 800777c:	e023      	b.n	80077c6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	0c1b      	lsrs	r3, r3, #16
 8007782:	b2db      	uxtb	r3, r3
 8007784:	2b01      	cmp	r3, #1
 8007786:	d10d      	bne.n	80077a4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	695b      	ldr	r3, [r3, #20]
 800778e:	43da      	mvns	r2, r3
 8007790:	68bb      	ldr	r3, [r7, #8]
 8007792:	4013      	ands	r3, r2
 8007794:	b29b      	uxth	r3, r3
 8007796:	2b00      	cmp	r3, #0
 8007798:	bf0c      	ite	eq
 800779a:	2301      	moveq	r3, #1
 800779c:	2300      	movne	r3, #0
 800779e:	b2db      	uxtb	r3, r3
 80077a0:	461a      	mov	r2, r3
 80077a2:	e00c      	b.n	80077be <I2C_WaitOnFlagUntilTimeout+0x9e>
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	699b      	ldr	r3, [r3, #24]
 80077aa:	43da      	mvns	r2, r3
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	4013      	ands	r3, r2
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	bf0c      	ite	eq
 80077b6:	2301      	moveq	r3, #1
 80077b8:	2300      	movne	r3, #0
 80077ba:	b2db      	uxtb	r3, r3
 80077bc:	461a      	mov	r2, r3
 80077be:	79fb      	ldrb	r3, [r7, #7]
 80077c0:	429a      	cmp	r2, r3
 80077c2:	d0b6      	beq.n	8007732 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80077c4:	2300      	movs	r3, #0
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	3710      	adds	r7, #16
 80077ca:	46bd      	mov	sp, r7
 80077cc:	bd80      	pop	{r7, pc}

080077ce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80077ce:	b580      	push	{r7, lr}
 80077d0:	b084      	sub	sp, #16
 80077d2:	af00      	add	r7, sp, #0
 80077d4:	60f8      	str	r0, [r7, #12]
 80077d6:	60b9      	str	r1, [r7, #8]
 80077d8:	607a      	str	r2, [r7, #4]
 80077da:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80077dc:	e051      	b.n	8007882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	695b      	ldr	r3, [r3, #20]
 80077e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80077e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077ec:	d123      	bne.n	8007836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077fc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007806:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2200      	movs	r2, #0
 800780c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	2220      	movs	r2, #32
 8007812:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007822:	f043 0204 	orr.w	r2, r3, #4
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007832:	2301      	movs	r3, #1
 8007834:	e046      	b.n	80078c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800783c:	d021      	beq.n	8007882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800783e:	f7fc ff67 	bl	8004710 <HAL_GetTick>
 8007842:	4602      	mov	r2, r0
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	1ad3      	subs	r3, r2, r3
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	429a      	cmp	r2, r3
 800784c:	d302      	bcc.n	8007854 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d116      	bne.n	8007882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	2200      	movs	r2, #0
 8007858:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2220      	movs	r2, #32
 800785e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2200      	movs	r2, #0
 8007866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800786e:	f043 0220 	orr.w	r2, r3, #32
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2200      	movs	r2, #0
 800787a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	e020      	b.n	80078c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	0c1b      	lsrs	r3, r3, #16
 8007886:	b2db      	uxtb	r3, r3
 8007888:	2b01      	cmp	r3, #1
 800788a:	d10c      	bne.n	80078a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	43da      	mvns	r2, r3
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	4013      	ands	r3, r2
 8007898:	b29b      	uxth	r3, r3
 800789a:	2b00      	cmp	r3, #0
 800789c:	bf14      	ite	ne
 800789e:	2301      	movne	r3, #1
 80078a0:	2300      	moveq	r3, #0
 80078a2:	b2db      	uxtb	r3, r3
 80078a4:	e00b      	b.n	80078be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	699b      	ldr	r3, [r3, #24]
 80078ac:	43da      	mvns	r2, r3
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	4013      	ands	r3, r2
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	bf14      	ite	ne
 80078b8:	2301      	movne	r3, #1
 80078ba:	2300      	moveq	r3, #0
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d18d      	bne.n	80077de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3710      	adds	r7, #16
 80078c8:	46bd      	mov	sp, r7
 80078ca:	bd80      	pop	{r7, pc}

080078cc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b084      	sub	sp, #16
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80078d8:	e02d      	b.n	8007936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80078da:	68f8      	ldr	r0, [r7, #12]
 80078dc:	f000 f900 	bl	8007ae0 <I2C_IsAcknowledgeFailed>
 80078e0:	4603      	mov	r3, r0
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d001      	beq.n	80078ea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	e02d      	b.n	8007946 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078f0:	d021      	beq.n	8007936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078f2:	f7fc ff0d 	bl	8004710 <HAL_GetTick>
 80078f6:	4602      	mov	r2, r0
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	1ad3      	subs	r3, r2, r3
 80078fc:	68ba      	ldr	r2, [r7, #8]
 80078fe:	429a      	cmp	r2, r3
 8007900:	d302      	bcc.n	8007908 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d116      	bne.n	8007936 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	2220      	movs	r2, #32
 8007912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007922:	f043 0220 	orr.w	r2, r3, #32
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2200      	movs	r2, #0
 800792e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e007      	b.n	8007946 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	695b      	ldr	r3, [r3, #20]
 800793c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007940:	2b80      	cmp	r3, #128	; 0x80
 8007942:	d1ca      	bne.n	80078da <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007944:	2300      	movs	r3, #0
}
 8007946:	4618      	mov	r0, r3
 8007948:	3710      	adds	r7, #16
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}

0800794e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800794e:	b580      	push	{r7, lr}
 8007950:	b084      	sub	sp, #16
 8007952:	af00      	add	r7, sp, #0
 8007954:	60f8      	str	r0, [r7, #12]
 8007956:	60b9      	str	r1, [r7, #8]
 8007958:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800795a:	e02d      	b.n	80079b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800795c:	68f8      	ldr	r0, [r7, #12]
 800795e:	f000 f8bf 	bl	8007ae0 <I2C_IsAcknowledgeFailed>
 8007962:	4603      	mov	r3, r0
 8007964:	2b00      	cmp	r3, #0
 8007966:	d001      	beq.n	800796c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007968:	2301      	movs	r3, #1
 800796a:	e02d      	b.n	80079c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007972:	d021      	beq.n	80079b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007974:	f7fc fecc 	bl	8004710 <HAL_GetTick>
 8007978:	4602      	mov	r2, r0
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	1ad3      	subs	r3, r2, r3
 800797e:	68ba      	ldr	r2, [r7, #8]
 8007980:	429a      	cmp	r2, r3
 8007982:	d302      	bcc.n	800798a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d116      	bne.n	80079b8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	2200      	movs	r2, #0
 800798e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2220      	movs	r2, #32
 8007994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	2200      	movs	r2, #0
 800799c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079a4:	f043 0220 	orr.w	r2, r3, #32
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2200      	movs	r2, #0
 80079b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80079b4:	2301      	movs	r3, #1
 80079b6:	e007      	b.n	80079c8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	695b      	ldr	r3, [r3, #20]
 80079be:	f003 0304 	and.w	r3, r3, #4
 80079c2:	2b04      	cmp	r3, #4
 80079c4:	d1ca      	bne.n	800795c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80079c6:	2300      	movs	r3, #0
}
 80079c8:	4618      	mov	r0, r3
 80079ca:	3710      	adds	r7, #16
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b085      	sub	sp, #20
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80079d8:	2300      	movs	r3, #0
 80079da:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80079dc:	4b13      	ldr	r3, [pc, #76]	; (8007a2c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	08db      	lsrs	r3, r3, #3
 80079e2:	4a13      	ldr	r2, [pc, #76]	; (8007a30 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80079e4:	fba2 2303 	umull	r2, r3, r2, r3
 80079e8:	0a1a      	lsrs	r2, r3, #8
 80079ea:	4613      	mov	r3, r2
 80079ec:	009b      	lsls	r3, r3, #2
 80079ee:	4413      	add	r3, r2
 80079f0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	3b01      	subs	r3, #1
 80079f6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d107      	bne.n	8007a0e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a02:	f043 0220 	orr.w	r2, r3, #32
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e008      	b.n	8007a20 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a1c:	d0e9      	beq.n	80079f2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007a1e:	2300      	movs	r3, #0
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3714      	adds	r7, #20
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr
 8007a2c:	20000014 	.word	0x20000014
 8007a30:	14f8b589 	.word	0x14f8b589

08007a34 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007a40:	e042      	b.n	8007ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	695b      	ldr	r3, [r3, #20]
 8007a48:	f003 0310 	and.w	r3, r3, #16
 8007a4c:	2b10      	cmp	r3, #16
 8007a4e:	d119      	bne.n	8007a84 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	f06f 0210 	mvn.w	r2, #16
 8007a58:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2220      	movs	r2, #32
 8007a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	e029      	b.n	8007ad8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a84:	f7fc fe44 	bl	8004710 <HAL_GetTick>
 8007a88:	4602      	mov	r2, r0
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	1ad3      	subs	r3, r2, r3
 8007a8e:	68ba      	ldr	r2, [r7, #8]
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d302      	bcc.n	8007a9a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d116      	bne.n	8007ac8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2220      	movs	r2, #32
 8007aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ab4:	f043 0220 	orr.w	r2, r3, #32
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	2200      	movs	r2, #0
 8007ac0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	e007      	b.n	8007ad8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	695b      	ldr	r3, [r3, #20]
 8007ace:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ad2:	2b40      	cmp	r3, #64	; 0x40
 8007ad4:	d1b5      	bne.n	8007a42 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007ad6:	2300      	movs	r3, #0
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3710      	adds	r7, #16
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}

08007ae0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	695b      	ldr	r3, [r3, #20]
 8007aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007af2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007af6:	d11b      	bne.n	8007b30 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007b00:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2200      	movs	r2, #0
 8007b06:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2220      	movs	r2, #32
 8007b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2200      	movs	r2, #0
 8007b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b1c:	f043 0204 	orr.w	r2, r3, #4
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	e000      	b.n	8007b32 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007b30:	2300      	movs	r3, #0
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	370c      	adds	r7, #12
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr

08007b3e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007b3e:	b480      	push	{r7}
 8007b40:	b083      	sub	sp, #12
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b4a:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007b4e:	d103      	bne.n	8007b58 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2201      	movs	r2, #1
 8007b54:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007b56:	e007      	b.n	8007b68 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b5c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007b60:	d102      	bne.n	8007b68 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	2208      	movs	r2, #8
 8007b66:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007b68:	bf00      	nop
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr

08007b74 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b083      	sub	sp, #12
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
 8007b7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	2b20      	cmp	r3, #32
 8007b88:	d129      	bne.n	8007bde <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2224      	movs	r2, #36	; 0x24
 8007b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	681a      	ldr	r2, [r3, #0]
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f022 0201 	bic.w	r2, r2, #1
 8007ba0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f022 0210 	bic.w	r2, r2, #16
 8007bb0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	683a      	ldr	r2, [r7, #0]
 8007bbe:	430a      	orrs	r2, r1
 8007bc0:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f042 0201 	orr.w	r2, r2, #1
 8007bd0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2220      	movs	r2, #32
 8007bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007bda:	2300      	movs	r3, #0
 8007bdc:	e000      	b.n	8007be0 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8007bde:	2302      	movs	r3, #2
  }
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	370c      	adds	r7, #12
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b085      	sub	sp, #20
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	2b20      	cmp	r3, #32
 8007c04:	d12a      	bne.n	8007c5c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2224      	movs	r2, #36	; 0x24
 8007c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f022 0201 	bic.w	r2, r2, #1
 8007c1c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c24:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007c26:	89fb      	ldrh	r3, [r7, #14]
 8007c28:	f023 030f 	bic.w	r3, r3, #15
 8007c2c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	b29a      	uxth	r2, r3
 8007c32:	89fb      	ldrh	r3, [r7, #14]
 8007c34:	4313      	orrs	r3, r2
 8007c36:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	89fa      	ldrh	r2, [r7, #14]
 8007c3e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f042 0201 	orr.w	r2, r2, #1
 8007c4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2220      	movs	r2, #32
 8007c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	e000      	b.n	8007c5e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007c5c:	2302      	movs	r3, #2
  }
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3714      	adds	r7, #20
 8007c62:	46bd      	mov	sp, r7
 8007c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c68:	4770      	bx	lr

08007c6a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007c6a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c6c:	b08f      	sub	sp, #60	; 0x3c
 8007c6e:	af0a      	add	r7, sp, #40	; 0x28
 8007c70:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d101      	bne.n	8007c7c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e10f      	b.n	8007e9c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8007c88:	b2db      	uxtb	r3, r3
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d106      	bne.n	8007c9c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	2200      	movs	r2, #0
 8007c92:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f006 fed6 	bl	800ea48 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2203      	movs	r2, #3
 8007ca0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d102      	bne.n	8007cb6 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f003 f9bd 	bl	800b03a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	603b      	str	r3, [r7, #0]
 8007cc6:	687e      	ldr	r6, [r7, #4]
 8007cc8:	466d      	mov	r5, sp
 8007cca:	f106 0410 	add.w	r4, r6, #16
 8007cce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007cd0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007cd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007cd4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007cd6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007cda:	e885 0003 	stmia.w	r5, {r0, r1}
 8007cde:	1d33      	adds	r3, r6, #4
 8007ce0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007ce2:	6838      	ldr	r0, [r7, #0]
 8007ce4:	f003 f894 	bl	800ae10 <USB_CoreInit>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d005      	beq.n	8007cfa <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2202      	movs	r2, #2
 8007cf2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e0d0      	b.n	8007e9c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	2100      	movs	r1, #0
 8007d00:	4618      	mov	r0, r3
 8007d02:	f003 f9ab 	bl	800b05c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d06:	2300      	movs	r3, #0
 8007d08:	73fb      	strb	r3, [r7, #15]
 8007d0a:	e04a      	b.n	8007da2 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007d0c:	7bfa      	ldrb	r2, [r7, #15]
 8007d0e:	6879      	ldr	r1, [r7, #4]
 8007d10:	4613      	mov	r3, r2
 8007d12:	00db      	lsls	r3, r3, #3
 8007d14:	4413      	add	r3, r2
 8007d16:	009b      	lsls	r3, r3, #2
 8007d18:	440b      	add	r3, r1
 8007d1a:	333d      	adds	r3, #61	; 0x3d
 8007d1c:	2201      	movs	r2, #1
 8007d1e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007d20:	7bfa      	ldrb	r2, [r7, #15]
 8007d22:	6879      	ldr	r1, [r7, #4]
 8007d24:	4613      	mov	r3, r2
 8007d26:	00db      	lsls	r3, r3, #3
 8007d28:	4413      	add	r3, r2
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	440b      	add	r3, r1
 8007d2e:	333c      	adds	r3, #60	; 0x3c
 8007d30:	7bfa      	ldrb	r2, [r7, #15]
 8007d32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8007d34:	7bfa      	ldrb	r2, [r7, #15]
 8007d36:	7bfb      	ldrb	r3, [r7, #15]
 8007d38:	b298      	uxth	r0, r3
 8007d3a:	6879      	ldr	r1, [r7, #4]
 8007d3c:	4613      	mov	r3, r2
 8007d3e:	00db      	lsls	r3, r3, #3
 8007d40:	4413      	add	r3, r2
 8007d42:	009b      	lsls	r3, r3, #2
 8007d44:	440b      	add	r3, r1
 8007d46:	3344      	adds	r3, #68	; 0x44
 8007d48:	4602      	mov	r2, r0
 8007d4a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007d4c:	7bfa      	ldrb	r2, [r7, #15]
 8007d4e:	6879      	ldr	r1, [r7, #4]
 8007d50:	4613      	mov	r3, r2
 8007d52:	00db      	lsls	r3, r3, #3
 8007d54:	4413      	add	r3, r2
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	440b      	add	r3, r1
 8007d5a:	3340      	adds	r3, #64	; 0x40
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007d60:	7bfa      	ldrb	r2, [r7, #15]
 8007d62:	6879      	ldr	r1, [r7, #4]
 8007d64:	4613      	mov	r3, r2
 8007d66:	00db      	lsls	r3, r3, #3
 8007d68:	4413      	add	r3, r2
 8007d6a:	009b      	lsls	r3, r3, #2
 8007d6c:	440b      	add	r3, r1
 8007d6e:	3348      	adds	r3, #72	; 0x48
 8007d70:	2200      	movs	r2, #0
 8007d72:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007d74:	7bfa      	ldrb	r2, [r7, #15]
 8007d76:	6879      	ldr	r1, [r7, #4]
 8007d78:	4613      	mov	r3, r2
 8007d7a:	00db      	lsls	r3, r3, #3
 8007d7c:	4413      	add	r3, r2
 8007d7e:	009b      	lsls	r3, r3, #2
 8007d80:	440b      	add	r3, r1
 8007d82:	334c      	adds	r3, #76	; 0x4c
 8007d84:	2200      	movs	r2, #0
 8007d86:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007d88:	7bfa      	ldrb	r2, [r7, #15]
 8007d8a:	6879      	ldr	r1, [r7, #4]
 8007d8c:	4613      	mov	r3, r2
 8007d8e:	00db      	lsls	r3, r3, #3
 8007d90:	4413      	add	r3, r2
 8007d92:	009b      	lsls	r3, r3, #2
 8007d94:	440b      	add	r3, r1
 8007d96:	3354      	adds	r3, #84	; 0x54
 8007d98:	2200      	movs	r2, #0
 8007d9a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d9c:	7bfb      	ldrb	r3, [r7, #15]
 8007d9e:	3301      	adds	r3, #1
 8007da0:	73fb      	strb	r3, [r7, #15]
 8007da2:	7bfa      	ldrb	r2, [r7, #15]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	429a      	cmp	r2, r3
 8007daa:	d3af      	bcc.n	8007d0c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007dac:	2300      	movs	r3, #0
 8007dae:	73fb      	strb	r3, [r7, #15]
 8007db0:	e044      	b.n	8007e3c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007db2:	7bfa      	ldrb	r2, [r7, #15]
 8007db4:	6879      	ldr	r1, [r7, #4]
 8007db6:	4613      	mov	r3, r2
 8007db8:	00db      	lsls	r3, r3, #3
 8007dba:	4413      	add	r3, r2
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	440b      	add	r3, r1
 8007dc0:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007dc8:	7bfa      	ldrb	r2, [r7, #15]
 8007dca:	6879      	ldr	r1, [r7, #4]
 8007dcc:	4613      	mov	r3, r2
 8007dce:	00db      	lsls	r3, r3, #3
 8007dd0:	4413      	add	r3, r2
 8007dd2:	009b      	lsls	r3, r3, #2
 8007dd4:	440b      	add	r3, r1
 8007dd6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8007dda:	7bfa      	ldrb	r2, [r7, #15]
 8007ddc:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007dde:	7bfa      	ldrb	r2, [r7, #15]
 8007de0:	6879      	ldr	r1, [r7, #4]
 8007de2:	4613      	mov	r3, r2
 8007de4:	00db      	lsls	r3, r3, #3
 8007de6:	4413      	add	r3, r2
 8007de8:	009b      	lsls	r3, r3, #2
 8007dea:	440b      	add	r3, r1
 8007dec:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8007df0:	2200      	movs	r2, #0
 8007df2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007df4:	7bfa      	ldrb	r2, [r7, #15]
 8007df6:	6879      	ldr	r1, [r7, #4]
 8007df8:	4613      	mov	r3, r2
 8007dfa:	00db      	lsls	r3, r3, #3
 8007dfc:	4413      	add	r3, r2
 8007dfe:	009b      	lsls	r3, r3, #2
 8007e00:	440b      	add	r3, r1
 8007e02:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8007e06:	2200      	movs	r2, #0
 8007e08:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007e0a:	7bfa      	ldrb	r2, [r7, #15]
 8007e0c:	6879      	ldr	r1, [r7, #4]
 8007e0e:	4613      	mov	r3, r2
 8007e10:	00db      	lsls	r3, r3, #3
 8007e12:	4413      	add	r3, r2
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	440b      	add	r3, r1
 8007e18:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007e20:	7bfa      	ldrb	r2, [r7, #15]
 8007e22:	6879      	ldr	r1, [r7, #4]
 8007e24:	4613      	mov	r3, r2
 8007e26:	00db      	lsls	r3, r3, #3
 8007e28:	4413      	add	r3, r2
 8007e2a:	009b      	lsls	r3, r3, #2
 8007e2c:	440b      	add	r3, r1
 8007e2e:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8007e32:	2200      	movs	r2, #0
 8007e34:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007e36:	7bfb      	ldrb	r3, [r7, #15]
 8007e38:	3301      	adds	r3, #1
 8007e3a:	73fb      	strb	r3, [r7, #15]
 8007e3c:	7bfa      	ldrb	r2, [r7, #15]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	685b      	ldr	r3, [r3, #4]
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d3b5      	bcc.n	8007db2 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	603b      	str	r3, [r7, #0]
 8007e4c:	687e      	ldr	r6, [r7, #4]
 8007e4e:	466d      	mov	r5, sp
 8007e50:	f106 0410 	add.w	r4, r6, #16
 8007e54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007e56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007e58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007e5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007e5c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007e60:	e885 0003 	stmia.w	r5, {r0, r1}
 8007e64:	1d33      	adds	r3, r6, #4
 8007e66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e68:	6838      	ldr	r0, [r7, #0]
 8007e6a:	f003 f943 	bl	800b0f4 <USB_DevInit>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d005      	beq.n	8007e80 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2202      	movs	r2, #2
 8007e78:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	e00d      	b.n	8007e9c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4618      	mov	r0, r3
 8007e96:	f004 fa92 	bl	800c3be <USB_DevDisconnect>

  return HAL_OK;
 8007e9a:	2300      	movs	r3, #0
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3714      	adds	r7, #20
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007ea4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b084      	sub	sp, #16
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8007eb8:	2b01      	cmp	r3, #1
 8007eba:	d101      	bne.n	8007ec0 <HAL_PCD_Start+0x1c>
 8007ebc:	2302      	movs	r3, #2
 8007ebe:	e020      	b.n	8007f02 <HAL_PCD_Start+0x5e>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	2201      	movs	r2, #1
 8007ec4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	d109      	bne.n	8007ee4 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d005      	beq.n	8007ee4 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007edc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f003 f895 	bl	800b018 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	f004 fa42 	bl	800c37c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8007f00:	2300      	movs	r3, #0
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3710      	adds	r7, #16
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}

08007f0a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007f0a:	b590      	push	{r4, r7, lr}
 8007f0c:	b08d      	sub	sp, #52	; 0x34
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f18:	6a3b      	ldr	r3, [r7, #32]
 8007f1a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	4618      	mov	r0, r3
 8007f22:	f004 fb00 	bl	800c526 <USB_GetMode>
 8007f26:	4603      	mov	r3, r0
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	f040 848a 	bne.w	8008842 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4618      	mov	r0, r3
 8007f34:	f004 fa64 	bl	800c400 <USB_ReadInterrupts>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	f000 8480 	beq.w	8008840 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	0a1b      	lsrs	r3, r3, #8
 8007f4a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f004 fa51 	bl	800c400 <USB_ReadInterrupts>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	f003 0302 	and.w	r3, r3, #2
 8007f64:	2b02      	cmp	r3, #2
 8007f66:	d107      	bne.n	8007f78 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	695a      	ldr	r2, [r3, #20]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f002 0202 	and.w	r2, r2, #2
 8007f76:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f004 fa3f 	bl	800c400 <USB_ReadInterrupts>
 8007f82:	4603      	mov	r3, r0
 8007f84:	f003 0310 	and.w	r3, r3, #16
 8007f88:	2b10      	cmp	r3, #16
 8007f8a:	d161      	bne.n	8008050 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	699a      	ldr	r2, [r3, #24]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f022 0210 	bic.w	r2, r2, #16
 8007f9a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8007f9c:	6a3b      	ldr	r3, [r7, #32]
 8007f9e:	6a1b      	ldr	r3, [r3, #32]
 8007fa0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8007fa2:	69bb      	ldr	r3, [r7, #24]
 8007fa4:	f003 020f 	and.w	r2, r3, #15
 8007fa8:	4613      	mov	r3, r2
 8007faa:	00db      	lsls	r3, r3, #3
 8007fac:	4413      	add	r3, r2
 8007fae:	009b      	lsls	r3, r3, #2
 8007fb0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	4413      	add	r3, r2
 8007fb8:	3304      	adds	r3, #4
 8007fba:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8007fbc:	69bb      	ldr	r3, [r7, #24]
 8007fbe:	0c5b      	lsrs	r3, r3, #17
 8007fc0:	f003 030f 	and.w	r3, r3, #15
 8007fc4:	2b02      	cmp	r3, #2
 8007fc6:	d124      	bne.n	8008012 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8007fc8:	69ba      	ldr	r2, [r7, #24]
 8007fca:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8007fce:	4013      	ands	r3, r2
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d035      	beq.n	8008040 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8007fd8:	69bb      	ldr	r3, [r7, #24]
 8007fda:	091b      	lsrs	r3, r3, #4
 8007fdc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8007fde:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	6a38      	ldr	r0, [r7, #32]
 8007fe8:	f004 f876 	bl	800c0d8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	691a      	ldr	r2, [r3, #16]
 8007ff0:	69bb      	ldr	r3, [r7, #24]
 8007ff2:	091b      	lsrs	r3, r3, #4
 8007ff4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007ff8:	441a      	add	r2, r3
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	6a1a      	ldr	r2, [r3, #32]
 8008002:	69bb      	ldr	r3, [r7, #24]
 8008004:	091b      	lsrs	r3, r3, #4
 8008006:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800800a:	441a      	add	r2, r3
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	621a      	str	r2, [r3, #32]
 8008010:	e016      	b.n	8008040 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8008012:	69bb      	ldr	r3, [r7, #24]
 8008014:	0c5b      	lsrs	r3, r3, #17
 8008016:	f003 030f 	and.w	r3, r3, #15
 800801a:	2b06      	cmp	r3, #6
 800801c:	d110      	bne.n	8008040 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008024:	2208      	movs	r2, #8
 8008026:	4619      	mov	r1, r3
 8008028:	6a38      	ldr	r0, [r7, #32]
 800802a:	f004 f855 	bl	800c0d8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	6a1a      	ldr	r2, [r3, #32]
 8008032:	69bb      	ldr	r3, [r7, #24]
 8008034:	091b      	lsrs	r3, r3, #4
 8008036:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800803a:	441a      	add	r2, r3
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	699a      	ldr	r2, [r3, #24]
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	f042 0210 	orr.w	r2, r2, #16
 800804e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	4618      	mov	r0, r3
 8008056:	f004 f9d3 	bl	800c400 <USB_ReadInterrupts>
 800805a:	4603      	mov	r3, r0
 800805c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008060:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008064:	f040 80a7 	bne.w	80081b6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8008068:	2300      	movs	r3, #0
 800806a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4618      	mov	r0, r3
 8008072:	f004 f9d8 	bl	800c426 <USB_ReadDevAllOutEpInterrupt>
 8008076:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008078:	e099      	b.n	80081ae <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800807a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800807c:	f003 0301 	and.w	r3, r3, #1
 8008080:	2b00      	cmp	r3, #0
 8008082:	f000 808e 	beq.w	80081a2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800808c:	b2d2      	uxtb	r2, r2
 800808e:	4611      	mov	r1, r2
 8008090:	4618      	mov	r0, r3
 8008092:	f004 f9fc 	bl	800c48e <USB_ReadDevOutEPInterrupt>
 8008096:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d00c      	beq.n	80080bc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80080a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080a4:	015a      	lsls	r2, r3, #5
 80080a6:	69fb      	ldr	r3, [r7, #28]
 80080a8:	4413      	add	r3, r2
 80080aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080ae:	461a      	mov	r2, r3
 80080b0:	2301      	movs	r3, #1
 80080b2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80080b4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f000 fec2 	bl	8008e40 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	f003 0308 	and.w	r3, r3, #8
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d00c      	beq.n	80080e0 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80080c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080c8:	015a      	lsls	r2, r3, #5
 80080ca:	69fb      	ldr	r3, [r7, #28]
 80080cc:	4413      	add	r3, r2
 80080ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080d2:	461a      	mov	r2, r3
 80080d4:	2308      	movs	r3, #8
 80080d6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80080d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 ff98 	bl	8009010 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	f003 0310 	and.w	r3, r3, #16
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d008      	beq.n	80080fc <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80080ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ec:	015a      	lsls	r2, r3, #5
 80080ee:	69fb      	ldr	r3, [r7, #28]
 80080f0:	4413      	add	r3, r2
 80080f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80080f6:	461a      	mov	r2, r3
 80080f8:	2310      	movs	r3, #16
 80080fa:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80080fc:	693b      	ldr	r3, [r7, #16]
 80080fe:	f003 0302 	and.w	r3, r3, #2
 8008102:	2b00      	cmp	r3, #0
 8008104:	d030      	beq.n	8008168 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8008106:	6a3b      	ldr	r3, [r7, #32]
 8008108:	695b      	ldr	r3, [r3, #20]
 800810a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800810e:	2b80      	cmp	r3, #128	; 0x80
 8008110:	d109      	bne.n	8008126 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	69fa      	ldr	r2, [r7, #28]
 800811c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008120:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008124:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8008126:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008128:	4613      	mov	r3, r2
 800812a:	00db      	lsls	r3, r3, #3
 800812c:	4413      	add	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	4413      	add	r3, r2
 8008138:	3304      	adds	r3, #4
 800813a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800813c:	697b      	ldr	r3, [r7, #20]
 800813e:	78db      	ldrb	r3, [r3, #3]
 8008140:	2b01      	cmp	r3, #1
 8008142:	d108      	bne.n	8008156 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	2200      	movs	r2, #0
 8008148:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800814a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814c:	b2db      	uxtb	r3, r3
 800814e:	4619      	mov	r1, r3
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f006 fd7f 	bl	800ec54 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8008156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008158:	015a      	lsls	r2, r3, #5
 800815a:	69fb      	ldr	r3, [r7, #28]
 800815c:	4413      	add	r3, r2
 800815e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008162:	461a      	mov	r2, r3
 8008164:	2302      	movs	r3, #2
 8008166:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	f003 0320 	and.w	r3, r3, #32
 800816e:	2b00      	cmp	r3, #0
 8008170:	d008      	beq.n	8008184 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008174:	015a      	lsls	r2, r3, #5
 8008176:	69fb      	ldr	r3, [r7, #28]
 8008178:	4413      	add	r3, r2
 800817a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800817e:	461a      	mov	r2, r3
 8008180:	2320      	movs	r3, #32
 8008182:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800818a:	2b00      	cmp	r3, #0
 800818c:	d009      	beq.n	80081a2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800818e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008190:	015a      	lsls	r2, r3, #5
 8008192:	69fb      	ldr	r3, [r7, #28]
 8008194:	4413      	add	r3, r2
 8008196:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800819a:	461a      	mov	r2, r3
 800819c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80081a0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80081a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a4:	3301      	adds	r3, #1
 80081a6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80081a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081aa:	085b      	lsrs	r3, r3, #1
 80081ac:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80081ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	f47f af62 	bne.w	800807a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4618      	mov	r0, r3
 80081bc:	f004 f920 	bl	800c400 <USB_ReadInterrupts>
 80081c0:	4603      	mov	r3, r0
 80081c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80081c6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80081ca:	f040 80db 	bne.w	8008384 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4618      	mov	r0, r3
 80081d4:	f004 f941 	bl	800c45a <USB_ReadDevAllInEpInterrupt>
 80081d8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80081da:	2300      	movs	r3, #0
 80081dc:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80081de:	e0cd      	b.n	800837c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80081e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e2:	f003 0301 	and.w	r3, r3, #1
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	f000 80c2 	beq.w	8008370 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80081f2:	b2d2      	uxtb	r2, r2
 80081f4:	4611      	mov	r1, r2
 80081f6:	4618      	mov	r0, r3
 80081f8:	f004 f967 	bl	800c4ca <USB_ReadDevInEPInterrupt>
 80081fc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	f003 0301 	and.w	r3, r3, #1
 8008204:	2b00      	cmp	r3, #0
 8008206:	d057      	beq.n	80082b8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800820a:	f003 030f 	and.w	r3, r3, #15
 800820e:	2201      	movs	r2, #1
 8008210:	fa02 f303 	lsl.w	r3, r2, r3
 8008214:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008216:	69fb      	ldr	r3, [r7, #28]
 8008218:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800821c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	43db      	mvns	r3, r3
 8008222:	69f9      	ldr	r1, [r7, #28]
 8008224:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008228:	4013      	ands	r3, r2
 800822a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800822c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800822e:	015a      	lsls	r2, r3, #5
 8008230:	69fb      	ldr	r3, [r7, #28]
 8008232:	4413      	add	r3, r2
 8008234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008238:	461a      	mov	r2, r3
 800823a:	2301      	movs	r3, #1
 800823c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	691b      	ldr	r3, [r3, #16]
 8008242:	2b01      	cmp	r3, #1
 8008244:	d132      	bne.n	80082ac <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008246:	6879      	ldr	r1, [r7, #4]
 8008248:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800824a:	4613      	mov	r3, r2
 800824c:	00db      	lsls	r3, r3, #3
 800824e:	4413      	add	r3, r2
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	440b      	add	r3, r1
 8008254:	334c      	adds	r3, #76	; 0x4c
 8008256:	6819      	ldr	r1, [r3, #0]
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800825c:	4613      	mov	r3, r2
 800825e:	00db      	lsls	r3, r3, #3
 8008260:	4413      	add	r3, r2
 8008262:	009b      	lsls	r3, r3, #2
 8008264:	4403      	add	r3, r0
 8008266:	3348      	adds	r3, #72	; 0x48
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4419      	add	r1, r3
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008270:	4613      	mov	r3, r2
 8008272:	00db      	lsls	r3, r3, #3
 8008274:	4413      	add	r3, r2
 8008276:	009b      	lsls	r3, r3, #2
 8008278:	4403      	add	r3, r0
 800827a:	334c      	adds	r3, #76	; 0x4c
 800827c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800827e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008280:	2b00      	cmp	r3, #0
 8008282:	d113      	bne.n	80082ac <HAL_PCD_IRQHandler+0x3a2>
 8008284:	6879      	ldr	r1, [r7, #4]
 8008286:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008288:	4613      	mov	r3, r2
 800828a:	00db      	lsls	r3, r3, #3
 800828c:	4413      	add	r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	440b      	add	r3, r1
 8008292:	3354      	adds	r3, #84	; 0x54
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d108      	bne.n	80082ac <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6818      	ldr	r0, [r3, #0]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80082a4:	461a      	mov	r2, r3
 80082a6:	2101      	movs	r1, #1
 80082a8:	f004 f96e 	bl	800c588 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80082ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ae:	b2db      	uxtb	r3, r3
 80082b0:	4619      	mov	r1, r3
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f006 fc49 	bl	800eb4a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80082b8:	693b      	ldr	r3, [r7, #16]
 80082ba:	f003 0308 	and.w	r3, r3, #8
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d008      	beq.n	80082d4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80082c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c4:	015a      	lsls	r2, r3, #5
 80082c6:	69fb      	ldr	r3, [r7, #28]
 80082c8:	4413      	add	r3, r2
 80082ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082ce:	461a      	mov	r2, r3
 80082d0:	2308      	movs	r3, #8
 80082d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80082d4:	693b      	ldr	r3, [r7, #16]
 80082d6:	f003 0310 	and.w	r3, r3, #16
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d008      	beq.n	80082f0 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80082de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082e0:	015a      	lsls	r2, r3, #5
 80082e2:	69fb      	ldr	r3, [r7, #28]
 80082e4:	4413      	add	r3, r2
 80082e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80082ea:	461a      	mov	r2, r3
 80082ec:	2310      	movs	r3, #16
 80082ee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d008      	beq.n	800830c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80082fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fc:	015a      	lsls	r2, r3, #5
 80082fe:	69fb      	ldr	r3, [r7, #28]
 8008300:	4413      	add	r3, r2
 8008302:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008306:	461a      	mov	r2, r3
 8008308:	2340      	movs	r3, #64	; 0x40
 800830a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	f003 0302 	and.w	r3, r3, #2
 8008312:	2b00      	cmp	r3, #0
 8008314:	d023      	beq.n	800835e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8008316:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008318:	6a38      	ldr	r0, [r7, #32]
 800831a:	f003 f84f 	bl	800b3bc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800831e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008320:	4613      	mov	r3, r2
 8008322:	00db      	lsls	r3, r3, #3
 8008324:	4413      	add	r3, r2
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	3338      	adds	r3, #56	; 0x38
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	4413      	add	r3, r2
 800832e:	3304      	adds	r3, #4
 8008330:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008332:	697b      	ldr	r3, [r7, #20]
 8008334:	78db      	ldrb	r3, [r3, #3]
 8008336:	2b01      	cmp	r3, #1
 8008338:	d108      	bne.n	800834c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	2200      	movs	r2, #0
 800833e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008342:	b2db      	uxtb	r3, r3
 8008344:	4619      	mov	r1, r3
 8008346:	6878      	ldr	r0, [r7, #4]
 8008348:	f006 fc96 	bl	800ec78 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800834c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800834e:	015a      	lsls	r2, r3, #5
 8008350:	69fb      	ldr	r3, [r7, #28]
 8008352:	4413      	add	r3, r2
 8008354:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008358:	461a      	mov	r2, r3
 800835a:	2302      	movs	r3, #2
 800835c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008364:	2b00      	cmp	r3, #0
 8008366:	d003      	beq.n	8008370 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008368:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 fcdb 	bl	8008d26 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008372:	3301      	adds	r3, #1
 8008374:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008378:	085b      	lsrs	r3, r3, #1
 800837a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800837c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800837e:	2b00      	cmp	r3, #0
 8008380:	f47f af2e 	bne.w	80081e0 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	4618      	mov	r0, r3
 800838a:	f004 f839 	bl	800c400 <USB_ReadInterrupts>
 800838e:	4603      	mov	r3, r0
 8008390:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008394:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008398:	d122      	bne.n	80083e0 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800839a:	69fb      	ldr	r3, [r7, #28]
 800839c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	69fa      	ldr	r2, [r7, #28]
 80083a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80083a8:	f023 0301 	bic.w	r3, r3, #1
 80083ac:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d108      	bne.n	80083ca <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80083c0:	2100      	movs	r1, #0
 80083c2:	6878      	ldr	r0, [r7, #4]
 80083c4:	f000 fec2 	bl	800914c <HAL_PCDEx_LPM_Callback>
 80083c8:	e002      	b.n	80083d0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f006 fc34 	bl	800ec38 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	695a      	ldr	r2, [r3, #20]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80083de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4618      	mov	r0, r3
 80083e6:	f004 f80b 	bl	800c400 <USB_ReadInterrupts>
 80083ea:	4603      	mov	r3, r0
 80083ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083f4:	d112      	bne.n	800841c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80083f6:	69fb      	ldr	r3, [r7, #28]
 80083f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083fc:	689b      	ldr	r3, [r3, #8]
 80083fe:	f003 0301 	and.w	r3, r3, #1
 8008402:	2b01      	cmp	r3, #1
 8008404:	d102      	bne.n	800840c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f006 fbf0 	bl	800ebec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	695a      	ldr	r2, [r3, #20]
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800841a:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4618      	mov	r0, r3
 8008422:	f003 ffed 	bl	800c400 <USB_ReadInterrupts>
 8008426:	4603      	mov	r3, r0
 8008428:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800842c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008430:	f040 80b7 	bne.w	80085a2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008434:	69fb      	ldr	r3, [r7, #28]
 8008436:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	69fa      	ldr	r2, [r7, #28]
 800843e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008442:	f023 0301 	bic.w	r3, r3, #1
 8008446:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	2110      	movs	r1, #16
 800844e:	4618      	mov	r0, r3
 8008450:	f002 ffb4 	bl	800b3bc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008454:	2300      	movs	r3, #0
 8008456:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008458:	e046      	b.n	80084e8 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800845a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800845c:	015a      	lsls	r2, r3, #5
 800845e:	69fb      	ldr	r3, [r7, #28]
 8008460:	4413      	add	r3, r2
 8008462:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008466:	461a      	mov	r2, r3
 8008468:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800846c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800846e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008470:	015a      	lsls	r2, r3, #5
 8008472:	69fb      	ldr	r3, [r7, #28]
 8008474:	4413      	add	r3, r2
 8008476:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800847e:	0151      	lsls	r1, r2, #5
 8008480:	69fa      	ldr	r2, [r7, #28]
 8008482:	440a      	add	r2, r1
 8008484:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008488:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800848c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800848e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008490:	015a      	lsls	r2, r3, #5
 8008492:	69fb      	ldr	r3, [r7, #28]
 8008494:	4413      	add	r3, r2
 8008496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800849a:	461a      	mov	r2, r3
 800849c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80084a0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80084a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084a4:	015a      	lsls	r2, r3, #5
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	4413      	add	r3, r2
 80084aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084b2:	0151      	lsls	r1, r2, #5
 80084b4:	69fa      	ldr	r2, [r7, #28]
 80084b6:	440a      	add	r2, r1
 80084b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80084c0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80084c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084c4:	015a      	lsls	r2, r3, #5
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	4413      	add	r3, r2
 80084ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084d2:	0151      	lsls	r1, r2, #5
 80084d4:	69fa      	ldr	r2, [r7, #28]
 80084d6:	440a      	add	r2, r1
 80084d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084dc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80084e0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80084e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084e4:	3301      	adds	r3, #1
 80084e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084ee:	429a      	cmp	r2, r3
 80084f0:	d3b3      	bcc.n	800845a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80084f2:	69fb      	ldr	r3, [r7, #28]
 80084f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084f8:	69db      	ldr	r3, [r3, #28]
 80084fa:	69fa      	ldr	r2, [r7, #28]
 80084fc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008500:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008504:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800850a:	2b00      	cmp	r3, #0
 800850c:	d016      	beq.n	800853c <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800850e:	69fb      	ldr	r3, [r7, #28]
 8008510:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008514:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008518:	69fa      	ldr	r2, [r7, #28]
 800851a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800851e:	f043 030b 	orr.w	r3, r3, #11
 8008522:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008526:	69fb      	ldr	r3, [r7, #28]
 8008528:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800852c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800852e:	69fa      	ldr	r2, [r7, #28]
 8008530:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008534:	f043 030b 	orr.w	r3, r3, #11
 8008538:	6453      	str	r3, [r2, #68]	; 0x44
 800853a:	e015      	b.n	8008568 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800853c:	69fb      	ldr	r3, [r7, #28]
 800853e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008542:	695b      	ldr	r3, [r3, #20]
 8008544:	69fa      	ldr	r2, [r7, #28]
 8008546:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800854a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800854e:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008552:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008554:	69fb      	ldr	r3, [r7, #28]
 8008556:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800855a:	691b      	ldr	r3, [r3, #16]
 800855c:	69fa      	ldr	r2, [r7, #28]
 800855e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008562:	f043 030b 	orr.w	r3, r3, #11
 8008566:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008568:	69fb      	ldr	r3, [r7, #28]
 800856a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	69fa      	ldr	r2, [r7, #28]
 8008572:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008576:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800857a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6818      	ldr	r0, [r3, #0]
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	691b      	ldr	r3, [r3, #16]
 8008584:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800858c:	461a      	mov	r2, r3
 800858e:	f003 fffb 	bl	800c588 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	695a      	ldr	r2, [r3, #20]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80085a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4618      	mov	r0, r3
 80085a8:	f003 ff2a 	bl	800c400 <USB_ReadInterrupts>
 80085ac:	4603      	mov	r3, r0
 80085ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80085b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085b6:	d124      	bne.n	8008602 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4618      	mov	r0, r3
 80085be:	f003 ffc0 	bl	800c542 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4618      	mov	r0, r3
 80085c8:	f002 ff75 	bl	800b4b6 <USB_GetDevSpeed>
 80085cc:	4603      	mov	r3, r0
 80085ce:	461a      	mov	r2, r3
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681c      	ldr	r4, [r3, #0]
 80085d8:	f001 fa28 	bl	8009a2c <HAL_RCC_GetHCLKFreq>
 80085dc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80085e2:	b2db      	uxtb	r3, r3
 80085e4:	461a      	mov	r2, r3
 80085e6:	4620      	mov	r0, r4
 80085e8:	f002 fc74 	bl	800aed4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f006 fad4 	bl	800eb9a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	695a      	ldr	r2, [r3, #20]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008600:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4618      	mov	r0, r3
 8008608:	f003 fefa 	bl	800c400 <USB_ReadInterrupts>
 800860c:	4603      	mov	r3, r0
 800860e:	f003 0308 	and.w	r3, r3, #8
 8008612:	2b08      	cmp	r3, #8
 8008614:	d10a      	bne.n	800862c <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f006 fab1 	bl	800eb7e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	695a      	ldr	r2, [r3, #20]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f002 0208 	and.w	r2, r2, #8
 800862a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4618      	mov	r0, r3
 8008632:	f003 fee5 	bl	800c400 <USB_ReadInterrupts>
 8008636:	4603      	mov	r3, r0
 8008638:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800863c:	2b80      	cmp	r3, #128	; 0x80
 800863e:	d122      	bne.n	8008686 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008640:	6a3b      	ldr	r3, [r7, #32]
 8008642:	699b      	ldr	r3, [r3, #24]
 8008644:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008648:	6a3b      	ldr	r3, [r7, #32]
 800864a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800864c:	2301      	movs	r3, #1
 800864e:	627b      	str	r3, [r7, #36]	; 0x24
 8008650:	e014      	b.n	800867c <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008652:	6879      	ldr	r1, [r7, #4]
 8008654:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008656:	4613      	mov	r3, r2
 8008658:	00db      	lsls	r3, r3, #3
 800865a:	4413      	add	r3, r2
 800865c:	009b      	lsls	r3, r3, #2
 800865e:	440b      	add	r3, r1
 8008660:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008664:	781b      	ldrb	r3, [r3, #0]
 8008666:	2b01      	cmp	r3, #1
 8008668:	d105      	bne.n	8008676 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800866a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866c:	b2db      	uxtb	r3, r3
 800866e:	4619      	mov	r1, r3
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f000 fb27 	bl	8008cc4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008678:	3301      	adds	r3, #1
 800867a:	627b      	str	r3, [r7, #36]	; 0x24
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008682:	429a      	cmp	r2, r3
 8008684:	d3e5      	bcc.n	8008652 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4618      	mov	r0, r3
 800868c:	f003 feb8 	bl	800c400 <USB_ReadInterrupts>
 8008690:	4603      	mov	r3, r0
 8008692:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008696:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800869a:	d13b      	bne.n	8008714 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800869c:	2301      	movs	r3, #1
 800869e:	627b      	str	r3, [r7, #36]	; 0x24
 80086a0:	e02b      	b.n	80086fa <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80086a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a4:	015a      	lsls	r2, r3, #5
 80086a6:	69fb      	ldr	r3, [r7, #28]
 80086a8:	4413      	add	r3, r2
 80086aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80086b2:	6879      	ldr	r1, [r7, #4]
 80086b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086b6:	4613      	mov	r3, r2
 80086b8:	00db      	lsls	r3, r3, #3
 80086ba:	4413      	add	r3, r2
 80086bc:	009b      	lsls	r3, r3, #2
 80086be:	440b      	add	r3, r1
 80086c0:	3340      	adds	r3, #64	; 0x40
 80086c2:	781b      	ldrb	r3, [r3, #0]
 80086c4:	2b01      	cmp	r3, #1
 80086c6:	d115      	bne.n	80086f4 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80086c8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	da12      	bge.n	80086f4 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80086ce:	6879      	ldr	r1, [r7, #4]
 80086d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086d2:	4613      	mov	r3, r2
 80086d4:	00db      	lsls	r3, r3, #3
 80086d6:	4413      	add	r3, r2
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	440b      	add	r3, r1
 80086dc:	333f      	adds	r3, #63	; 0x3f
 80086de:	2201      	movs	r2, #1
 80086e0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80086e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e4:	b2db      	uxtb	r3, r3
 80086e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80086ea:	b2db      	uxtb	r3, r3
 80086ec:	4619      	mov	r1, r3
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 fae8 	bl	8008cc4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80086f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f6:	3301      	adds	r3, #1
 80086f8:	627b      	str	r3, [r7, #36]	; 0x24
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008700:	429a      	cmp	r2, r3
 8008702:	d3ce      	bcc.n	80086a2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	695a      	ldr	r2, [r3, #20]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008712:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	4618      	mov	r0, r3
 800871a:	f003 fe71 	bl	800c400 <USB_ReadInterrupts>
 800871e:	4603      	mov	r3, r0
 8008720:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008724:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008728:	d155      	bne.n	80087d6 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800872a:	2301      	movs	r3, #1
 800872c:	627b      	str	r3, [r7, #36]	; 0x24
 800872e:	e045      	b.n	80087bc <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008732:	015a      	lsls	r2, r3, #5
 8008734:	69fb      	ldr	r3, [r7, #28]
 8008736:	4413      	add	r3, r2
 8008738:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008740:	6879      	ldr	r1, [r7, #4]
 8008742:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008744:	4613      	mov	r3, r2
 8008746:	00db      	lsls	r3, r3, #3
 8008748:	4413      	add	r3, r2
 800874a:	009b      	lsls	r3, r3, #2
 800874c:	440b      	add	r3, r1
 800874e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008752:	781b      	ldrb	r3, [r3, #0]
 8008754:	2b01      	cmp	r3, #1
 8008756:	d12e      	bne.n	80087b6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008758:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800875a:	2b00      	cmp	r3, #0
 800875c:	da2b      	bge.n	80087b6 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800875e:	69bb      	ldr	r3, [r7, #24]
 8008760:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800876a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800876e:	429a      	cmp	r2, r3
 8008770:	d121      	bne.n	80087b6 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008772:	6879      	ldr	r1, [r7, #4]
 8008774:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008776:	4613      	mov	r3, r2
 8008778:	00db      	lsls	r3, r3, #3
 800877a:	4413      	add	r3, r2
 800877c:	009b      	lsls	r3, r3, #2
 800877e:	440b      	add	r3, r1
 8008780:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008784:	2201      	movs	r2, #1
 8008786:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008788:	6a3b      	ldr	r3, [r7, #32]
 800878a:	699b      	ldr	r3, [r3, #24]
 800878c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008790:	6a3b      	ldr	r3, [r7, #32]
 8008792:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008794:	6a3b      	ldr	r3, [r7, #32]
 8008796:	695b      	ldr	r3, [r3, #20]
 8008798:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800879c:	2b00      	cmp	r3, #0
 800879e:	d10a      	bne.n	80087b6 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	69fa      	ldr	r2, [r7, #28]
 80087aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80087ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80087b2:	6053      	str	r3, [r2, #4]
            break;
 80087b4:	e007      	b.n	80087c6 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80087b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b8:	3301      	adds	r3, #1
 80087ba:	627b      	str	r3, [r7, #36]	; 0x24
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d3b4      	bcc.n	8008730 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	695a      	ldr	r2, [r3, #20]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80087d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	4618      	mov	r0, r3
 80087dc:	f003 fe10 	bl	800c400 <USB_ReadInterrupts>
 80087e0:	4603      	mov	r3, r0
 80087e2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80087e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087ea:	d10a      	bne.n	8008802 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80087ec:	6878      	ldr	r0, [r7, #4]
 80087ee:	f006 fa55 	bl	800ec9c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	695a      	ldr	r2, [r3, #20]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008800:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	4618      	mov	r0, r3
 8008808:	f003 fdfa 	bl	800c400 <USB_ReadInterrupts>
 800880c:	4603      	mov	r3, r0
 800880e:	f003 0304 	and.w	r3, r3, #4
 8008812:	2b04      	cmp	r3, #4
 8008814:	d115      	bne.n	8008842 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	685b      	ldr	r3, [r3, #4]
 800881c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800881e:	69bb      	ldr	r3, [r7, #24]
 8008820:	f003 0304 	and.w	r3, r3, #4
 8008824:	2b00      	cmp	r3, #0
 8008826:	d002      	beq.n	800882e <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f006 fa45 	bl	800ecb8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	6859      	ldr	r1, [r3, #4]
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	69ba      	ldr	r2, [r7, #24]
 800883a:	430a      	orrs	r2, r1
 800883c:	605a      	str	r2, [r3, #4]
 800883e:	e000      	b.n	8008842 <HAL_PCD_IRQHandler+0x938>
      return;
 8008840:	bf00      	nop
    }
  }
}
 8008842:	3734      	adds	r7, #52	; 0x34
 8008844:	46bd      	mov	sp, r7
 8008846:	bd90      	pop	{r4, r7, pc}

08008848 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b082      	sub	sp, #8
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
 8008850:	460b      	mov	r3, r1
 8008852:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800885a:	2b01      	cmp	r3, #1
 800885c:	d101      	bne.n	8008862 <HAL_PCD_SetAddress+0x1a>
 800885e:	2302      	movs	r3, #2
 8008860:	e013      	b.n	800888a <HAL_PCD_SetAddress+0x42>
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	2201      	movs	r2, #1
 8008866:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	78fa      	ldrb	r2, [r7, #3]
 800886e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	78fa      	ldrb	r2, [r7, #3]
 8008878:	4611      	mov	r1, r2
 800887a:	4618      	mov	r0, r3
 800887c:	f003 fd58 	bl	800c330 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2200      	movs	r2, #0
 8008884:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008888:	2300      	movs	r3, #0
}
 800888a:	4618      	mov	r0, r3
 800888c:	3708      	adds	r7, #8
 800888e:	46bd      	mov	sp, r7
 8008890:	bd80      	pop	{r7, pc}

08008892 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008892:	b580      	push	{r7, lr}
 8008894:	b084      	sub	sp, #16
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
 800889a:	4608      	mov	r0, r1
 800889c:	4611      	mov	r1, r2
 800889e:	461a      	mov	r2, r3
 80088a0:	4603      	mov	r3, r0
 80088a2:	70fb      	strb	r3, [r7, #3]
 80088a4:	460b      	mov	r3, r1
 80088a6:	803b      	strh	r3, [r7, #0]
 80088a8:	4613      	mov	r3, r2
 80088aa:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80088ac:	2300      	movs	r3, #0
 80088ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80088b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	da0f      	bge.n	80088d8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80088b8:	78fb      	ldrb	r3, [r7, #3]
 80088ba:	f003 020f 	and.w	r2, r3, #15
 80088be:	4613      	mov	r3, r2
 80088c0:	00db      	lsls	r3, r3, #3
 80088c2:	4413      	add	r3, r2
 80088c4:	009b      	lsls	r3, r3, #2
 80088c6:	3338      	adds	r3, #56	; 0x38
 80088c8:	687a      	ldr	r2, [r7, #4]
 80088ca:	4413      	add	r3, r2
 80088cc:	3304      	adds	r3, #4
 80088ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2201      	movs	r2, #1
 80088d4:	705a      	strb	r2, [r3, #1]
 80088d6:	e00f      	b.n	80088f8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80088d8:	78fb      	ldrb	r3, [r7, #3]
 80088da:	f003 020f 	and.w	r2, r3, #15
 80088de:	4613      	mov	r3, r2
 80088e0:	00db      	lsls	r3, r3, #3
 80088e2:	4413      	add	r3, r2
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80088ea:	687a      	ldr	r2, [r7, #4]
 80088ec:	4413      	add	r3, r2
 80088ee:	3304      	adds	r3, #4
 80088f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2200      	movs	r2, #0
 80088f6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80088f8:	78fb      	ldrb	r3, [r7, #3]
 80088fa:	f003 030f 	and.w	r3, r3, #15
 80088fe:	b2da      	uxtb	r2, r3
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008904:	883a      	ldrh	r2, [r7, #0]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	78ba      	ldrb	r2, [r7, #2]
 800890e:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	785b      	ldrb	r3, [r3, #1]
 8008914:	2b00      	cmp	r3, #0
 8008916:	d004      	beq.n	8008922 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	781b      	ldrb	r3, [r3, #0]
 800891c:	b29a      	uxth	r2, r3
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008922:	78bb      	ldrb	r3, [r7, #2]
 8008924:	2b02      	cmp	r3, #2
 8008926:	d102      	bne.n	800892e <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2200      	movs	r2, #0
 800892c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008934:	2b01      	cmp	r3, #1
 8008936:	d101      	bne.n	800893c <HAL_PCD_EP_Open+0xaa>
 8008938:	2302      	movs	r3, #2
 800893a:	e00e      	b.n	800895a <HAL_PCD_EP_Open+0xc8>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2201      	movs	r2, #1
 8008940:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	68f9      	ldr	r1, [r7, #12]
 800894a:	4618      	mov	r0, r3
 800894c:	f002 fdd8 	bl	800b500 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2200      	movs	r2, #0
 8008954:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8008958:	7afb      	ldrb	r3, [r7, #11]
}
 800895a:	4618      	mov	r0, r3
 800895c:	3710      	adds	r7, #16
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}

08008962 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008962:	b580      	push	{r7, lr}
 8008964:	b084      	sub	sp, #16
 8008966:	af00      	add	r7, sp, #0
 8008968:	6078      	str	r0, [r7, #4]
 800896a:	460b      	mov	r3, r1
 800896c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800896e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008972:	2b00      	cmp	r3, #0
 8008974:	da0f      	bge.n	8008996 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008976:	78fb      	ldrb	r3, [r7, #3]
 8008978:	f003 020f 	and.w	r2, r3, #15
 800897c:	4613      	mov	r3, r2
 800897e:	00db      	lsls	r3, r3, #3
 8008980:	4413      	add	r3, r2
 8008982:	009b      	lsls	r3, r3, #2
 8008984:	3338      	adds	r3, #56	; 0x38
 8008986:	687a      	ldr	r2, [r7, #4]
 8008988:	4413      	add	r3, r2
 800898a:	3304      	adds	r3, #4
 800898c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2201      	movs	r2, #1
 8008992:	705a      	strb	r2, [r3, #1]
 8008994:	e00f      	b.n	80089b6 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008996:	78fb      	ldrb	r3, [r7, #3]
 8008998:	f003 020f 	and.w	r2, r3, #15
 800899c:	4613      	mov	r3, r2
 800899e:	00db      	lsls	r3, r3, #3
 80089a0:	4413      	add	r3, r2
 80089a2:	009b      	lsls	r3, r3, #2
 80089a4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80089a8:	687a      	ldr	r2, [r7, #4]
 80089aa:	4413      	add	r3, r2
 80089ac:	3304      	adds	r3, #4
 80089ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	2200      	movs	r2, #0
 80089b4:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80089b6:	78fb      	ldrb	r3, [r7, #3]
 80089b8:	f003 030f 	and.w	r3, r3, #15
 80089bc:	b2da      	uxtb	r2, r3
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80089c8:	2b01      	cmp	r3, #1
 80089ca:	d101      	bne.n	80089d0 <HAL_PCD_EP_Close+0x6e>
 80089cc:	2302      	movs	r3, #2
 80089ce:	e00e      	b.n	80089ee <HAL_PCD_EP_Close+0x8c>
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2201      	movs	r2, #1
 80089d4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	68f9      	ldr	r1, [r7, #12]
 80089de:	4618      	mov	r0, r3
 80089e0:	f002 fe16 	bl	800b610 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2200      	movs	r2, #0
 80089e8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3710      	adds	r7, #16
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}

080089f6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80089f6:	b580      	push	{r7, lr}
 80089f8:	b086      	sub	sp, #24
 80089fa:	af00      	add	r7, sp, #0
 80089fc:	60f8      	str	r0, [r7, #12]
 80089fe:	607a      	str	r2, [r7, #4]
 8008a00:	603b      	str	r3, [r7, #0]
 8008a02:	460b      	mov	r3, r1
 8008a04:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008a06:	7afb      	ldrb	r3, [r7, #11]
 8008a08:	f003 020f 	and.w	r2, r3, #15
 8008a0c:	4613      	mov	r3, r2
 8008a0e:	00db      	lsls	r3, r3, #3
 8008a10:	4413      	add	r3, r2
 8008a12:	009b      	lsls	r3, r3, #2
 8008a14:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008a18:	68fa      	ldr	r2, [r7, #12]
 8008a1a:	4413      	add	r3, r2
 8008a1c:	3304      	adds	r3, #4
 8008a1e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	687a      	ldr	r2, [r7, #4]
 8008a24:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8008a26:	697b      	ldr	r3, [r7, #20]
 8008a28:	683a      	ldr	r2, [r7, #0]
 8008a2a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	2200      	movs	r2, #0
 8008a36:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008a38:	7afb      	ldrb	r3, [r7, #11]
 8008a3a:	f003 030f 	and.w	r3, r3, #15
 8008a3e:	b2da      	uxtb	r2, r3
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	2b01      	cmp	r3, #1
 8008a4a:	d102      	bne.n	8008a52 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008a52:	7afb      	ldrb	r3, [r7, #11]
 8008a54:	f003 030f 	and.w	r3, r3, #15
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d109      	bne.n	8008a70 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	6818      	ldr	r0, [r3, #0]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	691b      	ldr	r3, [r3, #16]
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	461a      	mov	r2, r3
 8008a68:	6979      	ldr	r1, [r7, #20]
 8008a6a:	f003 f8f5 	bl	800bc58 <USB_EP0StartXfer>
 8008a6e:	e008      	b.n	8008a82 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	6818      	ldr	r0, [r3, #0]
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	691b      	ldr	r3, [r3, #16]
 8008a78:	b2db      	uxtb	r3, r3
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	6979      	ldr	r1, [r7, #20]
 8008a7e:	f002 fea3 	bl	800b7c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8008a82:	2300      	movs	r3, #0
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3718      	adds	r7, #24
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	460b      	mov	r3, r1
 8008a96:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008a98:	78fb      	ldrb	r3, [r7, #3]
 8008a9a:	f003 020f 	and.w	r2, r3, #15
 8008a9e:	6879      	ldr	r1, [r7, #4]
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	00db      	lsls	r3, r3, #3
 8008aa4:	4413      	add	r3, r2
 8008aa6:	009b      	lsls	r3, r3, #2
 8008aa8:	440b      	add	r3, r1
 8008aaa:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8008aae:	681b      	ldr	r3, [r3, #0]
}
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	370c      	adds	r7, #12
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr

08008abc <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008abc:	b580      	push	{r7, lr}
 8008abe:	b086      	sub	sp, #24
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	60f8      	str	r0, [r7, #12]
 8008ac4:	607a      	str	r2, [r7, #4]
 8008ac6:	603b      	str	r3, [r7, #0]
 8008ac8:	460b      	mov	r3, r1
 8008aca:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008acc:	7afb      	ldrb	r3, [r7, #11]
 8008ace:	f003 020f 	and.w	r2, r3, #15
 8008ad2:	4613      	mov	r3, r2
 8008ad4:	00db      	lsls	r3, r3, #3
 8008ad6:	4413      	add	r3, r2
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	3338      	adds	r3, #56	; 0x38
 8008adc:	68fa      	ldr	r2, [r7, #12]
 8008ade:	4413      	add	r3, r2
 8008ae0:	3304      	adds	r3, #4
 8008ae2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008ae4:	697b      	ldr	r3, [r7, #20]
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	683a      	ldr	r2, [r7, #0]
 8008aee:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8008af0:	697b      	ldr	r3, [r7, #20]
 8008af2:	2200      	movs	r2, #0
 8008af4:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8008af6:	697b      	ldr	r3, [r7, #20]
 8008af8:	2201      	movs	r2, #1
 8008afa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008afc:	7afb      	ldrb	r3, [r7, #11]
 8008afe:	f003 030f 	and.w	r3, r3, #15
 8008b02:	b2da      	uxtb	r2, r3
 8008b04:	697b      	ldr	r3, [r7, #20]
 8008b06:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	691b      	ldr	r3, [r3, #16]
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	d102      	bne.n	8008b16 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8008b10:	687a      	ldr	r2, [r7, #4]
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008b16:	7afb      	ldrb	r3, [r7, #11]
 8008b18:	f003 030f 	and.w	r3, r3, #15
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d109      	bne.n	8008b34 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	6818      	ldr	r0, [r3, #0]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	691b      	ldr	r3, [r3, #16]
 8008b28:	b2db      	uxtb	r3, r3
 8008b2a:	461a      	mov	r2, r3
 8008b2c:	6979      	ldr	r1, [r7, #20]
 8008b2e:	f003 f893 	bl	800bc58 <USB_EP0StartXfer>
 8008b32:	e008      	b.n	8008b46 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	6818      	ldr	r0, [r3, #0]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	691b      	ldr	r3, [r3, #16]
 8008b3c:	b2db      	uxtb	r3, r3
 8008b3e:	461a      	mov	r2, r3
 8008b40:	6979      	ldr	r1, [r7, #20]
 8008b42:	f002 fe41 	bl	800b7c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8008b46:	2300      	movs	r3, #0
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3718      	adds	r7, #24
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b084      	sub	sp, #16
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	460b      	mov	r3, r1
 8008b5a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008b5c:	78fb      	ldrb	r3, [r7, #3]
 8008b5e:	f003 020f 	and.w	r2, r3, #15
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	685b      	ldr	r3, [r3, #4]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d901      	bls.n	8008b6e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e050      	b.n	8008c10 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008b6e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	da0f      	bge.n	8008b96 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008b76:	78fb      	ldrb	r3, [r7, #3]
 8008b78:	f003 020f 	and.w	r2, r3, #15
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	00db      	lsls	r3, r3, #3
 8008b80:	4413      	add	r3, r2
 8008b82:	009b      	lsls	r3, r3, #2
 8008b84:	3338      	adds	r3, #56	; 0x38
 8008b86:	687a      	ldr	r2, [r7, #4]
 8008b88:	4413      	add	r3, r2
 8008b8a:	3304      	adds	r3, #4
 8008b8c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	2201      	movs	r2, #1
 8008b92:	705a      	strb	r2, [r3, #1]
 8008b94:	e00d      	b.n	8008bb2 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008b96:	78fa      	ldrb	r2, [r7, #3]
 8008b98:	4613      	mov	r3, r2
 8008b9a:	00db      	lsls	r3, r3, #3
 8008b9c:	4413      	add	r3, r2
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	4413      	add	r3, r2
 8008ba8:	3304      	adds	r3, #4
 8008baa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2200      	movs	r2, #0
 8008bb0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2201      	movs	r2, #1
 8008bb6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008bb8:	78fb      	ldrb	r3, [r7, #3]
 8008bba:	f003 030f 	and.w	r3, r3, #15
 8008bbe:	b2da      	uxtb	r2, r3
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d101      	bne.n	8008bd2 <HAL_PCD_EP_SetStall+0x82>
 8008bce:	2302      	movs	r3, #2
 8008bd0:	e01e      	b.n	8008c10 <HAL_PCD_EP_SetStall+0xc0>
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2201      	movs	r2, #1
 8008bd6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	68f9      	ldr	r1, [r7, #12]
 8008be0:	4618      	mov	r0, r3
 8008be2:	f003 fad1 	bl	800c188 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8008be6:	78fb      	ldrb	r3, [r7, #3]
 8008be8:	f003 030f 	and.w	r3, r3, #15
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d10a      	bne.n	8008c06 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6818      	ldr	r0, [r3, #0]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	691b      	ldr	r3, [r3, #16]
 8008bf8:	b2d9      	uxtb	r1, r3
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008c00:	461a      	mov	r2, r3
 8008c02:	f003 fcc1 	bl	800c588 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008c0e:	2300      	movs	r3, #0
}
 8008c10:	4618      	mov	r0, r3
 8008c12:	3710      	adds	r7, #16
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b084      	sub	sp, #16
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	460b      	mov	r3, r1
 8008c22:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8008c24:	78fb      	ldrb	r3, [r7, #3]
 8008c26:	f003 020f 	and.w	r2, r3, #15
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	685b      	ldr	r3, [r3, #4]
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d901      	bls.n	8008c36 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008c32:	2301      	movs	r3, #1
 8008c34:	e042      	b.n	8008cbc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008c36:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	da0f      	bge.n	8008c5e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008c3e:	78fb      	ldrb	r3, [r7, #3]
 8008c40:	f003 020f 	and.w	r2, r3, #15
 8008c44:	4613      	mov	r3, r2
 8008c46:	00db      	lsls	r3, r3, #3
 8008c48:	4413      	add	r3, r2
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	3338      	adds	r3, #56	; 0x38
 8008c4e:	687a      	ldr	r2, [r7, #4]
 8008c50:	4413      	add	r3, r2
 8008c52:	3304      	adds	r3, #4
 8008c54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	2201      	movs	r2, #1
 8008c5a:	705a      	strb	r2, [r3, #1]
 8008c5c:	e00f      	b.n	8008c7e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008c5e:	78fb      	ldrb	r3, [r7, #3]
 8008c60:	f003 020f 	and.w	r2, r3, #15
 8008c64:	4613      	mov	r3, r2
 8008c66:	00db      	lsls	r3, r3, #3
 8008c68:	4413      	add	r3, r2
 8008c6a:	009b      	lsls	r3, r3, #2
 8008c6c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	4413      	add	r3, r2
 8008c74:	3304      	adds	r3, #4
 8008c76:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	2200      	movs	r2, #0
 8008c82:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008c84:	78fb      	ldrb	r3, [r7, #3]
 8008c86:	f003 030f 	and.w	r3, r3, #15
 8008c8a:	b2da      	uxtb	r2, r3
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d101      	bne.n	8008c9e <HAL_PCD_EP_ClrStall+0x86>
 8008c9a:	2302      	movs	r3, #2
 8008c9c:	e00e      	b.n	8008cbc <HAL_PCD_EP_ClrStall+0xa4>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	2201      	movs	r2, #1
 8008ca2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	68f9      	ldr	r1, [r7, #12]
 8008cac:	4618      	mov	r0, r3
 8008cae:	f003 fad9 	bl	800c264 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008cba:	2300      	movs	r3, #0
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3710      	adds	r7, #16
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b084      	sub	sp, #16
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	460b      	mov	r3, r1
 8008cce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8008cd0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	da0c      	bge.n	8008cf2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008cd8:	78fb      	ldrb	r3, [r7, #3]
 8008cda:	f003 020f 	and.w	r2, r3, #15
 8008cde:	4613      	mov	r3, r2
 8008ce0:	00db      	lsls	r3, r3, #3
 8008ce2:	4413      	add	r3, r2
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	3338      	adds	r3, #56	; 0x38
 8008ce8:	687a      	ldr	r2, [r7, #4]
 8008cea:	4413      	add	r3, r2
 8008cec:	3304      	adds	r3, #4
 8008cee:	60fb      	str	r3, [r7, #12]
 8008cf0:	e00c      	b.n	8008d0c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008cf2:	78fb      	ldrb	r3, [r7, #3]
 8008cf4:	f003 020f 	and.w	r2, r3, #15
 8008cf8:	4613      	mov	r3, r2
 8008cfa:	00db      	lsls	r3, r3, #3
 8008cfc:	4413      	add	r3, r2
 8008cfe:	009b      	lsls	r3, r3, #2
 8008d00:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	4413      	add	r3, r2
 8008d08:	3304      	adds	r3, #4
 8008d0a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	68f9      	ldr	r1, [r7, #12]
 8008d12:	4618      	mov	r0, r3
 8008d14:	f003 f8f8 	bl	800bf08 <USB_EPStopXfer>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	72fb      	strb	r3, [r7, #11]

  return ret;
 8008d1c:	7afb      	ldrb	r3, [r7, #11]
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3710      	adds	r7, #16
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}

08008d26 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008d26:	b580      	push	{r7, lr}
 8008d28:	b08a      	sub	sp, #40	; 0x28
 8008d2a:	af02      	add	r7, sp, #8
 8008d2c:	6078      	str	r0, [r7, #4]
 8008d2e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d36:	697b      	ldr	r3, [r7, #20]
 8008d38:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8008d3a:	683a      	ldr	r2, [r7, #0]
 8008d3c:	4613      	mov	r3, r2
 8008d3e:	00db      	lsls	r3, r3, #3
 8008d40:	4413      	add	r3, r2
 8008d42:	009b      	lsls	r3, r3, #2
 8008d44:	3338      	adds	r3, #56	; 0x38
 8008d46:	687a      	ldr	r2, [r7, #4]
 8008d48:	4413      	add	r3, r2
 8008d4a:	3304      	adds	r3, #4
 8008d4c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	6a1a      	ldr	r2, [r3, #32]
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	699b      	ldr	r3, [r3, #24]
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d901      	bls.n	8008d5e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	e06c      	b.n	8008e38 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	699a      	ldr	r2, [r3, #24]
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	6a1b      	ldr	r3, [r3, #32]
 8008d66:	1ad3      	subs	r3, r2, r3
 8008d68:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	68db      	ldr	r3, [r3, #12]
 8008d6e:	69fa      	ldr	r2, [r7, #28]
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d902      	bls.n	8008d7a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	68db      	ldr	r3, [r3, #12]
 8008d78:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8008d7a:	69fb      	ldr	r3, [r7, #28]
 8008d7c:	3303      	adds	r3, #3
 8008d7e:	089b      	lsrs	r3, r3, #2
 8008d80:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008d82:	e02b      	b.n	8008ddc <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	699a      	ldr	r2, [r3, #24]
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	6a1b      	ldr	r3, [r3, #32]
 8008d8c:	1ad3      	subs	r3, r2, r3
 8008d8e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	69fa      	ldr	r2, [r7, #28]
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d902      	bls.n	8008da0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	68db      	ldr	r3, [r3, #12]
 8008d9e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8008da0:	69fb      	ldr	r3, [r7, #28]
 8008da2:	3303      	adds	r3, #3
 8008da4:	089b      	lsrs	r3, r3, #2
 8008da6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	6919      	ldr	r1, [r3, #16]
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	b2da      	uxtb	r2, r3
 8008db0:	69fb      	ldr	r3, [r7, #28]
 8008db2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	9300      	str	r3, [sp, #0]
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	6978      	ldr	r0, [r7, #20]
 8008dc0:	f003 f94c 	bl	800c05c <USB_WritePacket>

    ep->xfer_buff  += len;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	691a      	ldr	r2, [r3, #16]
 8008dc8:	69fb      	ldr	r3, [r7, #28]
 8008dca:	441a      	add	r2, r3
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	6a1a      	ldr	r2, [r3, #32]
 8008dd4:	69fb      	ldr	r3, [r7, #28]
 8008dd6:	441a      	add	r2, r3
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	015a      	lsls	r2, r3, #5
 8008de0:	693b      	ldr	r3, [r7, #16]
 8008de2:	4413      	add	r3, r2
 8008de4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008de8:	699b      	ldr	r3, [r3, #24]
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	69ba      	ldr	r2, [r7, #24]
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d809      	bhi.n	8008e06 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6a1a      	ldr	r2, [r3, #32]
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d203      	bcs.n	8008e06 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	699b      	ldr	r3, [r3, #24]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d1be      	bne.n	8008d84 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	699a      	ldr	r2, [r3, #24]
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	6a1b      	ldr	r3, [r3, #32]
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d811      	bhi.n	8008e36 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	f003 030f 	and.w	r3, r3, #15
 8008e18:	2201      	movs	r2, #1
 8008e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8008e1e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008e20:	693b      	ldr	r3, [r7, #16]
 8008e22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	43db      	mvns	r3, r3
 8008e2c:	6939      	ldr	r1, [r7, #16]
 8008e2e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008e32:	4013      	ands	r3, r2
 8008e34:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8008e36:	2300      	movs	r3, #0
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3720      	adds	r7, #32
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b088      	sub	sp, #32
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e50:	69fb      	ldr	r3, [r7, #28]
 8008e52:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008e54:	69fb      	ldr	r3, [r7, #28]
 8008e56:	333c      	adds	r3, #60	; 0x3c
 8008e58:	3304      	adds	r3, #4
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	015a      	lsls	r2, r3, #5
 8008e62:	69bb      	ldr	r3, [r7, #24]
 8008e64:	4413      	add	r3, r2
 8008e66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e6a:	689b      	ldr	r3, [r3, #8]
 8008e6c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	691b      	ldr	r3, [r3, #16]
 8008e72:	2b01      	cmp	r3, #1
 8008e74:	d17b      	bne.n	8008f6e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8008e76:	693b      	ldr	r3, [r7, #16]
 8008e78:	f003 0308 	and.w	r3, r3, #8
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d015      	beq.n	8008eac <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	4a61      	ldr	r2, [pc, #388]	; (8009008 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	f240 80b9 	bls.w	8008ffc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008e8a:	693b      	ldr	r3, [r7, #16]
 8008e8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	f000 80b3 	beq.w	8008ffc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	015a      	lsls	r2, r3, #5
 8008e9a:	69bb      	ldr	r3, [r7, #24]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ea2:	461a      	mov	r2, r3
 8008ea4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ea8:	6093      	str	r3, [r2, #8]
 8008eaa:	e0a7      	b.n	8008ffc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	f003 0320 	and.w	r3, r3, #32
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d009      	beq.n	8008eca <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	015a      	lsls	r2, r3, #5
 8008eba:	69bb      	ldr	r3, [r7, #24]
 8008ebc:	4413      	add	r3, r2
 8008ebe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	2320      	movs	r3, #32
 8008ec6:	6093      	str	r3, [r2, #8]
 8008ec8:	e098      	b.n	8008ffc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8008eca:	693b      	ldr	r3, [r7, #16]
 8008ecc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	f040 8093 	bne.w	8008ffc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	4a4b      	ldr	r2, [pc, #300]	; (8009008 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d90f      	bls.n	8008efe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d00a      	beq.n	8008efe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	015a      	lsls	r2, r3, #5
 8008eec:	69bb      	ldr	r3, [r7, #24]
 8008eee:	4413      	add	r3, r2
 8008ef0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ef4:	461a      	mov	r2, r3
 8008ef6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008efa:	6093      	str	r3, [r2, #8]
 8008efc:	e07e      	b.n	8008ffc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8008efe:	683a      	ldr	r2, [r7, #0]
 8008f00:	4613      	mov	r3, r2
 8008f02:	00db      	lsls	r3, r3, #3
 8008f04:	4413      	add	r3, r2
 8008f06:	009b      	lsls	r3, r3, #2
 8008f08:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008f0c:	687a      	ldr	r2, [r7, #4]
 8008f0e:	4413      	add	r3, r2
 8008f10:	3304      	adds	r3, #4
 8008f12:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	69da      	ldr	r2, [r3, #28]
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	0159      	lsls	r1, r3, #5
 8008f1c:	69bb      	ldr	r3, [r7, #24]
 8008f1e:	440b      	add	r3, r1
 8008f20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f2a:	1ad2      	subs	r2, r2, r3
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8008f30:	683b      	ldr	r3, [r7, #0]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d114      	bne.n	8008f60 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	699b      	ldr	r3, [r3, #24]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d109      	bne.n	8008f52 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6818      	ldr	r0, [r3, #0]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008f48:	461a      	mov	r2, r3
 8008f4a:	2101      	movs	r1, #1
 8008f4c:	f003 fb1c 	bl	800c588 <USB_EP0_OutStart>
 8008f50:	e006      	b.n	8008f60 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	691a      	ldr	r2, [r3, #16]
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6a1b      	ldr	r3, [r3, #32]
 8008f5a:	441a      	add	r2, r3
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	b2db      	uxtb	r3, r3
 8008f64:	4619      	mov	r1, r3
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f005 fdd4 	bl	800eb14 <HAL_PCD_DataOutStageCallback>
 8008f6c:	e046      	b.n	8008ffc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8008f6e:	697b      	ldr	r3, [r7, #20]
 8008f70:	4a26      	ldr	r2, [pc, #152]	; (800900c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d124      	bne.n	8008fc0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8008f76:	693b      	ldr	r3, [r7, #16]
 8008f78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d00a      	beq.n	8008f96 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	015a      	lsls	r2, r3, #5
 8008f84:	69bb      	ldr	r3, [r7, #24]
 8008f86:	4413      	add	r3, r2
 8008f88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008f92:	6093      	str	r3, [r2, #8]
 8008f94:	e032      	b.n	8008ffc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008f96:	693b      	ldr	r3, [r7, #16]
 8008f98:	f003 0320 	and.w	r3, r3, #32
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d008      	beq.n	8008fb2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	015a      	lsls	r2, r3, #5
 8008fa4:	69bb      	ldr	r3, [r7, #24]
 8008fa6:	4413      	add	r3, r2
 8008fa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008fac:	461a      	mov	r2, r3
 8008fae:	2320      	movs	r3, #32
 8008fb0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	b2db      	uxtb	r3, r3
 8008fb6:	4619      	mov	r1, r3
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f005 fdab 	bl	800eb14 <HAL_PCD_DataOutStageCallback>
 8008fbe:	e01d      	b.n	8008ffc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d114      	bne.n	8008ff0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8008fc6:	6879      	ldr	r1, [r7, #4]
 8008fc8:	683a      	ldr	r2, [r7, #0]
 8008fca:	4613      	mov	r3, r2
 8008fcc:	00db      	lsls	r3, r3, #3
 8008fce:	4413      	add	r3, r2
 8008fd0:	009b      	lsls	r3, r3, #2
 8008fd2:	440b      	add	r3, r1
 8008fd4:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d108      	bne.n	8008ff0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6818      	ldr	r0, [r3, #0]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008fe8:	461a      	mov	r2, r3
 8008fea:	2100      	movs	r1, #0
 8008fec:	f003 facc 	bl	800c588 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f005 fd8c 	bl	800eb14 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8008ffc:	2300      	movs	r3, #0
}
 8008ffe:	4618      	mov	r0, r3
 8009000:	3720      	adds	r7, #32
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}
 8009006:	bf00      	nop
 8009008:	4f54300a 	.word	0x4f54300a
 800900c:	4f54310a 	.word	0x4f54310a

08009010 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b086      	sub	sp, #24
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	333c      	adds	r3, #60	; 0x3c
 8009028:	3304      	adds	r3, #4
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	015a      	lsls	r2, r3, #5
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	4413      	add	r3, r2
 8009036:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	4a15      	ldr	r2, [pc, #84]	; (8009098 <PCD_EP_OutSetupPacket_int+0x88>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d90e      	bls.n	8009064 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800904c:	2b00      	cmp	r3, #0
 800904e:	d009      	beq.n	8009064 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	015a      	lsls	r2, r3, #5
 8009054:	693b      	ldr	r3, [r7, #16]
 8009056:	4413      	add	r3, r2
 8009058:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800905c:	461a      	mov	r2, r3
 800905e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009062:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f005 fd43 	bl	800eaf0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	4a0a      	ldr	r2, [pc, #40]	; (8009098 <PCD_EP_OutSetupPacket_int+0x88>)
 800906e:	4293      	cmp	r3, r2
 8009070:	d90c      	bls.n	800908c <PCD_EP_OutSetupPacket_int+0x7c>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	691b      	ldr	r3, [r3, #16]
 8009076:	2b01      	cmp	r3, #1
 8009078:	d108      	bne.n	800908c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	6818      	ldr	r0, [r3, #0]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009084:	461a      	mov	r2, r3
 8009086:	2101      	movs	r1, #1
 8009088:	f003 fa7e 	bl	800c588 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800908c:	2300      	movs	r3, #0
}
 800908e:	4618      	mov	r0, r3
 8009090:	3718      	adds	r7, #24
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}
 8009096:	bf00      	nop
 8009098:	4f54300a 	.word	0x4f54300a

0800909c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800909c:	b480      	push	{r7}
 800909e:	b085      	sub	sp, #20
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	460b      	mov	r3, r1
 80090a6:	70fb      	strb	r3, [r7, #3]
 80090a8:	4613      	mov	r3, r2
 80090aa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090b2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80090b4:	78fb      	ldrb	r3, [r7, #3]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d107      	bne.n	80090ca <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80090ba:	883b      	ldrh	r3, [r7, #0]
 80090bc:	0419      	lsls	r1, r3, #16
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	68ba      	ldr	r2, [r7, #8]
 80090c4:	430a      	orrs	r2, r1
 80090c6:	629a      	str	r2, [r3, #40]	; 0x28
 80090c8:	e028      	b.n	800911c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090d0:	0c1b      	lsrs	r3, r3, #16
 80090d2:	68ba      	ldr	r2, [r7, #8]
 80090d4:	4413      	add	r3, r2
 80090d6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80090d8:	2300      	movs	r3, #0
 80090da:	73fb      	strb	r3, [r7, #15]
 80090dc:	e00d      	b.n	80090fa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681a      	ldr	r2, [r3, #0]
 80090e2:	7bfb      	ldrb	r3, [r7, #15]
 80090e4:	3340      	adds	r3, #64	; 0x40
 80090e6:	009b      	lsls	r3, r3, #2
 80090e8:	4413      	add	r3, r2
 80090ea:	685b      	ldr	r3, [r3, #4]
 80090ec:	0c1b      	lsrs	r3, r3, #16
 80090ee:	68ba      	ldr	r2, [r7, #8]
 80090f0:	4413      	add	r3, r2
 80090f2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80090f4:	7bfb      	ldrb	r3, [r7, #15]
 80090f6:	3301      	adds	r3, #1
 80090f8:	73fb      	strb	r3, [r7, #15]
 80090fa:	7bfa      	ldrb	r2, [r7, #15]
 80090fc:	78fb      	ldrb	r3, [r7, #3]
 80090fe:	3b01      	subs	r3, #1
 8009100:	429a      	cmp	r2, r3
 8009102:	d3ec      	bcc.n	80090de <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009104:	883b      	ldrh	r3, [r7, #0]
 8009106:	0418      	lsls	r0, r3, #16
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6819      	ldr	r1, [r3, #0]
 800910c:	78fb      	ldrb	r3, [r7, #3]
 800910e:	3b01      	subs	r3, #1
 8009110:	68ba      	ldr	r2, [r7, #8]
 8009112:	4302      	orrs	r2, r0
 8009114:	3340      	adds	r3, #64	; 0x40
 8009116:	009b      	lsls	r3, r3, #2
 8009118:	440b      	add	r3, r1
 800911a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800911c:	2300      	movs	r3, #0
}
 800911e:	4618      	mov	r0, r3
 8009120:	3714      	adds	r7, #20
 8009122:	46bd      	mov	sp, r7
 8009124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009128:	4770      	bx	lr

0800912a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800912a:	b480      	push	{r7}
 800912c:	b083      	sub	sp, #12
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
 8009132:	460b      	mov	r3, r1
 8009134:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	887a      	ldrh	r2, [r7, #2]
 800913c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800913e:	2300      	movs	r3, #0
}
 8009140:	4618      	mov	r0, r3
 8009142:	370c      	adds	r7, #12
 8009144:	46bd      	mov	sp, r7
 8009146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914a:	4770      	bx	lr

0800914c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800914c:	b480      	push	{r7}
 800914e:	b083      	sub	sp, #12
 8009150:	af00      	add	r7, sp, #0
 8009152:	6078      	str	r0, [r7, #4]
 8009154:	460b      	mov	r3, r1
 8009156:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009158:	bf00      	nop
 800915a:	370c      	adds	r7, #12
 800915c:	46bd      	mov	sp, r7
 800915e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009162:	4770      	bx	lr

08009164 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b086      	sub	sp, #24
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d101      	bne.n	8009176 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	e267      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	f003 0301 	and.w	r3, r3, #1
 800917e:	2b00      	cmp	r3, #0
 8009180:	d075      	beq.n	800926e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009182:	4b88      	ldr	r3, [pc, #544]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 8009184:	689b      	ldr	r3, [r3, #8]
 8009186:	f003 030c 	and.w	r3, r3, #12
 800918a:	2b04      	cmp	r3, #4
 800918c:	d00c      	beq.n	80091a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800918e:	4b85      	ldr	r3, [pc, #532]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009196:	2b08      	cmp	r3, #8
 8009198:	d112      	bne.n	80091c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800919a:	4b82      	ldr	r3, [pc, #520]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80091a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80091a6:	d10b      	bne.n	80091c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80091a8:	4b7e      	ldr	r3, [pc, #504]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d05b      	beq.n	800926c <HAL_RCC_OscConfig+0x108>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d157      	bne.n	800926c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80091bc:	2301      	movs	r3, #1
 80091be:	e242      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	685b      	ldr	r3, [r3, #4]
 80091c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80091c8:	d106      	bne.n	80091d8 <HAL_RCC_OscConfig+0x74>
 80091ca:	4b76      	ldr	r3, [pc, #472]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	4a75      	ldr	r2, [pc, #468]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80091d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091d4:	6013      	str	r3, [r2, #0]
 80091d6:	e01d      	b.n	8009214 <HAL_RCC_OscConfig+0xb0>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	685b      	ldr	r3, [r3, #4]
 80091dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80091e0:	d10c      	bne.n	80091fc <HAL_RCC_OscConfig+0x98>
 80091e2:	4b70      	ldr	r3, [pc, #448]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4a6f      	ldr	r2, [pc, #444]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80091e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80091ec:	6013      	str	r3, [r2, #0]
 80091ee:	4b6d      	ldr	r3, [pc, #436]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	4a6c      	ldr	r2, [pc, #432]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80091f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091f8:	6013      	str	r3, [r2, #0]
 80091fa:	e00b      	b.n	8009214 <HAL_RCC_OscConfig+0xb0>
 80091fc:	4b69      	ldr	r3, [pc, #420]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	4a68      	ldr	r2, [pc, #416]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 8009202:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009206:	6013      	str	r3, [r2, #0]
 8009208:	4b66      	ldr	r3, [pc, #408]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	4a65      	ldr	r2, [pc, #404]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 800920e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009212:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	2b00      	cmp	r3, #0
 800921a:	d013      	beq.n	8009244 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800921c:	f7fb fa78 	bl	8004710 <HAL_GetTick>
 8009220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009222:	e008      	b.n	8009236 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009224:	f7fb fa74 	bl	8004710 <HAL_GetTick>
 8009228:	4602      	mov	r2, r0
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	1ad3      	subs	r3, r2, r3
 800922e:	2b64      	cmp	r3, #100	; 0x64
 8009230:	d901      	bls.n	8009236 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009232:	2303      	movs	r3, #3
 8009234:	e207      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009236:	4b5b      	ldr	r3, [pc, #364]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800923e:	2b00      	cmp	r3, #0
 8009240:	d0f0      	beq.n	8009224 <HAL_RCC_OscConfig+0xc0>
 8009242:	e014      	b.n	800926e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009244:	f7fb fa64 	bl	8004710 <HAL_GetTick>
 8009248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800924a:	e008      	b.n	800925e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800924c:	f7fb fa60 	bl	8004710 <HAL_GetTick>
 8009250:	4602      	mov	r2, r0
 8009252:	693b      	ldr	r3, [r7, #16]
 8009254:	1ad3      	subs	r3, r2, r3
 8009256:	2b64      	cmp	r3, #100	; 0x64
 8009258:	d901      	bls.n	800925e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800925a:	2303      	movs	r3, #3
 800925c:	e1f3      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800925e:	4b51      	ldr	r3, [pc, #324]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009266:	2b00      	cmp	r3, #0
 8009268:	d1f0      	bne.n	800924c <HAL_RCC_OscConfig+0xe8>
 800926a:	e000      	b.n	800926e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800926c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	f003 0302 	and.w	r3, r3, #2
 8009276:	2b00      	cmp	r3, #0
 8009278:	d063      	beq.n	8009342 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800927a:	4b4a      	ldr	r3, [pc, #296]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 800927c:	689b      	ldr	r3, [r3, #8]
 800927e:	f003 030c 	and.w	r3, r3, #12
 8009282:	2b00      	cmp	r3, #0
 8009284:	d00b      	beq.n	800929e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009286:	4b47      	ldr	r3, [pc, #284]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 8009288:	689b      	ldr	r3, [r3, #8]
 800928a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800928e:	2b08      	cmp	r3, #8
 8009290:	d11c      	bne.n	80092cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009292:	4b44      	ldr	r3, [pc, #272]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 8009294:	685b      	ldr	r3, [r3, #4]
 8009296:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800929a:	2b00      	cmp	r3, #0
 800929c:	d116      	bne.n	80092cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800929e:	4b41      	ldr	r3, [pc, #260]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f003 0302 	and.w	r3, r3, #2
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d005      	beq.n	80092b6 <HAL_RCC_OscConfig+0x152>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	68db      	ldr	r3, [r3, #12]
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d001      	beq.n	80092b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80092b2:	2301      	movs	r3, #1
 80092b4:	e1c7      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80092b6:	4b3b      	ldr	r3, [pc, #236]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	691b      	ldr	r3, [r3, #16]
 80092c2:	00db      	lsls	r3, r3, #3
 80092c4:	4937      	ldr	r1, [pc, #220]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80092c6:	4313      	orrs	r3, r2
 80092c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80092ca:	e03a      	b.n	8009342 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	68db      	ldr	r3, [r3, #12]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d020      	beq.n	8009316 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80092d4:	4b34      	ldr	r3, [pc, #208]	; (80093a8 <HAL_RCC_OscConfig+0x244>)
 80092d6:	2201      	movs	r2, #1
 80092d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092da:	f7fb fa19 	bl	8004710 <HAL_GetTick>
 80092de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092e0:	e008      	b.n	80092f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80092e2:	f7fb fa15 	bl	8004710 <HAL_GetTick>
 80092e6:	4602      	mov	r2, r0
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	1ad3      	subs	r3, r2, r3
 80092ec:	2b02      	cmp	r3, #2
 80092ee:	d901      	bls.n	80092f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80092f0:	2303      	movs	r3, #3
 80092f2:	e1a8      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092f4:	4b2b      	ldr	r3, [pc, #172]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f003 0302 	and.w	r3, r3, #2
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d0f0      	beq.n	80092e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009300:	4b28      	ldr	r3, [pc, #160]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	691b      	ldr	r3, [r3, #16]
 800930c:	00db      	lsls	r3, r3, #3
 800930e:	4925      	ldr	r1, [pc, #148]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 8009310:	4313      	orrs	r3, r2
 8009312:	600b      	str	r3, [r1, #0]
 8009314:	e015      	b.n	8009342 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009316:	4b24      	ldr	r3, [pc, #144]	; (80093a8 <HAL_RCC_OscConfig+0x244>)
 8009318:	2200      	movs	r2, #0
 800931a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800931c:	f7fb f9f8 	bl	8004710 <HAL_GetTick>
 8009320:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009322:	e008      	b.n	8009336 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009324:	f7fb f9f4 	bl	8004710 <HAL_GetTick>
 8009328:	4602      	mov	r2, r0
 800932a:	693b      	ldr	r3, [r7, #16]
 800932c:	1ad3      	subs	r3, r2, r3
 800932e:	2b02      	cmp	r3, #2
 8009330:	d901      	bls.n	8009336 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009332:	2303      	movs	r3, #3
 8009334:	e187      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009336:	4b1b      	ldr	r3, [pc, #108]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f003 0302 	and.w	r3, r3, #2
 800933e:	2b00      	cmp	r3, #0
 8009340:	d1f0      	bne.n	8009324 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f003 0308 	and.w	r3, r3, #8
 800934a:	2b00      	cmp	r3, #0
 800934c:	d036      	beq.n	80093bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	695b      	ldr	r3, [r3, #20]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d016      	beq.n	8009384 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009356:	4b15      	ldr	r3, [pc, #84]	; (80093ac <HAL_RCC_OscConfig+0x248>)
 8009358:	2201      	movs	r2, #1
 800935a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800935c:	f7fb f9d8 	bl	8004710 <HAL_GetTick>
 8009360:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009362:	e008      	b.n	8009376 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009364:	f7fb f9d4 	bl	8004710 <HAL_GetTick>
 8009368:	4602      	mov	r2, r0
 800936a:	693b      	ldr	r3, [r7, #16]
 800936c:	1ad3      	subs	r3, r2, r3
 800936e:	2b02      	cmp	r3, #2
 8009370:	d901      	bls.n	8009376 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009372:	2303      	movs	r3, #3
 8009374:	e167      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009376:	4b0b      	ldr	r3, [pc, #44]	; (80093a4 <HAL_RCC_OscConfig+0x240>)
 8009378:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800937a:	f003 0302 	and.w	r3, r3, #2
 800937e:	2b00      	cmp	r3, #0
 8009380:	d0f0      	beq.n	8009364 <HAL_RCC_OscConfig+0x200>
 8009382:	e01b      	b.n	80093bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009384:	4b09      	ldr	r3, [pc, #36]	; (80093ac <HAL_RCC_OscConfig+0x248>)
 8009386:	2200      	movs	r2, #0
 8009388:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800938a:	f7fb f9c1 	bl	8004710 <HAL_GetTick>
 800938e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009390:	e00e      	b.n	80093b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009392:	f7fb f9bd 	bl	8004710 <HAL_GetTick>
 8009396:	4602      	mov	r2, r0
 8009398:	693b      	ldr	r3, [r7, #16]
 800939a:	1ad3      	subs	r3, r2, r3
 800939c:	2b02      	cmp	r3, #2
 800939e:	d907      	bls.n	80093b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80093a0:	2303      	movs	r3, #3
 80093a2:	e150      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
 80093a4:	40023800 	.word	0x40023800
 80093a8:	42470000 	.word	0x42470000
 80093ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80093b0:	4b88      	ldr	r3, [pc, #544]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 80093b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80093b4:	f003 0302 	and.w	r3, r3, #2
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d1ea      	bne.n	8009392 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f003 0304 	and.w	r3, r3, #4
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	f000 8097 	beq.w	80094f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80093ca:	2300      	movs	r3, #0
 80093cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80093ce:	4b81      	ldr	r3, [pc, #516]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 80093d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10f      	bne.n	80093fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80093da:	2300      	movs	r3, #0
 80093dc:	60bb      	str	r3, [r7, #8]
 80093de:	4b7d      	ldr	r3, [pc, #500]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 80093e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093e2:	4a7c      	ldr	r2, [pc, #496]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 80093e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80093e8:	6413      	str	r3, [r2, #64]	; 0x40
 80093ea:	4b7a      	ldr	r3, [pc, #488]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 80093ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093f2:	60bb      	str	r3, [r7, #8]
 80093f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80093f6:	2301      	movs	r3, #1
 80093f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80093fa:	4b77      	ldr	r3, [pc, #476]	; (80095d8 <HAL_RCC_OscConfig+0x474>)
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009402:	2b00      	cmp	r3, #0
 8009404:	d118      	bne.n	8009438 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009406:	4b74      	ldr	r3, [pc, #464]	; (80095d8 <HAL_RCC_OscConfig+0x474>)
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	4a73      	ldr	r2, [pc, #460]	; (80095d8 <HAL_RCC_OscConfig+0x474>)
 800940c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009410:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009412:	f7fb f97d 	bl	8004710 <HAL_GetTick>
 8009416:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009418:	e008      	b.n	800942c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800941a:	f7fb f979 	bl	8004710 <HAL_GetTick>
 800941e:	4602      	mov	r2, r0
 8009420:	693b      	ldr	r3, [r7, #16]
 8009422:	1ad3      	subs	r3, r2, r3
 8009424:	2b02      	cmp	r3, #2
 8009426:	d901      	bls.n	800942c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009428:	2303      	movs	r3, #3
 800942a:	e10c      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800942c:	4b6a      	ldr	r3, [pc, #424]	; (80095d8 <HAL_RCC_OscConfig+0x474>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009434:	2b00      	cmp	r3, #0
 8009436:	d0f0      	beq.n	800941a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	2b01      	cmp	r3, #1
 800943e:	d106      	bne.n	800944e <HAL_RCC_OscConfig+0x2ea>
 8009440:	4b64      	ldr	r3, [pc, #400]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 8009442:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009444:	4a63      	ldr	r2, [pc, #396]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 8009446:	f043 0301 	orr.w	r3, r3, #1
 800944a:	6713      	str	r3, [r2, #112]	; 0x70
 800944c:	e01c      	b.n	8009488 <HAL_RCC_OscConfig+0x324>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	2b05      	cmp	r3, #5
 8009454:	d10c      	bne.n	8009470 <HAL_RCC_OscConfig+0x30c>
 8009456:	4b5f      	ldr	r3, [pc, #380]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 8009458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800945a:	4a5e      	ldr	r2, [pc, #376]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 800945c:	f043 0304 	orr.w	r3, r3, #4
 8009460:	6713      	str	r3, [r2, #112]	; 0x70
 8009462:	4b5c      	ldr	r3, [pc, #368]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 8009464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009466:	4a5b      	ldr	r2, [pc, #364]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 8009468:	f043 0301 	orr.w	r3, r3, #1
 800946c:	6713      	str	r3, [r2, #112]	; 0x70
 800946e:	e00b      	b.n	8009488 <HAL_RCC_OscConfig+0x324>
 8009470:	4b58      	ldr	r3, [pc, #352]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 8009472:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009474:	4a57      	ldr	r2, [pc, #348]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 8009476:	f023 0301 	bic.w	r3, r3, #1
 800947a:	6713      	str	r3, [r2, #112]	; 0x70
 800947c:	4b55      	ldr	r3, [pc, #340]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 800947e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009480:	4a54      	ldr	r2, [pc, #336]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 8009482:	f023 0304 	bic.w	r3, r3, #4
 8009486:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	689b      	ldr	r3, [r3, #8]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d015      	beq.n	80094bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009490:	f7fb f93e 	bl	8004710 <HAL_GetTick>
 8009494:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009496:	e00a      	b.n	80094ae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009498:	f7fb f93a 	bl	8004710 <HAL_GetTick>
 800949c:	4602      	mov	r2, r0
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	1ad3      	subs	r3, r2, r3
 80094a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d901      	bls.n	80094ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80094aa:	2303      	movs	r3, #3
 80094ac:	e0cb      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094ae:	4b49      	ldr	r3, [pc, #292]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 80094b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094b2:	f003 0302 	and.w	r3, r3, #2
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d0ee      	beq.n	8009498 <HAL_RCC_OscConfig+0x334>
 80094ba:	e014      	b.n	80094e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80094bc:	f7fb f928 	bl	8004710 <HAL_GetTick>
 80094c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80094c2:	e00a      	b.n	80094da <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80094c4:	f7fb f924 	bl	8004710 <HAL_GetTick>
 80094c8:	4602      	mov	r2, r0
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	1ad3      	subs	r3, r2, r3
 80094ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d901      	bls.n	80094da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80094d6:	2303      	movs	r3, #3
 80094d8:	e0b5      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80094da:	4b3e      	ldr	r3, [pc, #248]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 80094dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094de:	f003 0302 	and.w	r3, r3, #2
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d1ee      	bne.n	80094c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80094e6:	7dfb      	ldrb	r3, [r7, #23]
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d105      	bne.n	80094f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80094ec:	4b39      	ldr	r3, [pc, #228]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 80094ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094f0:	4a38      	ldr	r2, [pc, #224]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 80094f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80094f6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	699b      	ldr	r3, [r3, #24]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	f000 80a1 	beq.w	8009644 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009502:	4b34      	ldr	r3, [pc, #208]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 8009504:	689b      	ldr	r3, [r3, #8]
 8009506:	f003 030c 	and.w	r3, r3, #12
 800950a:	2b08      	cmp	r3, #8
 800950c:	d05c      	beq.n	80095c8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	699b      	ldr	r3, [r3, #24]
 8009512:	2b02      	cmp	r3, #2
 8009514:	d141      	bne.n	800959a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009516:	4b31      	ldr	r3, [pc, #196]	; (80095dc <HAL_RCC_OscConfig+0x478>)
 8009518:	2200      	movs	r2, #0
 800951a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800951c:	f7fb f8f8 	bl	8004710 <HAL_GetTick>
 8009520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009522:	e008      	b.n	8009536 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009524:	f7fb f8f4 	bl	8004710 <HAL_GetTick>
 8009528:	4602      	mov	r2, r0
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	1ad3      	subs	r3, r2, r3
 800952e:	2b02      	cmp	r3, #2
 8009530:	d901      	bls.n	8009536 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009532:	2303      	movs	r3, #3
 8009534:	e087      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009536:	4b27      	ldr	r3, [pc, #156]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800953e:	2b00      	cmp	r3, #0
 8009540:	d1f0      	bne.n	8009524 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	69da      	ldr	r2, [r3, #28]
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6a1b      	ldr	r3, [r3, #32]
 800954a:	431a      	orrs	r2, r3
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009550:	019b      	lsls	r3, r3, #6
 8009552:	431a      	orrs	r2, r3
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009558:	085b      	lsrs	r3, r3, #1
 800955a:	3b01      	subs	r3, #1
 800955c:	041b      	lsls	r3, r3, #16
 800955e:	431a      	orrs	r2, r3
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009564:	061b      	lsls	r3, r3, #24
 8009566:	491b      	ldr	r1, [pc, #108]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 8009568:	4313      	orrs	r3, r2
 800956a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800956c:	4b1b      	ldr	r3, [pc, #108]	; (80095dc <HAL_RCC_OscConfig+0x478>)
 800956e:	2201      	movs	r2, #1
 8009570:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009572:	f7fb f8cd 	bl	8004710 <HAL_GetTick>
 8009576:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009578:	e008      	b.n	800958c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800957a:	f7fb f8c9 	bl	8004710 <HAL_GetTick>
 800957e:	4602      	mov	r2, r0
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	1ad3      	subs	r3, r2, r3
 8009584:	2b02      	cmp	r3, #2
 8009586:	d901      	bls.n	800958c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8009588:	2303      	movs	r3, #3
 800958a:	e05c      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800958c:	4b11      	ldr	r3, [pc, #68]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009594:	2b00      	cmp	r3, #0
 8009596:	d0f0      	beq.n	800957a <HAL_RCC_OscConfig+0x416>
 8009598:	e054      	b.n	8009644 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800959a:	4b10      	ldr	r3, [pc, #64]	; (80095dc <HAL_RCC_OscConfig+0x478>)
 800959c:	2200      	movs	r2, #0
 800959e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095a0:	f7fb f8b6 	bl	8004710 <HAL_GetTick>
 80095a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095a6:	e008      	b.n	80095ba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80095a8:	f7fb f8b2 	bl	8004710 <HAL_GetTick>
 80095ac:	4602      	mov	r2, r0
 80095ae:	693b      	ldr	r3, [r7, #16]
 80095b0:	1ad3      	subs	r3, r2, r3
 80095b2:	2b02      	cmp	r3, #2
 80095b4:	d901      	bls.n	80095ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80095b6:	2303      	movs	r3, #3
 80095b8:	e045      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095ba:	4b06      	ldr	r3, [pc, #24]	; (80095d4 <HAL_RCC_OscConfig+0x470>)
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d1f0      	bne.n	80095a8 <HAL_RCC_OscConfig+0x444>
 80095c6:	e03d      	b.n	8009644 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	699b      	ldr	r3, [r3, #24]
 80095cc:	2b01      	cmp	r3, #1
 80095ce:	d107      	bne.n	80095e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80095d0:	2301      	movs	r3, #1
 80095d2:	e038      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
 80095d4:	40023800 	.word	0x40023800
 80095d8:	40007000 	.word	0x40007000
 80095dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80095e0:	4b1b      	ldr	r3, [pc, #108]	; (8009650 <HAL_RCC_OscConfig+0x4ec>)
 80095e2:	685b      	ldr	r3, [r3, #4]
 80095e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	699b      	ldr	r3, [r3, #24]
 80095ea:	2b01      	cmp	r3, #1
 80095ec:	d028      	beq.n	8009640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80095f8:	429a      	cmp	r2, r3
 80095fa:	d121      	bne.n	8009640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009606:	429a      	cmp	r2, r3
 8009608:	d11a      	bne.n	8009640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800960a:	68fa      	ldr	r2, [r7, #12]
 800960c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009610:	4013      	ands	r3, r2
 8009612:	687a      	ldr	r2, [r7, #4]
 8009614:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009616:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009618:	4293      	cmp	r3, r2
 800961a:	d111      	bne.n	8009640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009626:	085b      	lsrs	r3, r3, #1
 8009628:	3b01      	subs	r3, #1
 800962a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800962c:	429a      	cmp	r2, r3
 800962e:	d107      	bne.n	8009640 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800963a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800963c:	429a      	cmp	r2, r3
 800963e:	d001      	beq.n	8009644 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8009640:	2301      	movs	r3, #1
 8009642:	e000      	b.n	8009646 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8009644:	2300      	movs	r3, #0
}
 8009646:	4618      	mov	r0, r3
 8009648:	3718      	adds	r7, #24
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}
 800964e:	bf00      	nop
 8009650:	40023800 	.word	0x40023800

08009654 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d101      	bne.n	8009668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009664:	2301      	movs	r3, #1
 8009666:	e0cc      	b.n	8009802 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009668:	4b68      	ldr	r3, [pc, #416]	; (800980c <HAL_RCC_ClockConfig+0x1b8>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f003 030f 	and.w	r3, r3, #15
 8009670:	683a      	ldr	r2, [r7, #0]
 8009672:	429a      	cmp	r2, r3
 8009674:	d90c      	bls.n	8009690 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009676:	4b65      	ldr	r3, [pc, #404]	; (800980c <HAL_RCC_ClockConfig+0x1b8>)
 8009678:	683a      	ldr	r2, [r7, #0]
 800967a:	b2d2      	uxtb	r2, r2
 800967c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800967e:	4b63      	ldr	r3, [pc, #396]	; (800980c <HAL_RCC_ClockConfig+0x1b8>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f003 030f 	and.w	r3, r3, #15
 8009686:	683a      	ldr	r2, [r7, #0]
 8009688:	429a      	cmp	r2, r3
 800968a:	d001      	beq.n	8009690 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800968c:	2301      	movs	r3, #1
 800968e:	e0b8      	b.n	8009802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	f003 0302 	and.w	r3, r3, #2
 8009698:	2b00      	cmp	r3, #0
 800969a:	d020      	beq.n	80096de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f003 0304 	and.w	r3, r3, #4
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d005      	beq.n	80096b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80096a8:	4b59      	ldr	r3, [pc, #356]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80096aa:	689b      	ldr	r3, [r3, #8]
 80096ac:	4a58      	ldr	r2, [pc, #352]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80096ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80096b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f003 0308 	and.w	r3, r3, #8
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d005      	beq.n	80096cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80096c0:	4b53      	ldr	r3, [pc, #332]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80096c2:	689b      	ldr	r3, [r3, #8]
 80096c4:	4a52      	ldr	r2, [pc, #328]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80096c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80096ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80096cc:	4b50      	ldr	r3, [pc, #320]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80096ce:	689b      	ldr	r3, [r3, #8]
 80096d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	689b      	ldr	r3, [r3, #8]
 80096d8:	494d      	ldr	r1, [pc, #308]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80096da:	4313      	orrs	r3, r2
 80096dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	f003 0301 	and.w	r3, r3, #1
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d044      	beq.n	8009774 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	2b01      	cmp	r3, #1
 80096f0:	d107      	bne.n	8009702 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80096f2:	4b47      	ldr	r3, [pc, #284]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d119      	bne.n	8009732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	e07f      	b.n	8009802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	685b      	ldr	r3, [r3, #4]
 8009706:	2b02      	cmp	r3, #2
 8009708:	d003      	beq.n	8009712 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800970e:	2b03      	cmp	r3, #3
 8009710:	d107      	bne.n	8009722 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009712:	4b3f      	ldr	r3, [pc, #252]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800971a:	2b00      	cmp	r3, #0
 800971c:	d109      	bne.n	8009732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800971e:	2301      	movs	r3, #1
 8009720:	e06f      	b.n	8009802 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009722:	4b3b      	ldr	r3, [pc, #236]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f003 0302 	and.w	r3, r3, #2
 800972a:	2b00      	cmp	r3, #0
 800972c:	d101      	bne.n	8009732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800972e:	2301      	movs	r3, #1
 8009730:	e067      	b.n	8009802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009732:	4b37      	ldr	r3, [pc, #220]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	f023 0203 	bic.w	r2, r3, #3
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	4934      	ldr	r1, [pc, #208]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 8009740:	4313      	orrs	r3, r2
 8009742:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009744:	f7fa ffe4 	bl	8004710 <HAL_GetTick>
 8009748:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800974a:	e00a      	b.n	8009762 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800974c:	f7fa ffe0 	bl	8004710 <HAL_GetTick>
 8009750:	4602      	mov	r2, r0
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	1ad3      	subs	r3, r2, r3
 8009756:	f241 3288 	movw	r2, #5000	; 0x1388
 800975a:	4293      	cmp	r3, r2
 800975c:	d901      	bls.n	8009762 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800975e:	2303      	movs	r3, #3
 8009760:	e04f      	b.n	8009802 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009762:	4b2b      	ldr	r3, [pc, #172]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 8009764:	689b      	ldr	r3, [r3, #8]
 8009766:	f003 020c 	and.w	r2, r3, #12
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	429a      	cmp	r2, r3
 8009772:	d1eb      	bne.n	800974c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009774:	4b25      	ldr	r3, [pc, #148]	; (800980c <HAL_RCC_ClockConfig+0x1b8>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f003 030f 	and.w	r3, r3, #15
 800977c:	683a      	ldr	r2, [r7, #0]
 800977e:	429a      	cmp	r2, r3
 8009780:	d20c      	bcs.n	800979c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009782:	4b22      	ldr	r3, [pc, #136]	; (800980c <HAL_RCC_ClockConfig+0x1b8>)
 8009784:	683a      	ldr	r2, [r7, #0]
 8009786:	b2d2      	uxtb	r2, r2
 8009788:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800978a:	4b20      	ldr	r3, [pc, #128]	; (800980c <HAL_RCC_ClockConfig+0x1b8>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f003 030f 	and.w	r3, r3, #15
 8009792:	683a      	ldr	r2, [r7, #0]
 8009794:	429a      	cmp	r2, r3
 8009796:	d001      	beq.n	800979c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009798:	2301      	movs	r3, #1
 800979a:	e032      	b.n	8009802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f003 0304 	and.w	r3, r3, #4
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d008      	beq.n	80097ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80097a8:	4b19      	ldr	r3, [pc, #100]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80097aa:	689b      	ldr	r3, [r3, #8]
 80097ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	68db      	ldr	r3, [r3, #12]
 80097b4:	4916      	ldr	r1, [pc, #88]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80097b6:	4313      	orrs	r3, r2
 80097b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f003 0308 	and.w	r3, r3, #8
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d009      	beq.n	80097da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80097c6:	4b12      	ldr	r3, [pc, #72]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80097c8:	689b      	ldr	r3, [r3, #8]
 80097ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	691b      	ldr	r3, [r3, #16]
 80097d2:	00db      	lsls	r3, r3, #3
 80097d4:	490e      	ldr	r1, [pc, #56]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80097d6:	4313      	orrs	r3, r2
 80097d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80097da:	f000 f821 	bl	8009820 <HAL_RCC_GetSysClockFreq>
 80097de:	4602      	mov	r2, r0
 80097e0:	4b0b      	ldr	r3, [pc, #44]	; (8009810 <HAL_RCC_ClockConfig+0x1bc>)
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	091b      	lsrs	r3, r3, #4
 80097e6:	f003 030f 	and.w	r3, r3, #15
 80097ea:	490a      	ldr	r1, [pc, #40]	; (8009814 <HAL_RCC_ClockConfig+0x1c0>)
 80097ec:	5ccb      	ldrb	r3, [r1, r3]
 80097ee:	fa22 f303 	lsr.w	r3, r2, r3
 80097f2:	4a09      	ldr	r2, [pc, #36]	; (8009818 <HAL_RCC_ClockConfig+0x1c4>)
 80097f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80097f6:	4b09      	ldr	r3, [pc, #36]	; (800981c <HAL_RCC_ClockConfig+0x1c8>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4618      	mov	r0, r3
 80097fc:	f7fa ff44 	bl	8004688 <HAL_InitTick>

  return HAL_OK;
 8009800:	2300      	movs	r3, #0
}
 8009802:	4618      	mov	r0, r3
 8009804:	3710      	adds	r7, #16
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	40023c00 	.word	0x40023c00
 8009810:	40023800 	.word	0x40023800
 8009814:	08015074 	.word	0x08015074
 8009818:	20000014 	.word	0x20000014
 800981c:	20000018 	.word	0x20000018

08009820 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009820:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009824:	b094      	sub	sp, #80	; 0x50
 8009826:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009828:	2300      	movs	r3, #0
 800982a:	647b      	str	r3, [r7, #68]	; 0x44
 800982c:	2300      	movs	r3, #0
 800982e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009830:	2300      	movs	r3, #0
 8009832:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8009834:	2300      	movs	r3, #0
 8009836:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009838:	4b79      	ldr	r3, [pc, #484]	; (8009a20 <HAL_RCC_GetSysClockFreq+0x200>)
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	f003 030c 	and.w	r3, r3, #12
 8009840:	2b08      	cmp	r3, #8
 8009842:	d00d      	beq.n	8009860 <HAL_RCC_GetSysClockFreq+0x40>
 8009844:	2b08      	cmp	r3, #8
 8009846:	f200 80e1 	bhi.w	8009a0c <HAL_RCC_GetSysClockFreq+0x1ec>
 800984a:	2b00      	cmp	r3, #0
 800984c:	d002      	beq.n	8009854 <HAL_RCC_GetSysClockFreq+0x34>
 800984e:	2b04      	cmp	r3, #4
 8009850:	d003      	beq.n	800985a <HAL_RCC_GetSysClockFreq+0x3a>
 8009852:	e0db      	b.n	8009a0c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009854:	4b73      	ldr	r3, [pc, #460]	; (8009a24 <HAL_RCC_GetSysClockFreq+0x204>)
 8009856:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8009858:	e0db      	b.n	8009a12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800985a:	4b73      	ldr	r3, [pc, #460]	; (8009a28 <HAL_RCC_GetSysClockFreq+0x208>)
 800985c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800985e:	e0d8      	b.n	8009a12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009860:	4b6f      	ldr	r3, [pc, #444]	; (8009a20 <HAL_RCC_GetSysClockFreq+0x200>)
 8009862:	685b      	ldr	r3, [r3, #4]
 8009864:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009868:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800986a:	4b6d      	ldr	r3, [pc, #436]	; (8009a20 <HAL_RCC_GetSysClockFreq+0x200>)
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009872:	2b00      	cmp	r3, #0
 8009874:	d063      	beq.n	800993e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009876:	4b6a      	ldr	r3, [pc, #424]	; (8009a20 <HAL_RCC_GetSysClockFreq+0x200>)
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	099b      	lsrs	r3, r3, #6
 800987c:	2200      	movs	r2, #0
 800987e:	63bb      	str	r3, [r7, #56]	; 0x38
 8009880:	63fa      	str	r2, [r7, #60]	; 0x3c
 8009882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009884:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009888:	633b      	str	r3, [r7, #48]	; 0x30
 800988a:	2300      	movs	r3, #0
 800988c:	637b      	str	r3, [r7, #52]	; 0x34
 800988e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8009892:	4622      	mov	r2, r4
 8009894:	462b      	mov	r3, r5
 8009896:	f04f 0000 	mov.w	r0, #0
 800989a:	f04f 0100 	mov.w	r1, #0
 800989e:	0159      	lsls	r1, r3, #5
 80098a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80098a4:	0150      	lsls	r0, r2, #5
 80098a6:	4602      	mov	r2, r0
 80098a8:	460b      	mov	r3, r1
 80098aa:	4621      	mov	r1, r4
 80098ac:	1a51      	subs	r1, r2, r1
 80098ae:	6139      	str	r1, [r7, #16]
 80098b0:	4629      	mov	r1, r5
 80098b2:	eb63 0301 	sbc.w	r3, r3, r1
 80098b6:	617b      	str	r3, [r7, #20]
 80098b8:	f04f 0200 	mov.w	r2, #0
 80098bc:	f04f 0300 	mov.w	r3, #0
 80098c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80098c4:	4659      	mov	r1, fp
 80098c6:	018b      	lsls	r3, r1, #6
 80098c8:	4651      	mov	r1, sl
 80098ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80098ce:	4651      	mov	r1, sl
 80098d0:	018a      	lsls	r2, r1, #6
 80098d2:	4651      	mov	r1, sl
 80098d4:	ebb2 0801 	subs.w	r8, r2, r1
 80098d8:	4659      	mov	r1, fp
 80098da:	eb63 0901 	sbc.w	r9, r3, r1
 80098de:	f04f 0200 	mov.w	r2, #0
 80098e2:	f04f 0300 	mov.w	r3, #0
 80098e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80098ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80098ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80098f2:	4690      	mov	r8, r2
 80098f4:	4699      	mov	r9, r3
 80098f6:	4623      	mov	r3, r4
 80098f8:	eb18 0303 	adds.w	r3, r8, r3
 80098fc:	60bb      	str	r3, [r7, #8]
 80098fe:	462b      	mov	r3, r5
 8009900:	eb49 0303 	adc.w	r3, r9, r3
 8009904:	60fb      	str	r3, [r7, #12]
 8009906:	f04f 0200 	mov.w	r2, #0
 800990a:	f04f 0300 	mov.w	r3, #0
 800990e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8009912:	4629      	mov	r1, r5
 8009914:	024b      	lsls	r3, r1, #9
 8009916:	4621      	mov	r1, r4
 8009918:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800991c:	4621      	mov	r1, r4
 800991e:	024a      	lsls	r2, r1, #9
 8009920:	4610      	mov	r0, r2
 8009922:	4619      	mov	r1, r3
 8009924:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009926:	2200      	movs	r2, #0
 8009928:	62bb      	str	r3, [r7, #40]	; 0x28
 800992a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800992c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009930:	f7f7 f9ca 	bl	8000cc8 <__aeabi_uldivmod>
 8009934:	4602      	mov	r2, r0
 8009936:	460b      	mov	r3, r1
 8009938:	4613      	mov	r3, r2
 800993a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800993c:	e058      	b.n	80099f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800993e:	4b38      	ldr	r3, [pc, #224]	; (8009a20 <HAL_RCC_GetSysClockFreq+0x200>)
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	099b      	lsrs	r3, r3, #6
 8009944:	2200      	movs	r2, #0
 8009946:	4618      	mov	r0, r3
 8009948:	4611      	mov	r1, r2
 800994a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800994e:	623b      	str	r3, [r7, #32]
 8009950:	2300      	movs	r3, #0
 8009952:	627b      	str	r3, [r7, #36]	; 0x24
 8009954:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8009958:	4642      	mov	r2, r8
 800995a:	464b      	mov	r3, r9
 800995c:	f04f 0000 	mov.w	r0, #0
 8009960:	f04f 0100 	mov.w	r1, #0
 8009964:	0159      	lsls	r1, r3, #5
 8009966:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800996a:	0150      	lsls	r0, r2, #5
 800996c:	4602      	mov	r2, r0
 800996e:	460b      	mov	r3, r1
 8009970:	4641      	mov	r1, r8
 8009972:	ebb2 0a01 	subs.w	sl, r2, r1
 8009976:	4649      	mov	r1, r9
 8009978:	eb63 0b01 	sbc.w	fp, r3, r1
 800997c:	f04f 0200 	mov.w	r2, #0
 8009980:	f04f 0300 	mov.w	r3, #0
 8009984:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8009988:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800998c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8009990:	ebb2 040a 	subs.w	r4, r2, sl
 8009994:	eb63 050b 	sbc.w	r5, r3, fp
 8009998:	f04f 0200 	mov.w	r2, #0
 800999c:	f04f 0300 	mov.w	r3, #0
 80099a0:	00eb      	lsls	r3, r5, #3
 80099a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80099a6:	00e2      	lsls	r2, r4, #3
 80099a8:	4614      	mov	r4, r2
 80099aa:	461d      	mov	r5, r3
 80099ac:	4643      	mov	r3, r8
 80099ae:	18e3      	adds	r3, r4, r3
 80099b0:	603b      	str	r3, [r7, #0]
 80099b2:	464b      	mov	r3, r9
 80099b4:	eb45 0303 	adc.w	r3, r5, r3
 80099b8:	607b      	str	r3, [r7, #4]
 80099ba:	f04f 0200 	mov.w	r2, #0
 80099be:	f04f 0300 	mov.w	r3, #0
 80099c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80099c6:	4629      	mov	r1, r5
 80099c8:	028b      	lsls	r3, r1, #10
 80099ca:	4621      	mov	r1, r4
 80099cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80099d0:	4621      	mov	r1, r4
 80099d2:	028a      	lsls	r2, r1, #10
 80099d4:	4610      	mov	r0, r2
 80099d6:	4619      	mov	r1, r3
 80099d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80099da:	2200      	movs	r2, #0
 80099dc:	61bb      	str	r3, [r7, #24]
 80099de:	61fa      	str	r2, [r7, #28]
 80099e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80099e4:	f7f7 f970 	bl	8000cc8 <__aeabi_uldivmod>
 80099e8:	4602      	mov	r2, r0
 80099ea:	460b      	mov	r3, r1
 80099ec:	4613      	mov	r3, r2
 80099ee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80099f0:	4b0b      	ldr	r3, [pc, #44]	; (8009a20 <HAL_RCC_GetSysClockFreq+0x200>)
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	0c1b      	lsrs	r3, r3, #16
 80099f6:	f003 0303 	and.w	r3, r3, #3
 80099fa:	3301      	adds	r3, #1
 80099fc:	005b      	lsls	r3, r3, #1
 80099fe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8009a00:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009a02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a04:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a08:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009a0a:	e002      	b.n	8009a12 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009a0c:	4b05      	ldr	r3, [pc, #20]	; (8009a24 <HAL_RCC_GetSysClockFreq+0x204>)
 8009a0e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009a10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009a12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8009a14:	4618      	mov	r0, r3
 8009a16:	3750      	adds	r7, #80	; 0x50
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009a1e:	bf00      	nop
 8009a20:	40023800 	.word	0x40023800
 8009a24:	00f42400 	.word	0x00f42400
 8009a28:	007a1200 	.word	0x007a1200

08009a2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009a30:	4b03      	ldr	r3, [pc, #12]	; (8009a40 <HAL_RCC_GetHCLKFreq+0x14>)
 8009a32:	681b      	ldr	r3, [r3, #0]
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	46bd      	mov	sp, r7
 8009a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	20000014 	.word	0x20000014

08009a44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009a48:	f7ff fff0 	bl	8009a2c <HAL_RCC_GetHCLKFreq>
 8009a4c:	4602      	mov	r2, r0
 8009a4e:	4b05      	ldr	r3, [pc, #20]	; (8009a64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009a50:	689b      	ldr	r3, [r3, #8]
 8009a52:	0a9b      	lsrs	r3, r3, #10
 8009a54:	f003 0307 	and.w	r3, r3, #7
 8009a58:	4903      	ldr	r1, [pc, #12]	; (8009a68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009a5a:	5ccb      	ldrb	r3, [r1, r3]
 8009a5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	bd80      	pop	{r7, pc}
 8009a64:	40023800 	.word	0x40023800
 8009a68:	08015084 	.word	0x08015084

08009a6c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b082      	sub	sp, #8
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d101      	bne.n	8009a7e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	e07b      	b.n	8009b76 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d108      	bne.n	8009a98 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a8e:	d009      	beq.n	8009aa4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2200      	movs	r2, #0
 8009a94:	61da      	str	r2, [r3, #28]
 8009a96:	e005      	b.n	8009aa4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009ab0:	b2db      	uxtb	r3, r3
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d106      	bne.n	8009ac4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009abe:	6878      	ldr	r0, [r7, #4]
 8009ac0:	f7fa fad2 	bl	8004068 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2202      	movs	r2, #2
 8009ac8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	681a      	ldr	r2, [r3, #0]
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ada:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	689b      	ldr	r3, [r3, #8]
 8009ae8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009aec:	431a      	orrs	r2, r3
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	68db      	ldr	r3, [r3, #12]
 8009af2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009af6:	431a      	orrs	r2, r3
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	691b      	ldr	r3, [r3, #16]
 8009afc:	f003 0302 	and.w	r3, r3, #2
 8009b00:	431a      	orrs	r2, r3
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	695b      	ldr	r3, [r3, #20]
 8009b06:	f003 0301 	and.w	r3, r3, #1
 8009b0a:	431a      	orrs	r2, r3
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	699b      	ldr	r3, [r3, #24]
 8009b10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009b14:	431a      	orrs	r2, r3
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	69db      	ldr	r3, [r3, #28]
 8009b1a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009b1e:	431a      	orrs	r2, r3
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	6a1b      	ldr	r3, [r3, #32]
 8009b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b28:	ea42 0103 	orr.w	r1, r2, r3
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b30:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	430a      	orrs	r2, r1
 8009b3a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	699b      	ldr	r3, [r3, #24]
 8009b40:	0c1b      	lsrs	r3, r3, #16
 8009b42:	f003 0104 	and.w	r1, r3, #4
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b4a:	f003 0210 	and.w	r2, r3, #16
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	430a      	orrs	r2, r1
 8009b54:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	69da      	ldr	r2, [r3, #28]
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009b64:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	2200      	movs	r2, #0
 8009b6a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2201      	movs	r2, #1
 8009b70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009b74:	2300      	movs	r3, #0
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3708      	adds	r7, #8
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}

08009b7e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b7e:	b580      	push	{r7, lr}
 8009b80:	b088      	sub	sp, #32
 8009b82:	af00      	add	r7, sp, #0
 8009b84:	60f8      	str	r0, [r7, #12]
 8009b86:	60b9      	str	r1, [r7, #8]
 8009b88:	603b      	str	r3, [r7, #0]
 8009b8a:	4613      	mov	r3, r2
 8009b8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	d101      	bne.n	8009ba0 <HAL_SPI_Transmit+0x22>
 8009b9c:	2302      	movs	r3, #2
 8009b9e:	e126      	b.n	8009dee <HAL_SPI_Transmit+0x270>
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009ba8:	f7fa fdb2 	bl	8004710 <HAL_GetTick>
 8009bac:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009bae:	88fb      	ldrh	r3, [r7, #6]
 8009bb0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	2b01      	cmp	r3, #1
 8009bbc:	d002      	beq.n	8009bc4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009bbe:	2302      	movs	r3, #2
 8009bc0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009bc2:	e10b      	b.n	8009ddc <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d002      	beq.n	8009bd0 <HAL_SPI_Transmit+0x52>
 8009bca:	88fb      	ldrh	r3, [r7, #6]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d102      	bne.n	8009bd6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009bd0:	2301      	movs	r3, #1
 8009bd2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009bd4:	e102      	b.n	8009ddc <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	2203      	movs	r2, #3
 8009bda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	2200      	movs	r2, #0
 8009be2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	68ba      	ldr	r2, [r7, #8]
 8009be8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	88fa      	ldrh	r2, [r7, #6]
 8009bee:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	88fa      	ldrh	r2, [r7, #6]
 8009bf4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	2200      	movs	r2, #0
 8009c06:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	2200      	movs	r2, #0
 8009c12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	689b      	ldr	r3, [r3, #8]
 8009c18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009c1c:	d10f      	bne.n	8009c3e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	681a      	ldr	r2, [r3, #0]
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c2c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	681a      	ldr	r2, [r3, #0]
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009c3c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c48:	2b40      	cmp	r3, #64	; 0x40
 8009c4a:	d007      	beq.n	8009c5c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	681a      	ldr	r2, [r3, #0]
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009c5a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	68db      	ldr	r3, [r3, #12]
 8009c60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c64:	d14b      	bne.n	8009cfe <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d002      	beq.n	8009c74 <HAL_SPI_Transmit+0xf6>
 8009c6e:	8afb      	ldrh	r3, [r7, #22]
 8009c70:	2b01      	cmp	r3, #1
 8009c72:	d13e      	bne.n	8009cf2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c78:	881a      	ldrh	r2, [r3, #0]
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c84:	1c9a      	adds	r2, r3, #2
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009c8e:	b29b      	uxth	r3, r3
 8009c90:	3b01      	subs	r3, #1
 8009c92:	b29a      	uxth	r2, r3
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009c98:	e02b      	b.n	8009cf2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	689b      	ldr	r3, [r3, #8]
 8009ca0:	f003 0302 	and.w	r3, r3, #2
 8009ca4:	2b02      	cmp	r3, #2
 8009ca6:	d112      	bne.n	8009cce <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cac:	881a      	ldrh	r2, [r3, #0]
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cb8:	1c9a      	adds	r2, r3, #2
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009cc2:	b29b      	uxth	r3, r3
 8009cc4:	3b01      	subs	r3, #1
 8009cc6:	b29a      	uxth	r2, r3
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	86da      	strh	r2, [r3, #54]	; 0x36
 8009ccc:	e011      	b.n	8009cf2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009cce:	f7fa fd1f 	bl	8004710 <HAL_GetTick>
 8009cd2:	4602      	mov	r2, r0
 8009cd4:	69bb      	ldr	r3, [r7, #24]
 8009cd6:	1ad3      	subs	r3, r2, r3
 8009cd8:	683a      	ldr	r2, [r7, #0]
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	d803      	bhi.n	8009ce6 <HAL_SPI_Transmit+0x168>
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ce4:	d102      	bne.n	8009cec <HAL_SPI_Transmit+0x16e>
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d102      	bne.n	8009cf2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8009cec:	2303      	movs	r3, #3
 8009cee:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009cf0:	e074      	b.n	8009ddc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009cf6:	b29b      	uxth	r3, r3
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d1ce      	bne.n	8009c9a <HAL_SPI_Transmit+0x11c>
 8009cfc:	e04c      	b.n	8009d98 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	685b      	ldr	r3, [r3, #4]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d002      	beq.n	8009d0c <HAL_SPI_Transmit+0x18e>
 8009d06:	8afb      	ldrh	r3, [r7, #22]
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d140      	bne.n	8009d8e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	330c      	adds	r3, #12
 8009d16:	7812      	ldrb	r2, [r2, #0]
 8009d18:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d1e:	1c5a      	adds	r2, r3, #1
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d28:	b29b      	uxth	r3, r3
 8009d2a:	3b01      	subs	r3, #1
 8009d2c:	b29a      	uxth	r2, r3
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009d32:	e02c      	b.n	8009d8e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	689b      	ldr	r3, [r3, #8]
 8009d3a:	f003 0302 	and.w	r3, r3, #2
 8009d3e:	2b02      	cmp	r3, #2
 8009d40:	d113      	bne.n	8009d6a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	330c      	adds	r3, #12
 8009d4c:	7812      	ldrb	r2, [r2, #0]
 8009d4e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d54:	1c5a      	adds	r2, r3, #1
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d5e:	b29b      	uxth	r3, r3
 8009d60:	3b01      	subs	r3, #1
 8009d62:	b29a      	uxth	r2, r3
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	86da      	strh	r2, [r3, #54]	; 0x36
 8009d68:	e011      	b.n	8009d8e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009d6a:	f7fa fcd1 	bl	8004710 <HAL_GetTick>
 8009d6e:	4602      	mov	r2, r0
 8009d70:	69bb      	ldr	r3, [r7, #24]
 8009d72:	1ad3      	subs	r3, r2, r3
 8009d74:	683a      	ldr	r2, [r7, #0]
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d803      	bhi.n	8009d82 <HAL_SPI_Transmit+0x204>
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d80:	d102      	bne.n	8009d88 <HAL_SPI_Transmit+0x20a>
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d102      	bne.n	8009d8e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8009d88:	2303      	movs	r3, #3
 8009d8a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009d8c:	e026      	b.n	8009ddc <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009d92:	b29b      	uxth	r3, r3
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d1cd      	bne.n	8009d34 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009d98:	69ba      	ldr	r2, [r7, #24]
 8009d9a:	6839      	ldr	r1, [r7, #0]
 8009d9c:	68f8      	ldr	r0, [r7, #12]
 8009d9e:	f000 fb73 	bl	800a488 <SPI_EndRxTxTransaction>
 8009da2:	4603      	mov	r3, r0
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d002      	beq.n	8009dae <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	2220      	movs	r2, #32
 8009dac:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	689b      	ldr	r3, [r3, #8]
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d10a      	bne.n	8009dcc <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009db6:	2300      	movs	r3, #0
 8009db8:	613b      	str	r3, [r7, #16]
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	68db      	ldr	r3, [r3, #12]
 8009dc0:	613b      	str	r3, [r7, #16]
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	689b      	ldr	r3, [r3, #8]
 8009dc8:	613b      	str	r3, [r7, #16]
 8009dca:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d002      	beq.n	8009dda <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	77fb      	strb	r3, [r7, #31]
 8009dd8:	e000      	b.n	8009ddc <HAL_SPI_Transmit+0x25e>
  }

error:
 8009dda:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	2201      	movs	r2, #1
 8009de0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2200      	movs	r2, #0
 8009de8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009dec:	7ffb      	ldrb	r3, [r7, #31]
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	3720      	adds	r7, #32
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}

08009df6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009df6:	b580      	push	{r7, lr}
 8009df8:	b08c      	sub	sp, #48	; 0x30
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	60f8      	str	r0, [r7, #12]
 8009dfe:	60b9      	str	r1, [r7, #8]
 8009e00:	607a      	str	r2, [r7, #4]
 8009e02:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009e04:	2301      	movs	r3, #1
 8009e06:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009e08:	2300      	movs	r3, #0
 8009e0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009e14:	2b01      	cmp	r3, #1
 8009e16:	d101      	bne.n	8009e1c <HAL_SPI_TransmitReceive+0x26>
 8009e18:	2302      	movs	r3, #2
 8009e1a:	e18a      	b.n	800a132 <HAL_SPI_TransmitReceive+0x33c>
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2201      	movs	r2, #1
 8009e20:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009e24:	f7fa fc74 	bl	8004710 <HAL_GetTick>
 8009e28:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	685b      	ldr	r3, [r3, #4]
 8009e38:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009e3a:	887b      	ldrh	r3, [r7, #2]
 8009e3c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009e3e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d00f      	beq.n	8009e66 <HAL_SPI_TransmitReceive+0x70>
 8009e46:	69fb      	ldr	r3, [r7, #28]
 8009e48:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009e4c:	d107      	bne.n	8009e5e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	689b      	ldr	r3, [r3, #8]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d103      	bne.n	8009e5e <HAL_SPI_TransmitReceive+0x68>
 8009e56:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009e5a:	2b04      	cmp	r3, #4
 8009e5c:	d003      	beq.n	8009e66 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009e5e:	2302      	movs	r3, #2
 8009e60:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009e64:	e15b      	b.n	800a11e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009e66:	68bb      	ldr	r3, [r7, #8]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d005      	beq.n	8009e78 <HAL_SPI_TransmitReceive+0x82>
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d002      	beq.n	8009e78 <HAL_SPI_TransmitReceive+0x82>
 8009e72:	887b      	ldrh	r3, [r7, #2]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d103      	bne.n	8009e80 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009e78:	2301      	movs	r3, #1
 8009e7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009e7e:	e14e      	b.n	800a11e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009e86:	b2db      	uxtb	r3, r3
 8009e88:	2b04      	cmp	r3, #4
 8009e8a:	d003      	beq.n	8009e94 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2205      	movs	r2, #5
 8009e90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2200      	movs	r2, #0
 8009e98:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	687a      	ldr	r2, [r7, #4]
 8009e9e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	887a      	ldrh	r2, [r7, #2]
 8009ea4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	887a      	ldrh	r2, [r7, #2]
 8009eaa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	68ba      	ldr	r2, [r7, #8]
 8009eb0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	887a      	ldrh	r2, [r7, #2]
 8009eb6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	887a      	ldrh	r2, [r7, #2]
 8009ebc:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ed4:	2b40      	cmp	r3, #64	; 0x40
 8009ed6:	d007      	beq.n	8009ee8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	681a      	ldr	r2, [r3, #0]
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009ee6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	68db      	ldr	r3, [r3, #12]
 8009eec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009ef0:	d178      	bne.n	8009fe4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	685b      	ldr	r3, [r3, #4]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d002      	beq.n	8009f00 <HAL_SPI_TransmitReceive+0x10a>
 8009efa:	8b7b      	ldrh	r3, [r7, #26]
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d166      	bne.n	8009fce <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f04:	881a      	ldrh	r2, [r3, #0]
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f10:	1c9a      	adds	r2, r3, #2
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f1a:	b29b      	uxth	r3, r3
 8009f1c:	3b01      	subs	r3, #1
 8009f1e:	b29a      	uxth	r2, r3
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009f24:	e053      	b.n	8009fce <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	f003 0302 	and.w	r3, r3, #2
 8009f30:	2b02      	cmp	r3, #2
 8009f32:	d11b      	bne.n	8009f6c <HAL_SPI_TransmitReceive+0x176>
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d016      	beq.n	8009f6c <HAL_SPI_TransmitReceive+0x176>
 8009f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f40:	2b01      	cmp	r3, #1
 8009f42:	d113      	bne.n	8009f6c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f48:	881a      	ldrh	r2, [r3, #0]
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f54:	1c9a      	adds	r2, r3, #2
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f5e:	b29b      	uxth	r3, r3
 8009f60:	3b01      	subs	r3, #1
 8009f62:	b29a      	uxth	r2, r3
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009f68:	2300      	movs	r3, #0
 8009f6a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	689b      	ldr	r3, [r3, #8]
 8009f72:	f003 0301 	and.w	r3, r3, #1
 8009f76:	2b01      	cmp	r3, #1
 8009f78:	d119      	bne.n	8009fae <HAL_SPI_TransmitReceive+0x1b8>
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f7e:	b29b      	uxth	r3, r3
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d014      	beq.n	8009fae <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	68da      	ldr	r2, [r3, #12]
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f8e:	b292      	uxth	r2, r2
 8009f90:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f96:	1c9a      	adds	r2, r3, #2
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009fa0:	b29b      	uxth	r3, r3
 8009fa2:	3b01      	subs	r3, #1
 8009fa4:	b29a      	uxth	r2, r3
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009faa:	2301      	movs	r3, #1
 8009fac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009fae:	f7fa fbaf 	bl	8004710 <HAL_GetTick>
 8009fb2:	4602      	mov	r2, r0
 8009fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb6:	1ad3      	subs	r3, r2, r3
 8009fb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009fba:	429a      	cmp	r2, r3
 8009fbc:	d807      	bhi.n	8009fce <HAL_SPI_TransmitReceive+0x1d8>
 8009fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fc4:	d003      	beq.n	8009fce <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009fc6:	2303      	movs	r3, #3
 8009fc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009fcc:	e0a7      	b.n	800a11e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009fd2:	b29b      	uxth	r3, r3
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d1a6      	bne.n	8009f26 <HAL_SPI_TransmitReceive+0x130>
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009fdc:	b29b      	uxth	r3, r3
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d1a1      	bne.n	8009f26 <HAL_SPI_TransmitReceive+0x130>
 8009fe2:	e07c      	b.n	800a0de <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	685b      	ldr	r3, [r3, #4]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d002      	beq.n	8009ff2 <HAL_SPI_TransmitReceive+0x1fc>
 8009fec:	8b7b      	ldrh	r3, [r7, #26]
 8009fee:	2b01      	cmp	r3, #1
 8009ff0:	d16b      	bne.n	800a0ca <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	330c      	adds	r3, #12
 8009ffc:	7812      	ldrb	r2, [r2, #0]
 8009ffe:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a004:	1c5a      	adds	r2, r3, #1
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a00e:	b29b      	uxth	r3, r3
 800a010:	3b01      	subs	r3, #1
 800a012:	b29a      	uxth	r2, r3
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a018:	e057      	b.n	800a0ca <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	689b      	ldr	r3, [r3, #8]
 800a020:	f003 0302 	and.w	r3, r3, #2
 800a024:	2b02      	cmp	r3, #2
 800a026:	d11c      	bne.n	800a062 <HAL_SPI_TransmitReceive+0x26c>
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a02c:	b29b      	uxth	r3, r3
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d017      	beq.n	800a062 <HAL_SPI_TransmitReceive+0x26c>
 800a032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a034:	2b01      	cmp	r3, #1
 800a036:	d114      	bne.n	800a062 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	330c      	adds	r3, #12
 800a042:	7812      	ldrb	r2, [r2, #0]
 800a044:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a04a:	1c5a      	adds	r2, r3, #1
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a054:	b29b      	uxth	r3, r3
 800a056:	3b01      	subs	r3, #1
 800a058:	b29a      	uxth	r2, r3
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a05e:	2300      	movs	r3, #0
 800a060:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	f003 0301 	and.w	r3, r3, #1
 800a06c:	2b01      	cmp	r3, #1
 800a06e:	d119      	bne.n	800a0a4 <HAL_SPI_TransmitReceive+0x2ae>
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a074:	b29b      	uxth	r3, r3
 800a076:	2b00      	cmp	r3, #0
 800a078:	d014      	beq.n	800a0a4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	68da      	ldr	r2, [r3, #12]
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a084:	b2d2      	uxtb	r2, r2
 800a086:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a08c:	1c5a      	adds	r2, r3, #1
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a096:	b29b      	uxth	r3, r3
 800a098:	3b01      	subs	r3, #1
 800a09a:	b29a      	uxth	r2, r3
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a0a0:	2301      	movs	r3, #1
 800a0a2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a0a4:	f7fa fb34 	bl	8004710 <HAL_GetTick>
 800a0a8:	4602      	mov	r2, r0
 800a0aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ac:	1ad3      	subs	r3, r2, r3
 800a0ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d803      	bhi.n	800a0bc <HAL_SPI_TransmitReceive+0x2c6>
 800a0b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0ba:	d102      	bne.n	800a0c2 <HAL_SPI_TransmitReceive+0x2cc>
 800a0bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d103      	bne.n	800a0ca <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800a0c2:	2303      	movs	r3, #3
 800a0c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800a0c8:	e029      	b.n	800a11e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a0ce:	b29b      	uxth	r3, r3
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d1a2      	bne.n	800a01a <HAL_SPI_TransmitReceive+0x224>
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a0d8:	b29b      	uxth	r3, r3
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d19d      	bne.n	800a01a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a0de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a0e2:	68f8      	ldr	r0, [r7, #12]
 800a0e4:	f000 f9d0 	bl	800a488 <SPI_EndRxTxTransaction>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d006      	beq.n	800a0fc <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	2220      	movs	r2, #32
 800a0f8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800a0fa:	e010      	b.n	800a11e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	689b      	ldr	r3, [r3, #8]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d10b      	bne.n	800a11c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a104:	2300      	movs	r3, #0
 800a106:	617b      	str	r3, [r7, #20]
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	68db      	ldr	r3, [r3, #12]
 800a10e:	617b      	str	r3, [r7, #20]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	689b      	ldr	r3, [r3, #8]
 800a116:	617b      	str	r3, [r7, #20]
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	e000      	b.n	800a11e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a11c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	2201      	movs	r2, #1
 800a122:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	2200      	movs	r2, #0
 800a12a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a12e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a132:	4618      	mov	r0, r3
 800a134:	3730      	adds	r7, #48	; 0x30
 800a136:	46bd      	mov	sp, r7
 800a138:	bd80      	pop	{r7, pc}
	...

0800a13c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b088      	sub	sp, #32
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	685b      	ldr	r3, [r3, #4]
 800a14a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	689b      	ldr	r3, [r3, #8]
 800a152:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	099b      	lsrs	r3, r3, #6
 800a158:	f003 0301 	and.w	r3, r3, #1
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d10f      	bne.n	800a180 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a160:	69bb      	ldr	r3, [r7, #24]
 800a162:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a166:	2b00      	cmp	r3, #0
 800a168:	d00a      	beq.n	800a180 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a16a:	69fb      	ldr	r3, [r7, #28]
 800a16c:	099b      	lsrs	r3, r3, #6
 800a16e:	f003 0301 	and.w	r3, r3, #1
 800a172:	2b00      	cmp	r3, #0
 800a174:	d004      	beq.n	800a180 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	4798      	blx	r3
    return;
 800a17e:	e0d7      	b.n	800a330 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a180:	69bb      	ldr	r3, [r7, #24]
 800a182:	085b      	lsrs	r3, r3, #1
 800a184:	f003 0301 	and.w	r3, r3, #1
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d00a      	beq.n	800a1a2 <HAL_SPI_IRQHandler+0x66>
 800a18c:	69fb      	ldr	r3, [r7, #28]
 800a18e:	09db      	lsrs	r3, r3, #7
 800a190:	f003 0301 	and.w	r3, r3, #1
 800a194:	2b00      	cmp	r3, #0
 800a196:	d004      	beq.n	800a1a2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	4798      	blx	r3
    return;
 800a1a0:	e0c6      	b.n	800a330 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a1a2:	69bb      	ldr	r3, [r7, #24]
 800a1a4:	095b      	lsrs	r3, r3, #5
 800a1a6:	f003 0301 	and.w	r3, r3, #1
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d10c      	bne.n	800a1c8 <HAL_SPI_IRQHandler+0x8c>
 800a1ae:	69bb      	ldr	r3, [r7, #24]
 800a1b0:	099b      	lsrs	r3, r3, #6
 800a1b2:	f003 0301 	and.w	r3, r3, #1
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d106      	bne.n	800a1c8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a1ba:	69bb      	ldr	r3, [r7, #24]
 800a1bc:	0a1b      	lsrs	r3, r3, #8
 800a1be:	f003 0301 	and.w	r3, r3, #1
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	f000 80b4 	beq.w	800a330 <HAL_SPI_IRQHandler+0x1f4>
 800a1c8:	69fb      	ldr	r3, [r7, #28]
 800a1ca:	095b      	lsrs	r3, r3, #5
 800a1cc:	f003 0301 	and.w	r3, r3, #1
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	f000 80ad 	beq.w	800a330 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a1d6:	69bb      	ldr	r3, [r7, #24]
 800a1d8:	099b      	lsrs	r3, r3, #6
 800a1da:	f003 0301 	and.w	r3, r3, #1
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d023      	beq.n	800a22a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a1e8:	b2db      	uxtb	r3, r3
 800a1ea:	2b03      	cmp	r3, #3
 800a1ec:	d011      	beq.n	800a212 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1f2:	f043 0204 	orr.w	r2, r3, #4
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	617b      	str	r3, [r7, #20]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	68db      	ldr	r3, [r3, #12]
 800a204:	617b      	str	r3, [r7, #20]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	689b      	ldr	r3, [r3, #8]
 800a20c:	617b      	str	r3, [r7, #20]
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	e00b      	b.n	800a22a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a212:	2300      	movs	r3, #0
 800a214:	613b      	str	r3, [r7, #16]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	68db      	ldr	r3, [r3, #12]
 800a21c:	613b      	str	r3, [r7, #16]
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	689b      	ldr	r3, [r3, #8]
 800a224:	613b      	str	r3, [r7, #16]
 800a226:	693b      	ldr	r3, [r7, #16]
        return;
 800a228:	e082      	b.n	800a330 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a22a:	69bb      	ldr	r3, [r7, #24]
 800a22c:	095b      	lsrs	r3, r3, #5
 800a22e:	f003 0301 	and.w	r3, r3, #1
 800a232:	2b00      	cmp	r3, #0
 800a234:	d014      	beq.n	800a260 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a23a:	f043 0201 	orr.w	r2, r3, #1
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a242:	2300      	movs	r3, #0
 800a244:	60fb      	str	r3, [r7, #12]
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	689b      	ldr	r3, [r3, #8]
 800a24c:	60fb      	str	r3, [r7, #12]
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	681a      	ldr	r2, [r3, #0]
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a25c:	601a      	str	r2, [r3, #0]
 800a25e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a260:	69bb      	ldr	r3, [r7, #24]
 800a262:	0a1b      	lsrs	r3, r3, #8
 800a264:	f003 0301 	and.w	r3, r3, #1
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d00c      	beq.n	800a286 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a270:	f043 0208 	orr.w	r2, r3, #8
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a278:	2300      	movs	r3, #0
 800a27a:	60bb      	str	r3, [r7, #8]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	689b      	ldr	r3, [r3, #8]
 800a282:	60bb      	str	r3, [r7, #8]
 800a284:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d04f      	beq.n	800a32e <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	685a      	ldr	r2, [r3, #4]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a29c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2201      	movs	r2, #1
 800a2a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a2a6:	69fb      	ldr	r3, [r7, #28]
 800a2a8:	f003 0302 	and.w	r3, r3, #2
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d104      	bne.n	800a2ba <HAL_SPI_IRQHandler+0x17e>
 800a2b0:	69fb      	ldr	r3, [r7, #28]
 800a2b2:	f003 0301 	and.w	r3, r3, #1
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d034      	beq.n	800a324 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	685a      	ldr	r2, [r3, #4]
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f022 0203 	bic.w	r2, r2, #3
 800a2c8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d011      	beq.n	800a2f6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2d6:	4a18      	ldr	r2, [pc, #96]	; (800a338 <HAL_SPI_IRQHandler+0x1fc>)
 800a2d8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f7fa fdc9 	bl	8004e76 <HAL_DMA_Abort_IT>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d005      	beq.n	800a2f6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a2ee:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d016      	beq.n	800a32c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a302:	4a0d      	ldr	r2, [pc, #52]	; (800a338 <HAL_SPI_IRQHandler+0x1fc>)
 800a304:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a30a:	4618      	mov	r0, r3
 800a30c:	f7fa fdb3 	bl	8004e76 <HAL_DMA_Abort_IT>
 800a310:	4603      	mov	r3, r0
 800a312:	2b00      	cmp	r3, #0
 800a314:	d00a      	beq.n	800a32c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a31a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800a322:	e003      	b.n	800a32c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f000 f809 	bl	800a33c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a32a:	e000      	b.n	800a32e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a32c:	bf00      	nop
    return;
 800a32e:	bf00      	nop
  }
}
 800a330:	3720      	adds	r7, #32
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}
 800a336:	bf00      	nop
 800a338:	0800a351 	.word	0x0800a351

0800a33c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b083      	sub	sp, #12
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a344:	bf00      	nop
 800a346:	370c      	adds	r7, #12
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr

0800a350 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a35c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	2200      	movs	r2, #0
 800a362:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2200      	movs	r2, #0
 800a368:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a36a:	68f8      	ldr	r0, [r7, #12]
 800a36c:	f7ff ffe6 	bl	800a33c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a370:	bf00      	nop
 800a372:	3710      	adds	r7, #16
 800a374:	46bd      	mov	sp, r7
 800a376:	bd80      	pop	{r7, pc}

0800a378 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b088      	sub	sp, #32
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	603b      	str	r3, [r7, #0]
 800a384:	4613      	mov	r3, r2
 800a386:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a388:	f7fa f9c2 	bl	8004710 <HAL_GetTick>
 800a38c:	4602      	mov	r2, r0
 800a38e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a390:	1a9b      	subs	r3, r3, r2
 800a392:	683a      	ldr	r2, [r7, #0]
 800a394:	4413      	add	r3, r2
 800a396:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a398:	f7fa f9ba 	bl	8004710 <HAL_GetTick>
 800a39c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a39e:	4b39      	ldr	r3, [pc, #228]	; (800a484 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	015b      	lsls	r3, r3, #5
 800a3a4:	0d1b      	lsrs	r3, r3, #20
 800a3a6:	69fa      	ldr	r2, [r7, #28]
 800a3a8:	fb02 f303 	mul.w	r3, r2, r3
 800a3ac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a3ae:	e054      	b.n	800a45a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b6:	d050      	beq.n	800a45a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a3b8:	f7fa f9aa 	bl	8004710 <HAL_GetTick>
 800a3bc:	4602      	mov	r2, r0
 800a3be:	69bb      	ldr	r3, [r7, #24]
 800a3c0:	1ad3      	subs	r3, r2, r3
 800a3c2:	69fa      	ldr	r2, [r7, #28]
 800a3c4:	429a      	cmp	r2, r3
 800a3c6:	d902      	bls.n	800a3ce <SPI_WaitFlagStateUntilTimeout+0x56>
 800a3c8:	69fb      	ldr	r3, [r7, #28]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d13d      	bne.n	800a44a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	685a      	ldr	r2, [r3, #4]
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a3dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a3e6:	d111      	bne.n	800a40c <SPI_WaitFlagStateUntilTimeout+0x94>
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	689b      	ldr	r3, [r3, #8]
 800a3ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3f0:	d004      	beq.n	800a3fc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	689b      	ldr	r3, [r3, #8]
 800a3f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3fa:	d107      	bne.n	800a40c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	681a      	ldr	r2, [r3, #0]
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a40a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a410:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a414:	d10f      	bne.n	800a436 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	681a      	ldr	r2, [r3, #0]
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a424:	601a      	str	r2, [r3, #0]
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a434:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	2201      	movs	r2, #1
 800a43a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2200      	movs	r2, #0
 800a442:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a446:	2303      	movs	r3, #3
 800a448:	e017      	b.n	800a47a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a44a:	697b      	ldr	r3, [r7, #20]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d101      	bne.n	800a454 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a450:	2300      	movs	r3, #0
 800a452:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	3b01      	subs	r3, #1
 800a458:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	689a      	ldr	r2, [r3, #8]
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	4013      	ands	r3, r2
 800a464:	68ba      	ldr	r2, [r7, #8]
 800a466:	429a      	cmp	r2, r3
 800a468:	bf0c      	ite	eq
 800a46a:	2301      	moveq	r3, #1
 800a46c:	2300      	movne	r3, #0
 800a46e:	b2db      	uxtb	r3, r3
 800a470:	461a      	mov	r2, r3
 800a472:	79fb      	ldrb	r3, [r7, #7]
 800a474:	429a      	cmp	r2, r3
 800a476:	d19b      	bne.n	800a3b0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a478:	2300      	movs	r3, #0
}
 800a47a:	4618      	mov	r0, r3
 800a47c:	3720      	adds	r7, #32
 800a47e:	46bd      	mov	sp, r7
 800a480:	bd80      	pop	{r7, pc}
 800a482:	bf00      	nop
 800a484:	20000014 	.word	0x20000014

0800a488 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b088      	sub	sp, #32
 800a48c:	af02      	add	r7, sp, #8
 800a48e:	60f8      	str	r0, [r7, #12]
 800a490:	60b9      	str	r1, [r7, #8]
 800a492:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a494:	4b1b      	ldr	r3, [pc, #108]	; (800a504 <SPI_EndRxTxTransaction+0x7c>)
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	4a1b      	ldr	r2, [pc, #108]	; (800a508 <SPI_EndRxTxTransaction+0x80>)
 800a49a:	fba2 2303 	umull	r2, r3, r2, r3
 800a49e:	0d5b      	lsrs	r3, r3, #21
 800a4a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a4a4:	fb02 f303 	mul.w	r3, r2, r3
 800a4a8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a4b2:	d112      	bne.n	800a4da <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	9300      	str	r3, [sp, #0]
 800a4b8:	68bb      	ldr	r3, [r7, #8]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	2180      	movs	r1, #128	; 0x80
 800a4be:	68f8      	ldr	r0, [r7, #12]
 800a4c0:	f7ff ff5a 	bl	800a378 <SPI_WaitFlagStateUntilTimeout>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d016      	beq.n	800a4f8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4ce:	f043 0220 	orr.w	r2, r3, #32
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a4d6:	2303      	movs	r3, #3
 800a4d8:	e00f      	b.n	800a4fa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a4da:	697b      	ldr	r3, [r7, #20]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00a      	beq.n	800a4f6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	3b01      	subs	r3, #1
 800a4e4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4f0:	2b80      	cmp	r3, #128	; 0x80
 800a4f2:	d0f2      	beq.n	800a4da <SPI_EndRxTxTransaction+0x52>
 800a4f4:	e000      	b.n	800a4f8 <SPI_EndRxTxTransaction+0x70>
        break;
 800a4f6:	bf00      	nop
  }

  return HAL_OK;
 800a4f8:	2300      	movs	r3, #0
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3718      	adds	r7, #24
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}
 800a502:	bf00      	nop
 800a504:	20000014 	.word	0x20000014
 800a508:	165e9f81 	.word	0x165e9f81

0800a50c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b082      	sub	sp, #8
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d101      	bne.n	800a51e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a51a:	2301      	movs	r3, #1
 800a51c:	e041      	b.n	800a5a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a524:	b2db      	uxtb	r3, r3
 800a526:	2b00      	cmp	r3, #0
 800a528:	d106      	bne.n	800a538 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	2200      	movs	r2, #0
 800a52e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a532:	6878      	ldr	r0, [r7, #4]
 800a534:	f7f9 fde8 	bl	8004108 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2202      	movs	r2, #2
 800a53c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	3304      	adds	r3, #4
 800a548:	4619      	mov	r1, r3
 800a54a:	4610      	mov	r0, r2
 800a54c:	f000 fa96 	bl	800aa7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	2201      	movs	r2, #1
 800a554:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	2201      	movs	r2, #1
 800a55c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	2201      	movs	r2, #1
 800a564:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2201      	movs	r2, #1
 800a56c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2201      	movs	r2, #1
 800a574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2201      	movs	r2, #1
 800a57c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2201      	movs	r2, #1
 800a584:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	2201      	movs	r2, #1
 800a58c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	2201      	movs	r2, #1
 800a594:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2201      	movs	r2, #1
 800a59c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a5a0:	2300      	movs	r3, #0
}
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	3708      	adds	r7, #8
 800a5a6:	46bd      	mov	sp, r7
 800a5a8:	bd80      	pop	{r7, pc}
	...

0800a5ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b085      	sub	sp, #20
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a5ba:	b2db      	uxtb	r3, r3
 800a5bc:	2b01      	cmp	r3, #1
 800a5be:	d001      	beq.n	800a5c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	e04e      	b.n	800a662 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	2202      	movs	r2, #2
 800a5c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	68da      	ldr	r2, [r3, #12]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f042 0201 	orr.w	r2, r2, #1
 800a5da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a23      	ldr	r2, [pc, #140]	; (800a670 <HAL_TIM_Base_Start_IT+0xc4>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d022      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5ee:	d01d      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a1f      	ldr	r2, [pc, #124]	; (800a674 <HAL_TIM_Base_Start_IT+0xc8>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d018      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	4a1e      	ldr	r2, [pc, #120]	; (800a678 <HAL_TIM_Base_Start_IT+0xcc>)
 800a600:	4293      	cmp	r3, r2
 800a602:	d013      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	681b      	ldr	r3, [r3, #0]
 800a608:	4a1c      	ldr	r2, [pc, #112]	; (800a67c <HAL_TIM_Base_Start_IT+0xd0>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d00e      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a1b      	ldr	r2, [pc, #108]	; (800a680 <HAL_TIM_Base_Start_IT+0xd4>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d009      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	4a19      	ldr	r2, [pc, #100]	; (800a684 <HAL_TIM_Base_Start_IT+0xd8>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d004      	beq.n	800a62c <HAL_TIM_Base_Start_IT+0x80>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4a18      	ldr	r2, [pc, #96]	; (800a688 <HAL_TIM_Base_Start_IT+0xdc>)
 800a628:	4293      	cmp	r3, r2
 800a62a:	d111      	bne.n	800a650 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	f003 0307 	and.w	r3, r3, #7
 800a636:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	2b06      	cmp	r3, #6
 800a63c:	d010      	beq.n	800a660 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	681a      	ldr	r2, [r3, #0]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f042 0201 	orr.w	r2, r2, #1
 800a64c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a64e:	e007      	b.n	800a660 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	681a      	ldr	r2, [r3, #0]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	f042 0201 	orr.w	r2, r2, #1
 800a65e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a660:	2300      	movs	r3, #0
}
 800a662:	4618      	mov	r0, r3
 800a664:	3714      	adds	r7, #20
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr
 800a66e:	bf00      	nop
 800a670:	40010000 	.word	0x40010000
 800a674:	40000400 	.word	0x40000400
 800a678:	40000800 	.word	0x40000800
 800a67c:	40000c00 	.word	0x40000c00
 800a680:	40010400 	.word	0x40010400
 800a684:	40014000 	.word	0x40014000
 800a688:	40001800 	.word	0x40001800

0800a68c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b082      	sub	sp, #8
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	691b      	ldr	r3, [r3, #16]
 800a69a:	f003 0302 	and.w	r3, r3, #2
 800a69e:	2b02      	cmp	r3, #2
 800a6a0:	d122      	bne.n	800a6e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	68db      	ldr	r3, [r3, #12]
 800a6a8:	f003 0302 	and.w	r3, r3, #2
 800a6ac:	2b02      	cmp	r3, #2
 800a6ae:	d11b      	bne.n	800a6e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f06f 0202 	mvn.w	r2, #2
 800a6b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2201      	movs	r2, #1
 800a6be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	699b      	ldr	r3, [r3, #24]
 800a6c6:	f003 0303 	and.w	r3, r3, #3
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d003      	beq.n	800a6d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 f9b5 	bl	800aa3e <HAL_TIM_IC_CaptureCallback>
 800a6d4:	e005      	b.n	800a6e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6d6:	6878      	ldr	r0, [r7, #4]
 800a6d8:	f000 f9a7 	bl	800aa2a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f000 f9b8 	bl	800aa52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	691b      	ldr	r3, [r3, #16]
 800a6ee:	f003 0304 	and.w	r3, r3, #4
 800a6f2:	2b04      	cmp	r3, #4
 800a6f4:	d122      	bne.n	800a73c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	68db      	ldr	r3, [r3, #12]
 800a6fc:	f003 0304 	and.w	r3, r3, #4
 800a700:	2b04      	cmp	r3, #4
 800a702:	d11b      	bne.n	800a73c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f06f 0204 	mvn.w	r2, #4
 800a70c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2202      	movs	r2, #2
 800a712:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	699b      	ldr	r3, [r3, #24]
 800a71a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d003      	beq.n	800a72a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f000 f98b 	bl	800aa3e <HAL_TIM_IC_CaptureCallback>
 800a728:	e005      	b.n	800a736 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f000 f97d 	bl	800aa2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f000 f98e 	bl	800aa52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2200      	movs	r2, #0
 800a73a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	691b      	ldr	r3, [r3, #16]
 800a742:	f003 0308 	and.w	r3, r3, #8
 800a746:	2b08      	cmp	r3, #8
 800a748:	d122      	bne.n	800a790 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	68db      	ldr	r3, [r3, #12]
 800a750:	f003 0308 	and.w	r3, r3, #8
 800a754:	2b08      	cmp	r3, #8
 800a756:	d11b      	bne.n	800a790 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f06f 0208 	mvn.w	r2, #8
 800a760:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	2204      	movs	r2, #4
 800a766:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	69db      	ldr	r3, [r3, #28]
 800a76e:	f003 0303 	and.w	r3, r3, #3
 800a772:	2b00      	cmp	r3, #0
 800a774:	d003      	beq.n	800a77e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f000 f961 	bl	800aa3e <HAL_TIM_IC_CaptureCallback>
 800a77c:	e005      	b.n	800a78a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a77e:	6878      	ldr	r0, [r7, #4]
 800a780:	f000 f953 	bl	800aa2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a784:	6878      	ldr	r0, [r7, #4]
 800a786:	f000 f964 	bl	800aa52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	2200      	movs	r2, #0
 800a78e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	691b      	ldr	r3, [r3, #16]
 800a796:	f003 0310 	and.w	r3, r3, #16
 800a79a:	2b10      	cmp	r3, #16
 800a79c:	d122      	bne.n	800a7e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	68db      	ldr	r3, [r3, #12]
 800a7a4:	f003 0310 	and.w	r3, r3, #16
 800a7a8:	2b10      	cmp	r3, #16
 800a7aa:	d11b      	bne.n	800a7e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f06f 0210 	mvn.w	r2, #16
 800a7b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2208      	movs	r2, #8
 800a7ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	69db      	ldr	r3, [r3, #28]
 800a7c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d003      	beq.n	800a7d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a7ca:	6878      	ldr	r0, [r7, #4]
 800a7cc:	f000 f937 	bl	800aa3e <HAL_TIM_IC_CaptureCallback>
 800a7d0:	e005      	b.n	800a7de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f929 	bl	800aa2a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a7d8:	6878      	ldr	r0, [r7, #4]
 800a7da:	f000 f93a 	bl	800aa52 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	691b      	ldr	r3, [r3, #16]
 800a7ea:	f003 0301 	and.w	r3, r3, #1
 800a7ee:	2b01      	cmp	r3, #1
 800a7f0:	d10e      	bne.n	800a810 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	68db      	ldr	r3, [r3, #12]
 800a7f8:	f003 0301 	and.w	r3, r3, #1
 800a7fc:	2b01      	cmp	r3, #1
 800a7fe:	d107      	bne.n	800a810 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	f06f 0201 	mvn.w	r2, #1
 800a808:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f7f8 fdfa 	bl	8003404 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	691b      	ldr	r3, [r3, #16]
 800a816:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a81a:	2b80      	cmp	r3, #128	; 0x80
 800a81c:	d10e      	bne.n	800a83c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a828:	2b80      	cmp	r3, #128	; 0x80
 800a82a:	d107      	bne.n	800a83c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 fae0 	bl	800adfc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	691b      	ldr	r3, [r3, #16]
 800a842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a846:	2b40      	cmp	r3, #64	; 0x40
 800a848:	d10e      	bne.n	800a868 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	68db      	ldr	r3, [r3, #12]
 800a850:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a854:	2b40      	cmp	r3, #64	; 0x40
 800a856:	d107      	bne.n	800a868 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a862:	6878      	ldr	r0, [r7, #4]
 800a864:	f000 f8ff 	bl	800aa66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	691b      	ldr	r3, [r3, #16]
 800a86e:	f003 0320 	and.w	r3, r3, #32
 800a872:	2b20      	cmp	r3, #32
 800a874:	d10e      	bne.n	800a894 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	68db      	ldr	r3, [r3, #12]
 800a87c:	f003 0320 	and.w	r3, r3, #32
 800a880:	2b20      	cmp	r3, #32
 800a882:	d107      	bne.n	800a894 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f06f 0220 	mvn.w	r2, #32
 800a88c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a88e:	6878      	ldr	r0, [r7, #4]
 800a890:	f000 faaa 	bl	800ade8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a894:	bf00      	nop
 800a896:	3708      	adds	r7, #8
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}

0800a89c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b084      	sub	sp, #16
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8b0:	2b01      	cmp	r3, #1
 800a8b2:	d101      	bne.n	800a8b8 <HAL_TIM_ConfigClockSource+0x1c>
 800a8b4:	2302      	movs	r3, #2
 800a8b6:	e0b4      	b.n	800aa22 <HAL_TIM_ConfigClockSource+0x186>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2201      	movs	r2, #1
 800a8bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	2202      	movs	r2, #2
 800a8c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	689b      	ldr	r3, [r3, #8]
 800a8ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a8d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a8de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	68ba      	ldr	r2, [r7, #8]
 800a8e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a8f0:	d03e      	beq.n	800a970 <HAL_TIM_ConfigClockSource+0xd4>
 800a8f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a8f6:	f200 8087 	bhi.w	800aa08 <HAL_TIM_ConfigClockSource+0x16c>
 800a8fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a8fe:	f000 8086 	beq.w	800aa0e <HAL_TIM_ConfigClockSource+0x172>
 800a902:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a906:	d87f      	bhi.n	800aa08 <HAL_TIM_ConfigClockSource+0x16c>
 800a908:	2b70      	cmp	r3, #112	; 0x70
 800a90a:	d01a      	beq.n	800a942 <HAL_TIM_ConfigClockSource+0xa6>
 800a90c:	2b70      	cmp	r3, #112	; 0x70
 800a90e:	d87b      	bhi.n	800aa08 <HAL_TIM_ConfigClockSource+0x16c>
 800a910:	2b60      	cmp	r3, #96	; 0x60
 800a912:	d050      	beq.n	800a9b6 <HAL_TIM_ConfigClockSource+0x11a>
 800a914:	2b60      	cmp	r3, #96	; 0x60
 800a916:	d877      	bhi.n	800aa08 <HAL_TIM_ConfigClockSource+0x16c>
 800a918:	2b50      	cmp	r3, #80	; 0x50
 800a91a:	d03c      	beq.n	800a996 <HAL_TIM_ConfigClockSource+0xfa>
 800a91c:	2b50      	cmp	r3, #80	; 0x50
 800a91e:	d873      	bhi.n	800aa08 <HAL_TIM_ConfigClockSource+0x16c>
 800a920:	2b40      	cmp	r3, #64	; 0x40
 800a922:	d058      	beq.n	800a9d6 <HAL_TIM_ConfigClockSource+0x13a>
 800a924:	2b40      	cmp	r3, #64	; 0x40
 800a926:	d86f      	bhi.n	800aa08 <HAL_TIM_ConfigClockSource+0x16c>
 800a928:	2b30      	cmp	r3, #48	; 0x30
 800a92a:	d064      	beq.n	800a9f6 <HAL_TIM_ConfigClockSource+0x15a>
 800a92c:	2b30      	cmp	r3, #48	; 0x30
 800a92e:	d86b      	bhi.n	800aa08 <HAL_TIM_ConfigClockSource+0x16c>
 800a930:	2b20      	cmp	r3, #32
 800a932:	d060      	beq.n	800a9f6 <HAL_TIM_ConfigClockSource+0x15a>
 800a934:	2b20      	cmp	r3, #32
 800a936:	d867      	bhi.n	800aa08 <HAL_TIM_ConfigClockSource+0x16c>
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d05c      	beq.n	800a9f6 <HAL_TIM_ConfigClockSource+0x15a>
 800a93c:	2b10      	cmp	r3, #16
 800a93e:	d05a      	beq.n	800a9f6 <HAL_TIM_ConfigClockSource+0x15a>
 800a940:	e062      	b.n	800aa08 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6818      	ldr	r0, [r3, #0]
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	6899      	ldr	r1, [r3, #8]
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	685a      	ldr	r2, [r3, #4]
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	68db      	ldr	r3, [r3, #12]
 800a952:	f000 f9ad 	bl	800acb0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	689b      	ldr	r3, [r3, #8]
 800a95c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a964:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	68ba      	ldr	r2, [r7, #8]
 800a96c:	609a      	str	r2, [r3, #8]
      break;
 800a96e:	e04f      	b.n	800aa10 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	6818      	ldr	r0, [r3, #0]
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	6899      	ldr	r1, [r3, #8]
 800a978:	683b      	ldr	r3, [r7, #0]
 800a97a:	685a      	ldr	r2, [r3, #4]
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	68db      	ldr	r3, [r3, #12]
 800a980:	f000 f996 	bl	800acb0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	689a      	ldr	r2, [r3, #8]
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a992:	609a      	str	r2, [r3, #8]
      break;
 800a994:	e03c      	b.n	800aa10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6818      	ldr	r0, [r3, #0]
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	6859      	ldr	r1, [r3, #4]
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	68db      	ldr	r3, [r3, #12]
 800a9a2:	461a      	mov	r2, r3
 800a9a4:	f000 f90a 	bl	800abbc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	2150      	movs	r1, #80	; 0x50
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	f000 f963 	bl	800ac7a <TIM_ITRx_SetConfig>
      break;
 800a9b4:	e02c      	b.n	800aa10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	6818      	ldr	r0, [r3, #0]
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	6859      	ldr	r1, [r3, #4]
 800a9be:	683b      	ldr	r3, [r7, #0]
 800a9c0:	68db      	ldr	r3, [r3, #12]
 800a9c2:	461a      	mov	r2, r3
 800a9c4:	f000 f929 	bl	800ac1a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	2160      	movs	r1, #96	; 0x60
 800a9ce:	4618      	mov	r0, r3
 800a9d0:	f000 f953 	bl	800ac7a <TIM_ITRx_SetConfig>
      break;
 800a9d4:	e01c      	b.n	800aa10 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6818      	ldr	r0, [r3, #0]
 800a9da:	683b      	ldr	r3, [r7, #0]
 800a9dc:	6859      	ldr	r1, [r3, #4]
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	68db      	ldr	r3, [r3, #12]
 800a9e2:	461a      	mov	r2, r3
 800a9e4:	f000 f8ea 	bl	800abbc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	2140      	movs	r1, #64	; 0x40
 800a9ee:	4618      	mov	r0, r3
 800a9f0:	f000 f943 	bl	800ac7a <TIM_ITRx_SetConfig>
      break;
 800a9f4:	e00c      	b.n	800aa10 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681a      	ldr	r2, [r3, #0]
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	4619      	mov	r1, r3
 800aa00:	4610      	mov	r0, r2
 800aa02:	f000 f93a 	bl	800ac7a <TIM_ITRx_SetConfig>
      break;
 800aa06:	e003      	b.n	800aa10 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800aa08:	2301      	movs	r3, #1
 800aa0a:	73fb      	strb	r3, [r7, #15]
      break;
 800aa0c:	e000      	b.n	800aa10 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800aa0e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2201      	movs	r2, #1
 800aa14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800aa20:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa22:	4618      	mov	r0, r3
 800aa24:	3710      	adds	r7, #16
 800aa26:	46bd      	mov	sp, r7
 800aa28:	bd80      	pop	{r7, pc}

0800aa2a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800aa2a:	b480      	push	{r7}
 800aa2c:	b083      	sub	sp, #12
 800aa2e:	af00      	add	r7, sp, #0
 800aa30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800aa32:	bf00      	nop
 800aa34:	370c      	adds	r7, #12
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr

0800aa3e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aa3e:	b480      	push	{r7}
 800aa40:	b083      	sub	sp, #12
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800aa46:	bf00      	nop
 800aa48:	370c      	adds	r7, #12
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa50:	4770      	bx	lr

0800aa52 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aa52:	b480      	push	{r7}
 800aa54:	b083      	sub	sp, #12
 800aa56:	af00      	add	r7, sp, #0
 800aa58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aa5a:	bf00      	nop
 800aa5c:	370c      	adds	r7, #12
 800aa5e:	46bd      	mov	sp, r7
 800aa60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa64:	4770      	bx	lr

0800aa66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800aa66:	b480      	push	{r7}
 800aa68:	b083      	sub	sp, #12
 800aa6a:	af00      	add	r7, sp, #0
 800aa6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800aa6e:	bf00      	nop
 800aa70:	370c      	adds	r7, #12
 800aa72:	46bd      	mov	sp, r7
 800aa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa78:	4770      	bx	lr
	...

0800aa7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b085      	sub	sp, #20
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
 800aa84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	4a40      	ldr	r2, [pc, #256]	; (800ab90 <TIM_Base_SetConfig+0x114>)
 800aa90:	4293      	cmp	r3, r2
 800aa92:	d013      	beq.n	800aabc <TIM_Base_SetConfig+0x40>
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa9a:	d00f      	beq.n	800aabc <TIM_Base_SetConfig+0x40>
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	4a3d      	ldr	r2, [pc, #244]	; (800ab94 <TIM_Base_SetConfig+0x118>)
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	d00b      	beq.n	800aabc <TIM_Base_SetConfig+0x40>
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	4a3c      	ldr	r2, [pc, #240]	; (800ab98 <TIM_Base_SetConfig+0x11c>)
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d007      	beq.n	800aabc <TIM_Base_SetConfig+0x40>
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	4a3b      	ldr	r2, [pc, #236]	; (800ab9c <TIM_Base_SetConfig+0x120>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d003      	beq.n	800aabc <TIM_Base_SetConfig+0x40>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	4a3a      	ldr	r2, [pc, #232]	; (800aba0 <TIM_Base_SetConfig+0x124>)
 800aab8:	4293      	cmp	r3, r2
 800aaba:	d108      	bne.n	800aace <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aac2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	685b      	ldr	r3, [r3, #4]
 800aac8:	68fa      	ldr	r2, [r7, #12]
 800aaca:	4313      	orrs	r3, r2
 800aacc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	4a2f      	ldr	r2, [pc, #188]	; (800ab90 <TIM_Base_SetConfig+0x114>)
 800aad2:	4293      	cmp	r3, r2
 800aad4:	d02b      	beq.n	800ab2e <TIM_Base_SetConfig+0xb2>
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aadc:	d027      	beq.n	800ab2e <TIM_Base_SetConfig+0xb2>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	4a2c      	ldr	r2, [pc, #176]	; (800ab94 <TIM_Base_SetConfig+0x118>)
 800aae2:	4293      	cmp	r3, r2
 800aae4:	d023      	beq.n	800ab2e <TIM_Base_SetConfig+0xb2>
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	4a2b      	ldr	r2, [pc, #172]	; (800ab98 <TIM_Base_SetConfig+0x11c>)
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d01f      	beq.n	800ab2e <TIM_Base_SetConfig+0xb2>
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	4a2a      	ldr	r2, [pc, #168]	; (800ab9c <TIM_Base_SetConfig+0x120>)
 800aaf2:	4293      	cmp	r3, r2
 800aaf4:	d01b      	beq.n	800ab2e <TIM_Base_SetConfig+0xb2>
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	4a29      	ldr	r2, [pc, #164]	; (800aba0 <TIM_Base_SetConfig+0x124>)
 800aafa:	4293      	cmp	r3, r2
 800aafc:	d017      	beq.n	800ab2e <TIM_Base_SetConfig+0xb2>
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	4a28      	ldr	r2, [pc, #160]	; (800aba4 <TIM_Base_SetConfig+0x128>)
 800ab02:	4293      	cmp	r3, r2
 800ab04:	d013      	beq.n	800ab2e <TIM_Base_SetConfig+0xb2>
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	4a27      	ldr	r2, [pc, #156]	; (800aba8 <TIM_Base_SetConfig+0x12c>)
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	d00f      	beq.n	800ab2e <TIM_Base_SetConfig+0xb2>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	4a26      	ldr	r2, [pc, #152]	; (800abac <TIM_Base_SetConfig+0x130>)
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d00b      	beq.n	800ab2e <TIM_Base_SetConfig+0xb2>
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	4a25      	ldr	r2, [pc, #148]	; (800abb0 <TIM_Base_SetConfig+0x134>)
 800ab1a:	4293      	cmp	r3, r2
 800ab1c:	d007      	beq.n	800ab2e <TIM_Base_SetConfig+0xb2>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	4a24      	ldr	r2, [pc, #144]	; (800abb4 <TIM_Base_SetConfig+0x138>)
 800ab22:	4293      	cmp	r3, r2
 800ab24:	d003      	beq.n	800ab2e <TIM_Base_SetConfig+0xb2>
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	4a23      	ldr	r2, [pc, #140]	; (800abb8 <TIM_Base_SetConfig+0x13c>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d108      	bne.n	800ab40 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	68db      	ldr	r3, [r3, #12]
 800ab3a:	68fa      	ldr	r2, [r7, #12]
 800ab3c:	4313      	orrs	r3, r2
 800ab3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	695b      	ldr	r3, [r3, #20]
 800ab4a:	4313      	orrs	r3, r2
 800ab4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	68fa      	ldr	r2, [r7, #12]
 800ab52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	689a      	ldr	r2, [r3, #8]
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	681a      	ldr	r2, [r3, #0]
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	4a0a      	ldr	r2, [pc, #40]	; (800ab90 <TIM_Base_SetConfig+0x114>)
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d003      	beq.n	800ab74 <TIM_Base_SetConfig+0xf8>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	4a0c      	ldr	r2, [pc, #48]	; (800aba0 <TIM_Base_SetConfig+0x124>)
 800ab70:	4293      	cmp	r3, r2
 800ab72:	d103      	bne.n	800ab7c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	691a      	ldr	r2, [r3, #16]
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2201      	movs	r2, #1
 800ab80:	615a      	str	r2, [r3, #20]
}
 800ab82:	bf00      	nop
 800ab84:	3714      	adds	r7, #20
 800ab86:	46bd      	mov	sp, r7
 800ab88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8c:	4770      	bx	lr
 800ab8e:	bf00      	nop
 800ab90:	40010000 	.word	0x40010000
 800ab94:	40000400 	.word	0x40000400
 800ab98:	40000800 	.word	0x40000800
 800ab9c:	40000c00 	.word	0x40000c00
 800aba0:	40010400 	.word	0x40010400
 800aba4:	40014000 	.word	0x40014000
 800aba8:	40014400 	.word	0x40014400
 800abac:	40014800 	.word	0x40014800
 800abb0:	40001800 	.word	0x40001800
 800abb4:	40001c00 	.word	0x40001c00
 800abb8:	40002000 	.word	0x40002000

0800abbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b087      	sub	sp, #28
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	60f8      	str	r0, [r7, #12]
 800abc4:	60b9      	str	r1, [r7, #8]
 800abc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	6a1b      	ldr	r3, [r3, #32]
 800abcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	6a1b      	ldr	r3, [r3, #32]
 800abd2:	f023 0201 	bic.w	r2, r3, #1
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	699b      	ldr	r3, [r3, #24]
 800abde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800abe0:	693b      	ldr	r3, [r7, #16]
 800abe2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800abe6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	011b      	lsls	r3, r3, #4
 800abec:	693a      	ldr	r2, [r7, #16]
 800abee:	4313      	orrs	r3, r2
 800abf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800abf2:	697b      	ldr	r3, [r7, #20]
 800abf4:	f023 030a 	bic.w	r3, r3, #10
 800abf8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800abfa:	697a      	ldr	r2, [r7, #20]
 800abfc:	68bb      	ldr	r3, [r7, #8]
 800abfe:	4313      	orrs	r3, r2
 800ac00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	693a      	ldr	r2, [r7, #16]
 800ac06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	697a      	ldr	r2, [r7, #20]
 800ac0c:	621a      	str	r2, [r3, #32]
}
 800ac0e:	bf00      	nop
 800ac10:	371c      	adds	r7, #28
 800ac12:	46bd      	mov	sp, r7
 800ac14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac18:	4770      	bx	lr

0800ac1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ac1a:	b480      	push	{r7}
 800ac1c:	b087      	sub	sp, #28
 800ac1e:	af00      	add	r7, sp, #0
 800ac20:	60f8      	str	r0, [r7, #12]
 800ac22:	60b9      	str	r1, [r7, #8]
 800ac24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	6a1b      	ldr	r3, [r3, #32]
 800ac2a:	f023 0210 	bic.w	r2, r3, #16
 800ac2e:	68fb      	ldr	r3, [r7, #12]
 800ac30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	699b      	ldr	r3, [r3, #24]
 800ac36:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	6a1b      	ldr	r3, [r3, #32]
 800ac3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ac3e:	697b      	ldr	r3, [r7, #20]
 800ac40:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ac44:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	031b      	lsls	r3, r3, #12
 800ac4a:	697a      	ldr	r2, [r7, #20]
 800ac4c:	4313      	orrs	r3, r2
 800ac4e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ac56:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	011b      	lsls	r3, r3, #4
 800ac5c:	693a      	ldr	r2, [r7, #16]
 800ac5e:	4313      	orrs	r3, r2
 800ac60:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	697a      	ldr	r2, [r7, #20]
 800ac66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	693a      	ldr	r2, [r7, #16]
 800ac6c:	621a      	str	r2, [r3, #32]
}
 800ac6e:	bf00      	nop
 800ac70:	371c      	adds	r7, #28
 800ac72:	46bd      	mov	sp, r7
 800ac74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac78:	4770      	bx	lr

0800ac7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800ac7a:	b480      	push	{r7}
 800ac7c:	b085      	sub	sp, #20
 800ac7e:	af00      	add	r7, sp, #0
 800ac80:	6078      	str	r0, [r7, #4]
 800ac82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	689b      	ldr	r3, [r3, #8]
 800ac88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ac92:	683a      	ldr	r2, [r7, #0]
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	4313      	orrs	r3, r2
 800ac98:	f043 0307 	orr.w	r3, r3, #7
 800ac9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	68fa      	ldr	r2, [r7, #12]
 800aca2:	609a      	str	r2, [r3, #8]
}
 800aca4:	bf00      	nop
 800aca6:	3714      	adds	r7, #20
 800aca8:	46bd      	mov	sp, r7
 800acaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acae:	4770      	bx	lr

0800acb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800acb0:	b480      	push	{r7}
 800acb2:	b087      	sub	sp, #28
 800acb4:	af00      	add	r7, sp, #0
 800acb6:	60f8      	str	r0, [r7, #12]
 800acb8:	60b9      	str	r1, [r7, #8]
 800acba:	607a      	str	r2, [r7, #4]
 800acbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	689b      	ldr	r3, [r3, #8]
 800acc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800acc4:	697b      	ldr	r3, [r7, #20]
 800acc6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800acca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	021a      	lsls	r2, r3, #8
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	431a      	orrs	r2, r3
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	4313      	orrs	r3, r2
 800acd8:	697a      	ldr	r2, [r7, #20]
 800acda:	4313      	orrs	r3, r2
 800acdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	697a      	ldr	r2, [r7, #20]
 800ace2:	609a      	str	r2, [r3, #8]
}
 800ace4:	bf00      	nop
 800ace6:	371c      	adds	r7, #28
 800ace8:	46bd      	mov	sp, r7
 800acea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acee:	4770      	bx	lr

0800acf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800acf0:	b480      	push	{r7}
 800acf2:	b085      	sub	sp, #20
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad00:	2b01      	cmp	r3, #1
 800ad02:	d101      	bne.n	800ad08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ad04:	2302      	movs	r3, #2
 800ad06:	e05a      	b.n	800adbe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2201      	movs	r2, #1
 800ad0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2202      	movs	r2, #2
 800ad14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	685b      	ldr	r3, [r3, #4]
 800ad1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	689b      	ldr	r3, [r3, #8]
 800ad26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	68fa      	ldr	r2, [r7, #12]
 800ad36:	4313      	orrs	r3, r2
 800ad38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	68fa      	ldr	r2, [r7, #12]
 800ad40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	4a21      	ldr	r2, [pc, #132]	; (800adcc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d022      	beq.n	800ad92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad54:	d01d      	beq.n	800ad92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	4a1d      	ldr	r2, [pc, #116]	; (800add0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ad5c:	4293      	cmp	r3, r2
 800ad5e:	d018      	beq.n	800ad92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	4a1b      	ldr	r2, [pc, #108]	; (800add4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d013      	beq.n	800ad92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	4a1a      	ldr	r2, [pc, #104]	; (800add8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d00e      	beq.n	800ad92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	4a18      	ldr	r2, [pc, #96]	; (800addc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d009      	beq.n	800ad92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	4a17      	ldr	r2, [pc, #92]	; (800ade0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ad84:	4293      	cmp	r3, r2
 800ad86:	d004      	beq.n	800ad92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	4a15      	ldr	r2, [pc, #84]	; (800ade4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ad8e:	4293      	cmp	r3, r2
 800ad90:	d10c      	bne.n	800adac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ad92:	68bb      	ldr	r3, [r7, #8]
 800ad94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ad98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	68ba      	ldr	r2, [r7, #8]
 800ada0:	4313      	orrs	r3, r2
 800ada2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	68ba      	ldr	r2, [r7, #8]
 800adaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2201      	movs	r2, #1
 800adb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	2200      	movs	r2, #0
 800adb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800adbc:	2300      	movs	r3, #0
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	3714      	adds	r7, #20
 800adc2:	46bd      	mov	sp, r7
 800adc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc8:	4770      	bx	lr
 800adca:	bf00      	nop
 800adcc:	40010000 	.word	0x40010000
 800add0:	40000400 	.word	0x40000400
 800add4:	40000800 	.word	0x40000800
 800add8:	40000c00 	.word	0x40000c00
 800addc:	40010400 	.word	0x40010400
 800ade0:	40014000 	.word	0x40014000
 800ade4:	40001800 	.word	0x40001800

0800ade8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ade8:	b480      	push	{r7}
 800adea:	b083      	sub	sp, #12
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800adf0:	bf00      	nop
 800adf2:	370c      	adds	r7, #12
 800adf4:	46bd      	mov	sp, r7
 800adf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfa:	4770      	bx	lr

0800adfc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800adfc:	b480      	push	{r7}
 800adfe:	b083      	sub	sp, #12
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ae04:	bf00      	nop
 800ae06:	370c      	adds	r7, #12
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr

0800ae10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ae10:	b084      	sub	sp, #16
 800ae12:	b580      	push	{r7, lr}
 800ae14:	b084      	sub	sp, #16
 800ae16:	af00      	add	r7, sp, #0
 800ae18:	6078      	str	r0, [r7, #4]
 800ae1a:	f107 001c 	add.w	r0, r7, #28
 800ae1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ae22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae24:	2b01      	cmp	r3, #1
 800ae26:	d122      	bne.n	800ae6e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae2c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	68db      	ldr	r3, [r3, #12]
 800ae38:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800ae3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae40:	687a      	ldr	r2, [r7, #4]
 800ae42:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	68db      	ldr	r3, [r3, #12]
 800ae48:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ae50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ae52:	2b01      	cmp	r3, #1
 800ae54:	d105      	bne.n	800ae62 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	68db      	ldr	r3, [r3, #12]
 800ae5a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ae62:	6878      	ldr	r0, [r7, #4]
 800ae64:	f001 fbee 	bl	800c644 <USB_CoreReset>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	73fb      	strb	r3, [r7, #15]
 800ae6c:	e01a      	b.n	800aea4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	68db      	ldr	r3, [r3, #12]
 800ae72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f001 fbe2 	bl	800c644 <USB_CoreReset>
 800ae80:	4603      	mov	r3, r0
 800ae82:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800ae84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d106      	bne.n	800ae98 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae8e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	639a      	str	r2, [r3, #56]	; 0x38
 800ae96:	e005      	b.n	800aea4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae9c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800aea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aea6:	2b01      	cmp	r3, #1
 800aea8:	d10b      	bne.n	800aec2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	689b      	ldr	r3, [r3, #8]
 800aeae:	f043 0206 	orr.w	r2, r3, #6
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	689b      	ldr	r3, [r3, #8]
 800aeba:	f043 0220 	orr.w	r2, r3, #32
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800aec2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aec4:	4618      	mov	r0, r3
 800aec6:	3710      	adds	r7, #16
 800aec8:	46bd      	mov	sp, r7
 800aeca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aece:	b004      	add	sp, #16
 800aed0:	4770      	bx	lr
	...

0800aed4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b087      	sub	sp, #28
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	60f8      	str	r0, [r7, #12]
 800aedc:	60b9      	str	r1, [r7, #8]
 800aede:	4613      	mov	r3, r2
 800aee0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800aee2:	79fb      	ldrb	r3, [r7, #7]
 800aee4:	2b02      	cmp	r3, #2
 800aee6:	d165      	bne.n	800afb4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800aee8:	68bb      	ldr	r3, [r7, #8]
 800aeea:	4a41      	ldr	r2, [pc, #260]	; (800aff0 <USB_SetTurnaroundTime+0x11c>)
 800aeec:	4293      	cmp	r3, r2
 800aeee:	d906      	bls.n	800aefe <USB_SetTurnaroundTime+0x2a>
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	4a40      	ldr	r2, [pc, #256]	; (800aff4 <USB_SetTurnaroundTime+0x120>)
 800aef4:	4293      	cmp	r3, r2
 800aef6:	d202      	bcs.n	800aefe <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800aef8:	230f      	movs	r3, #15
 800aefa:	617b      	str	r3, [r7, #20]
 800aefc:	e062      	b.n	800afc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	4a3c      	ldr	r2, [pc, #240]	; (800aff4 <USB_SetTurnaroundTime+0x120>)
 800af02:	4293      	cmp	r3, r2
 800af04:	d306      	bcc.n	800af14 <USB_SetTurnaroundTime+0x40>
 800af06:	68bb      	ldr	r3, [r7, #8]
 800af08:	4a3b      	ldr	r2, [pc, #236]	; (800aff8 <USB_SetTurnaroundTime+0x124>)
 800af0a:	4293      	cmp	r3, r2
 800af0c:	d202      	bcs.n	800af14 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800af0e:	230e      	movs	r3, #14
 800af10:	617b      	str	r3, [r7, #20]
 800af12:	e057      	b.n	800afc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800af14:	68bb      	ldr	r3, [r7, #8]
 800af16:	4a38      	ldr	r2, [pc, #224]	; (800aff8 <USB_SetTurnaroundTime+0x124>)
 800af18:	4293      	cmp	r3, r2
 800af1a:	d306      	bcc.n	800af2a <USB_SetTurnaroundTime+0x56>
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	4a37      	ldr	r2, [pc, #220]	; (800affc <USB_SetTurnaroundTime+0x128>)
 800af20:	4293      	cmp	r3, r2
 800af22:	d202      	bcs.n	800af2a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800af24:	230d      	movs	r3, #13
 800af26:	617b      	str	r3, [r7, #20]
 800af28:	e04c      	b.n	800afc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	4a33      	ldr	r2, [pc, #204]	; (800affc <USB_SetTurnaroundTime+0x128>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d306      	bcc.n	800af40 <USB_SetTurnaroundTime+0x6c>
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	4a32      	ldr	r2, [pc, #200]	; (800b000 <USB_SetTurnaroundTime+0x12c>)
 800af36:	4293      	cmp	r3, r2
 800af38:	d802      	bhi.n	800af40 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800af3a:	230c      	movs	r3, #12
 800af3c:	617b      	str	r3, [r7, #20]
 800af3e:	e041      	b.n	800afc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	4a2f      	ldr	r2, [pc, #188]	; (800b000 <USB_SetTurnaroundTime+0x12c>)
 800af44:	4293      	cmp	r3, r2
 800af46:	d906      	bls.n	800af56 <USB_SetTurnaroundTime+0x82>
 800af48:	68bb      	ldr	r3, [r7, #8]
 800af4a:	4a2e      	ldr	r2, [pc, #184]	; (800b004 <USB_SetTurnaroundTime+0x130>)
 800af4c:	4293      	cmp	r3, r2
 800af4e:	d802      	bhi.n	800af56 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800af50:	230b      	movs	r3, #11
 800af52:	617b      	str	r3, [r7, #20]
 800af54:	e036      	b.n	800afc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	4a2a      	ldr	r2, [pc, #168]	; (800b004 <USB_SetTurnaroundTime+0x130>)
 800af5a:	4293      	cmp	r3, r2
 800af5c:	d906      	bls.n	800af6c <USB_SetTurnaroundTime+0x98>
 800af5e:	68bb      	ldr	r3, [r7, #8]
 800af60:	4a29      	ldr	r2, [pc, #164]	; (800b008 <USB_SetTurnaroundTime+0x134>)
 800af62:	4293      	cmp	r3, r2
 800af64:	d802      	bhi.n	800af6c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800af66:	230a      	movs	r3, #10
 800af68:	617b      	str	r3, [r7, #20]
 800af6a:	e02b      	b.n	800afc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800af6c:	68bb      	ldr	r3, [r7, #8]
 800af6e:	4a26      	ldr	r2, [pc, #152]	; (800b008 <USB_SetTurnaroundTime+0x134>)
 800af70:	4293      	cmp	r3, r2
 800af72:	d906      	bls.n	800af82 <USB_SetTurnaroundTime+0xae>
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	4a25      	ldr	r2, [pc, #148]	; (800b00c <USB_SetTurnaroundTime+0x138>)
 800af78:	4293      	cmp	r3, r2
 800af7a:	d202      	bcs.n	800af82 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800af7c:	2309      	movs	r3, #9
 800af7e:	617b      	str	r3, [r7, #20]
 800af80:	e020      	b.n	800afc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	4a21      	ldr	r2, [pc, #132]	; (800b00c <USB_SetTurnaroundTime+0x138>)
 800af86:	4293      	cmp	r3, r2
 800af88:	d306      	bcc.n	800af98 <USB_SetTurnaroundTime+0xc4>
 800af8a:	68bb      	ldr	r3, [r7, #8]
 800af8c:	4a20      	ldr	r2, [pc, #128]	; (800b010 <USB_SetTurnaroundTime+0x13c>)
 800af8e:	4293      	cmp	r3, r2
 800af90:	d802      	bhi.n	800af98 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800af92:	2308      	movs	r3, #8
 800af94:	617b      	str	r3, [r7, #20]
 800af96:	e015      	b.n	800afc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800af98:	68bb      	ldr	r3, [r7, #8]
 800af9a:	4a1d      	ldr	r2, [pc, #116]	; (800b010 <USB_SetTurnaroundTime+0x13c>)
 800af9c:	4293      	cmp	r3, r2
 800af9e:	d906      	bls.n	800afae <USB_SetTurnaroundTime+0xda>
 800afa0:	68bb      	ldr	r3, [r7, #8]
 800afa2:	4a1c      	ldr	r2, [pc, #112]	; (800b014 <USB_SetTurnaroundTime+0x140>)
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d202      	bcs.n	800afae <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800afa8:	2307      	movs	r3, #7
 800afaa:	617b      	str	r3, [r7, #20]
 800afac:	e00a      	b.n	800afc4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800afae:	2306      	movs	r3, #6
 800afb0:	617b      	str	r3, [r7, #20]
 800afb2:	e007      	b.n	800afc4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800afb4:	79fb      	ldrb	r3, [r7, #7]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d102      	bne.n	800afc0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800afba:	2309      	movs	r3, #9
 800afbc:	617b      	str	r3, [r7, #20]
 800afbe:	e001      	b.n	800afc4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800afc0:	2309      	movs	r3, #9
 800afc2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	68db      	ldr	r3, [r3, #12]
 800afc8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	68da      	ldr	r2, [r3, #12]
 800afd4:	697b      	ldr	r3, [r7, #20]
 800afd6:	029b      	lsls	r3, r3, #10
 800afd8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800afdc:	431a      	orrs	r2, r3
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800afe2:	2300      	movs	r3, #0
}
 800afe4:	4618      	mov	r0, r3
 800afe6:	371c      	adds	r7, #28
 800afe8:	46bd      	mov	sp, r7
 800afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afee:	4770      	bx	lr
 800aff0:	00d8acbf 	.word	0x00d8acbf
 800aff4:	00e4e1c0 	.word	0x00e4e1c0
 800aff8:	00f42400 	.word	0x00f42400
 800affc:	01067380 	.word	0x01067380
 800b000:	011a499f 	.word	0x011a499f
 800b004:	01312cff 	.word	0x01312cff
 800b008:	014ca43f 	.word	0x014ca43f
 800b00c:	016e3600 	.word	0x016e3600
 800b010:	01a6ab1f 	.word	0x01a6ab1f
 800b014:	01e84800 	.word	0x01e84800

0800b018 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b018:	b480      	push	{r7}
 800b01a:	b083      	sub	sp, #12
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	689b      	ldr	r3, [r3, #8]
 800b024:	f043 0201 	orr.w	r2, r3, #1
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b02c:	2300      	movs	r3, #0
}
 800b02e:	4618      	mov	r0, r3
 800b030:	370c      	adds	r7, #12
 800b032:	46bd      	mov	sp, r7
 800b034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b038:	4770      	bx	lr

0800b03a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b03a:	b480      	push	{r7}
 800b03c:	b083      	sub	sp, #12
 800b03e:	af00      	add	r7, sp, #0
 800b040:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	689b      	ldr	r3, [r3, #8]
 800b046:	f023 0201 	bic.w	r2, r3, #1
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b04e:	2300      	movs	r3, #0
}
 800b050:	4618      	mov	r0, r3
 800b052:	370c      	adds	r7, #12
 800b054:	46bd      	mov	sp, r7
 800b056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05a:	4770      	bx	lr

0800b05c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b084      	sub	sp, #16
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
 800b064:	460b      	mov	r3, r1
 800b066:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b068:	2300      	movs	r3, #0
 800b06a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	68db      	ldr	r3, [r3, #12]
 800b070:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b078:	78fb      	ldrb	r3, [r7, #3]
 800b07a:	2b01      	cmp	r3, #1
 800b07c:	d115      	bne.n	800b0aa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	68db      	ldr	r3, [r3, #12]
 800b082:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b08a:	2001      	movs	r0, #1
 800b08c:	f7f9 fb4c 	bl	8004728 <HAL_Delay>
      ms++;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	3301      	adds	r3, #1
 800b094:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f001 fa45 	bl	800c526 <USB_GetMode>
 800b09c:	4603      	mov	r3, r0
 800b09e:	2b01      	cmp	r3, #1
 800b0a0:	d01e      	beq.n	800b0e0 <USB_SetCurrentMode+0x84>
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	2b31      	cmp	r3, #49	; 0x31
 800b0a6:	d9f0      	bls.n	800b08a <USB_SetCurrentMode+0x2e>
 800b0a8:	e01a      	b.n	800b0e0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b0aa:	78fb      	ldrb	r3, [r7, #3]
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	d115      	bne.n	800b0dc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	68db      	ldr	r3, [r3, #12]
 800b0b4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800b0bc:	2001      	movs	r0, #1
 800b0be:	f7f9 fb33 	bl	8004728 <HAL_Delay>
      ms++;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	3301      	adds	r3, #1
 800b0c6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800b0c8:	6878      	ldr	r0, [r7, #4]
 800b0ca:	f001 fa2c 	bl	800c526 <USB_GetMode>
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d005      	beq.n	800b0e0 <USB_SetCurrentMode+0x84>
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	2b31      	cmp	r3, #49	; 0x31
 800b0d8:	d9f0      	bls.n	800b0bc <USB_SetCurrentMode+0x60>
 800b0da:	e001      	b.n	800b0e0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b0dc:	2301      	movs	r3, #1
 800b0de:	e005      	b.n	800b0ec <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	2b32      	cmp	r3, #50	; 0x32
 800b0e4:	d101      	bne.n	800b0ea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b0e6:	2301      	movs	r3, #1
 800b0e8:	e000      	b.n	800b0ec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b0ea:	2300      	movs	r3, #0
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3710      	adds	r7, #16
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	bd80      	pop	{r7, pc}

0800b0f4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b0f4:	b084      	sub	sp, #16
 800b0f6:	b580      	push	{r7, lr}
 800b0f8:	b086      	sub	sp, #24
 800b0fa:	af00      	add	r7, sp, #0
 800b0fc:	6078      	str	r0, [r7, #4]
 800b0fe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b102:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b106:	2300      	movs	r3, #0
 800b108:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b10e:	2300      	movs	r3, #0
 800b110:	613b      	str	r3, [r7, #16]
 800b112:	e009      	b.n	800b128 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b114:	687a      	ldr	r2, [r7, #4]
 800b116:	693b      	ldr	r3, [r7, #16]
 800b118:	3340      	adds	r3, #64	; 0x40
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	4413      	add	r3, r2
 800b11e:	2200      	movs	r2, #0
 800b120:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	3301      	adds	r3, #1
 800b126:	613b      	str	r3, [r7, #16]
 800b128:	693b      	ldr	r3, [r7, #16]
 800b12a:	2b0e      	cmp	r3, #14
 800b12c:	d9f2      	bls.n	800b114 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b12e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b130:	2b00      	cmp	r3, #0
 800b132:	d11c      	bne.n	800b16e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b13a:	685b      	ldr	r3, [r3, #4]
 800b13c:	68fa      	ldr	r2, [r7, #12]
 800b13e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b142:	f043 0302 	orr.w	r3, r3, #2
 800b146:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b14c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b158:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b164:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	639a      	str	r2, [r3, #56]	; 0x38
 800b16c:	e00b      	b.n	800b186 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b172:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b17e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b18c:	461a      	mov	r2, r3
 800b18e:	2300      	movs	r3, #0
 800b190:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b198:	4619      	mov	r1, r3
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b1a0:	461a      	mov	r2, r3
 800b1a2:	680b      	ldr	r3, [r1, #0]
 800b1a4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b1a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1a8:	2b01      	cmp	r3, #1
 800b1aa:	d10c      	bne.n	800b1c6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b1ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d104      	bne.n	800b1bc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b1b2:	2100      	movs	r1, #0
 800b1b4:	6878      	ldr	r0, [r7, #4]
 800b1b6:	f000 f965 	bl	800b484 <USB_SetDevSpeed>
 800b1ba:	e008      	b.n	800b1ce <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b1bc:	2101      	movs	r1, #1
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f000 f960 	bl	800b484 <USB_SetDevSpeed>
 800b1c4:	e003      	b.n	800b1ce <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b1c6:	2103      	movs	r1, #3
 800b1c8:	6878      	ldr	r0, [r7, #4]
 800b1ca:	f000 f95b 	bl	800b484 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b1ce:	2110      	movs	r1, #16
 800b1d0:	6878      	ldr	r0, [r7, #4]
 800b1d2:	f000 f8f3 	bl	800b3bc <USB_FlushTxFifo>
 800b1d6:	4603      	mov	r3, r0
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d001      	beq.n	800b1e0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800b1dc:	2301      	movs	r3, #1
 800b1de:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b1e0:	6878      	ldr	r0, [r7, #4]
 800b1e2:	f000 f91f 	bl	800b424 <USB_FlushRxFifo>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d001      	beq.n	800b1f0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b1f6:	461a      	mov	r2, r3
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b202:	461a      	mov	r2, r3
 800b204:	2300      	movs	r3, #0
 800b206:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b20e:	461a      	mov	r2, r3
 800b210:	2300      	movs	r3, #0
 800b212:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b214:	2300      	movs	r3, #0
 800b216:	613b      	str	r3, [r7, #16]
 800b218:	e043      	b.n	800b2a2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b21a:	693b      	ldr	r3, [r7, #16]
 800b21c:	015a      	lsls	r2, r3, #5
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	4413      	add	r3, r2
 800b222:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b22c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b230:	d118      	bne.n	800b264 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800b232:	693b      	ldr	r3, [r7, #16]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d10a      	bne.n	800b24e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b238:	693b      	ldr	r3, [r7, #16]
 800b23a:	015a      	lsls	r2, r3, #5
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	4413      	add	r3, r2
 800b240:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b244:	461a      	mov	r2, r3
 800b246:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b24a:	6013      	str	r3, [r2, #0]
 800b24c:	e013      	b.n	800b276 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b24e:	693b      	ldr	r3, [r7, #16]
 800b250:	015a      	lsls	r2, r3, #5
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	4413      	add	r3, r2
 800b256:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b25a:	461a      	mov	r2, r3
 800b25c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b260:	6013      	str	r3, [r2, #0]
 800b262:	e008      	b.n	800b276 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b264:	693b      	ldr	r3, [r7, #16]
 800b266:	015a      	lsls	r2, r3, #5
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	4413      	add	r3, r2
 800b26c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b270:	461a      	mov	r2, r3
 800b272:	2300      	movs	r3, #0
 800b274:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b276:	693b      	ldr	r3, [r7, #16]
 800b278:	015a      	lsls	r2, r3, #5
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	4413      	add	r3, r2
 800b27e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b282:	461a      	mov	r2, r3
 800b284:	2300      	movs	r3, #0
 800b286:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b288:	693b      	ldr	r3, [r7, #16]
 800b28a:	015a      	lsls	r2, r3, #5
 800b28c:	68fb      	ldr	r3, [r7, #12]
 800b28e:	4413      	add	r3, r2
 800b290:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b294:	461a      	mov	r2, r3
 800b296:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b29a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	3301      	adds	r3, #1
 800b2a0:	613b      	str	r3, [r7, #16]
 800b2a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2a4:	693a      	ldr	r2, [r7, #16]
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d3b7      	bcc.n	800b21a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	613b      	str	r3, [r7, #16]
 800b2ae:	e043      	b.n	800b338 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	015a      	lsls	r2, r3, #5
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	4413      	add	r3, r2
 800b2b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b2c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b2c6:	d118      	bne.n	800b2fa <USB_DevInit+0x206>
    {
      if (i == 0U)
 800b2c8:	693b      	ldr	r3, [r7, #16]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d10a      	bne.n	800b2e4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b2ce:	693b      	ldr	r3, [r7, #16]
 800b2d0:	015a      	lsls	r2, r3, #5
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	4413      	add	r3, r2
 800b2d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2da:	461a      	mov	r2, r3
 800b2dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b2e0:	6013      	str	r3, [r2, #0]
 800b2e2:	e013      	b.n	800b30c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b2e4:	693b      	ldr	r3, [r7, #16]
 800b2e6:	015a      	lsls	r2, r3, #5
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	4413      	add	r3, r2
 800b2ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2f0:	461a      	mov	r2, r3
 800b2f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b2f6:	6013      	str	r3, [r2, #0]
 800b2f8:	e008      	b.n	800b30c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	015a      	lsls	r2, r3, #5
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	4413      	add	r3, r2
 800b302:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b306:	461a      	mov	r2, r3
 800b308:	2300      	movs	r3, #0
 800b30a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	015a      	lsls	r2, r3, #5
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	4413      	add	r3, r2
 800b314:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b318:	461a      	mov	r2, r3
 800b31a:	2300      	movs	r3, #0
 800b31c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b31e:	693b      	ldr	r3, [r7, #16]
 800b320:	015a      	lsls	r2, r3, #5
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	4413      	add	r3, r2
 800b326:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b32a:	461a      	mov	r2, r3
 800b32c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b330:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b332:	693b      	ldr	r3, [r7, #16]
 800b334:	3301      	adds	r3, #1
 800b336:	613b      	str	r3, [r7, #16]
 800b338:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b33a:	693a      	ldr	r2, [r7, #16]
 800b33c:	429a      	cmp	r2, r3
 800b33e:	d3b7      	bcc.n	800b2b0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b346:	691b      	ldr	r3, [r3, #16]
 800b348:	68fa      	ldr	r2, [r7, #12]
 800b34a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b34e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b352:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	2200      	movs	r2, #0
 800b358:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800b360:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b364:	2b00      	cmp	r3, #0
 800b366:	d105      	bne.n	800b374 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	699b      	ldr	r3, [r3, #24]
 800b36c:	f043 0210 	orr.w	r2, r3, #16
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	699a      	ldr	r2, [r3, #24]
 800b378:	4b0f      	ldr	r3, [pc, #60]	; (800b3b8 <USB_DevInit+0x2c4>)
 800b37a:	4313      	orrs	r3, r2
 800b37c:	687a      	ldr	r2, [r7, #4]
 800b37e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b382:	2b00      	cmp	r3, #0
 800b384:	d005      	beq.n	800b392 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	699b      	ldr	r3, [r3, #24]
 800b38a:	f043 0208 	orr.w	r2, r3, #8
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b392:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b394:	2b01      	cmp	r3, #1
 800b396:	d107      	bne.n	800b3a8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	699b      	ldr	r3, [r3, #24]
 800b39c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b3a0:	f043 0304 	orr.w	r3, r3, #4
 800b3a4:	687a      	ldr	r2, [r7, #4]
 800b3a6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b3a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3718      	adds	r7, #24
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b3b4:	b004      	add	sp, #16
 800b3b6:	4770      	bx	lr
 800b3b8:	803c3800 	.word	0x803c3800

0800b3bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b085      	sub	sp, #20
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
 800b3c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b3c6:	2300      	movs	r3, #0
 800b3c8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	4a13      	ldr	r2, [pc, #76]	; (800b420 <USB_FlushTxFifo+0x64>)
 800b3d4:	4293      	cmp	r3, r2
 800b3d6:	d901      	bls.n	800b3dc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b3d8:	2303      	movs	r3, #3
 800b3da:	e01b      	b.n	800b414 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	691b      	ldr	r3, [r3, #16]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	daf2      	bge.n	800b3ca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b3e8:	683b      	ldr	r3, [r7, #0]
 800b3ea:	019b      	lsls	r3, r3, #6
 800b3ec:	f043 0220 	orr.w	r2, r3, #32
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	4a08      	ldr	r2, [pc, #32]	; (800b420 <USB_FlushTxFifo+0x64>)
 800b3fe:	4293      	cmp	r3, r2
 800b400:	d901      	bls.n	800b406 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b402:	2303      	movs	r3, #3
 800b404:	e006      	b.n	800b414 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	691b      	ldr	r3, [r3, #16]
 800b40a:	f003 0320 	and.w	r3, r3, #32
 800b40e:	2b20      	cmp	r3, #32
 800b410:	d0f0      	beq.n	800b3f4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b412:	2300      	movs	r3, #0
}
 800b414:	4618      	mov	r0, r3
 800b416:	3714      	adds	r7, #20
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr
 800b420:	00030d40 	.word	0x00030d40

0800b424 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b424:	b480      	push	{r7}
 800b426:	b085      	sub	sp, #20
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b42c:	2300      	movs	r3, #0
 800b42e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	3301      	adds	r3, #1
 800b434:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	4a11      	ldr	r2, [pc, #68]	; (800b480 <USB_FlushRxFifo+0x5c>)
 800b43a:	4293      	cmp	r3, r2
 800b43c:	d901      	bls.n	800b442 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b43e:	2303      	movs	r3, #3
 800b440:	e018      	b.n	800b474 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	691b      	ldr	r3, [r3, #16]
 800b446:	2b00      	cmp	r3, #0
 800b448:	daf2      	bge.n	800b430 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b44a:	2300      	movs	r3, #0
 800b44c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2210      	movs	r2, #16
 800b452:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	3301      	adds	r3, #1
 800b458:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	4a08      	ldr	r2, [pc, #32]	; (800b480 <USB_FlushRxFifo+0x5c>)
 800b45e:	4293      	cmp	r3, r2
 800b460:	d901      	bls.n	800b466 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b462:	2303      	movs	r3, #3
 800b464:	e006      	b.n	800b474 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	691b      	ldr	r3, [r3, #16]
 800b46a:	f003 0310 	and.w	r3, r3, #16
 800b46e:	2b10      	cmp	r3, #16
 800b470:	d0f0      	beq.n	800b454 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b472:	2300      	movs	r3, #0
}
 800b474:	4618      	mov	r0, r3
 800b476:	3714      	adds	r7, #20
 800b478:	46bd      	mov	sp, r7
 800b47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b47e:	4770      	bx	lr
 800b480:	00030d40 	.word	0x00030d40

0800b484 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b484:	b480      	push	{r7}
 800b486:	b085      	sub	sp, #20
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
 800b48c:	460b      	mov	r3, r1
 800b48e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b49a:	681a      	ldr	r2, [r3, #0]
 800b49c:	78fb      	ldrb	r3, [r7, #3]
 800b49e:	68f9      	ldr	r1, [r7, #12]
 800b4a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b4a4:	4313      	orrs	r3, r2
 800b4a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b4a8:	2300      	movs	r3, #0
}
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	3714      	adds	r7, #20
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b4:	4770      	bx	lr

0800b4b6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800b4b6:	b480      	push	{r7}
 800b4b8:	b087      	sub	sp, #28
 800b4ba:	af00      	add	r7, sp, #0
 800b4bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b4c2:	693b      	ldr	r3, [r7, #16]
 800b4c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4c8:	689b      	ldr	r3, [r3, #8]
 800b4ca:	f003 0306 	and.w	r3, r3, #6
 800b4ce:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d102      	bne.n	800b4dc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	75fb      	strb	r3, [r7, #23]
 800b4da:	e00a      	b.n	800b4f2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	2b02      	cmp	r3, #2
 800b4e0:	d002      	beq.n	800b4e8 <USB_GetDevSpeed+0x32>
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	2b06      	cmp	r3, #6
 800b4e6:	d102      	bne.n	800b4ee <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b4e8:	2302      	movs	r3, #2
 800b4ea:	75fb      	strb	r3, [r7, #23]
 800b4ec:	e001      	b.n	800b4f2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b4ee:	230f      	movs	r3, #15
 800b4f0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b4f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	371c      	adds	r7, #28
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b500:	b480      	push	{r7}
 800b502:	b085      	sub	sp, #20
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
 800b508:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	781b      	ldrb	r3, [r3, #0]
 800b512:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b514:	683b      	ldr	r3, [r7, #0]
 800b516:	785b      	ldrb	r3, [r3, #1]
 800b518:	2b01      	cmp	r3, #1
 800b51a:	d13a      	bne.n	800b592 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b522:	69da      	ldr	r2, [r3, #28]
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	781b      	ldrb	r3, [r3, #0]
 800b528:	f003 030f 	and.w	r3, r3, #15
 800b52c:	2101      	movs	r1, #1
 800b52e:	fa01 f303 	lsl.w	r3, r1, r3
 800b532:	b29b      	uxth	r3, r3
 800b534:	68f9      	ldr	r1, [r7, #12]
 800b536:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b53a:	4313      	orrs	r3, r2
 800b53c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b53e:	68bb      	ldr	r3, [r7, #8]
 800b540:	015a      	lsls	r2, r3, #5
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	4413      	add	r3, r2
 800b546:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b550:	2b00      	cmp	r3, #0
 800b552:	d155      	bne.n	800b600 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b554:	68bb      	ldr	r3, [r7, #8]
 800b556:	015a      	lsls	r2, r3, #5
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	4413      	add	r3, r2
 800b55c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b560:	681a      	ldr	r2, [r3, #0]
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	68db      	ldr	r3, [r3, #12]
 800b566:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b56a:	683b      	ldr	r3, [r7, #0]
 800b56c:	791b      	ldrb	r3, [r3, #4]
 800b56e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b570:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	059b      	lsls	r3, r3, #22
 800b576:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b578:	4313      	orrs	r3, r2
 800b57a:	68ba      	ldr	r2, [r7, #8]
 800b57c:	0151      	lsls	r1, r2, #5
 800b57e:	68fa      	ldr	r2, [r7, #12]
 800b580:	440a      	add	r2, r1
 800b582:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b586:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b58a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b58e:	6013      	str	r3, [r2, #0]
 800b590:	e036      	b.n	800b600 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b598:	69da      	ldr	r2, [r3, #28]
 800b59a:	683b      	ldr	r3, [r7, #0]
 800b59c:	781b      	ldrb	r3, [r3, #0]
 800b59e:	f003 030f 	and.w	r3, r3, #15
 800b5a2:	2101      	movs	r1, #1
 800b5a4:	fa01 f303 	lsl.w	r3, r1, r3
 800b5a8:	041b      	lsls	r3, r3, #16
 800b5aa:	68f9      	ldr	r1, [r7, #12]
 800b5ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b5b0:	4313      	orrs	r3, r2
 800b5b2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b5b4:	68bb      	ldr	r3, [r7, #8]
 800b5b6:	015a      	lsls	r2, r3, #5
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	4413      	add	r3, r2
 800b5bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d11a      	bne.n	800b600 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	015a      	lsls	r2, r3, #5
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	4413      	add	r3, r2
 800b5d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b5d6:	681a      	ldr	r2, [r3, #0]
 800b5d8:	683b      	ldr	r3, [r7, #0]
 800b5da:	68db      	ldr	r3, [r3, #12]
 800b5dc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	791b      	ldrb	r3, [r3, #4]
 800b5e4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b5e6:	430b      	orrs	r3, r1
 800b5e8:	4313      	orrs	r3, r2
 800b5ea:	68ba      	ldr	r2, [r7, #8]
 800b5ec:	0151      	lsls	r1, r2, #5
 800b5ee:	68fa      	ldr	r2, [r7, #12]
 800b5f0:	440a      	add	r2, r1
 800b5f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b5f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b5fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b5fe:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b600:	2300      	movs	r3, #0
}
 800b602:	4618      	mov	r0, r3
 800b604:	3714      	adds	r7, #20
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr
	...

0800b610 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b610:	b480      	push	{r7}
 800b612:	b085      	sub	sp, #20
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
 800b618:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b61e:	683b      	ldr	r3, [r7, #0]
 800b620:	781b      	ldrb	r3, [r3, #0]
 800b622:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b624:	683b      	ldr	r3, [r7, #0]
 800b626:	785b      	ldrb	r3, [r3, #1]
 800b628:	2b01      	cmp	r3, #1
 800b62a:	d161      	bne.n	800b6f0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	015a      	lsls	r2, r3, #5
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	4413      	add	r3, r2
 800b634:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b63e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b642:	d11f      	bne.n	800b684 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	015a      	lsls	r2, r3, #5
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	4413      	add	r3, r2
 800b64c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	68ba      	ldr	r2, [r7, #8]
 800b654:	0151      	lsls	r1, r2, #5
 800b656:	68fa      	ldr	r2, [r7, #12]
 800b658:	440a      	add	r2, r1
 800b65a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b65e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b662:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b664:	68bb      	ldr	r3, [r7, #8]
 800b666:	015a      	lsls	r2, r3, #5
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	4413      	add	r3, r2
 800b66c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	68ba      	ldr	r2, [r7, #8]
 800b674:	0151      	lsls	r1, r2, #5
 800b676:	68fa      	ldr	r2, [r7, #12]
 800b678:	440a      	add	r2, r1
 800b67a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b67e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b682:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b68a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b68c:	683b      	ldr	r3, [r7, #0]
 800b68e:	781b      	ldrb	r3, [r3, #0]
 800b690:	f003 030f 	and.w	r3, r3, #15
 800b694:	2101      	movs	r1, #1
 800b696:	fa01 f303 	lsl.w	r3, r1, r3
 800b69a:	b29b      	uxth	r3, r3
 800b69c:	43db      	mvns	r3, r3
 800b69e:	68f9      	ldr	r1, [r7, #12]
 800b6a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b6a4:	4013      	ands	r3, r2
 800b6a6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b6a8:	68fb      	ldr	r3, [r7, #12]
 800b6aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b6ae:	69da      	ldr	r2, [r3, #28]
 800b6b0:	683b      	ldr	r3, [r7, #0]
 800b6b2:	781b      	ldrb	r3, [r3, #0]
 800b6b4:	f003 030f 	and.w	r3, r3, #15
 800b6b8:	2101      	movs	r1, #1
 800b6ba:	fa01 f303 	lsl.w	r3, r1, r3
 800b6be:	b29b      	uxth	r3, r3
 800b6c0:	43db      	mvns	r3, r3
 800b6c2:	68f9      	ldr	r1, [r7, #12]
 800b6c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b6c8:	4013      	ands	r3, r2
 800b6ca:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	015a      	lsls	r2, r3, #5
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	4413      	add	r3, r2
 800b6d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6d8:	681a      	ldr	r2, [r3, #0]
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	0159      	lsls	r1, r3, #5
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	440b      	add	r3, r1
 800b6e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6e6:	4619      	mov	r1, r3
 800b6e8:	4b35      	ldr	r3, [pc, #212]	; (800b7c0 <USB_DeactivateEndpoint+0x1b0>)
 800b6ea:	4013      	ands	r3, r2
 800b6ec:	600b      	str	r3, [r1, #0]
 800b6ee:	e060      	b.n	800b7b2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	015a      	lsls	r2, r3, #5
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	4413      	add	r3, r2
 800b6f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b702:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b706:	d11f      	bne.n	800b748 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	015a      	lsls	r2, r3, #5
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	4413      	add	r3, r2
 800b710:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	68ba      	ldr	r2, [r7, #8]
 800b718:	0151      	lsls	r1, r2, #5
 800b71a:	68fa      	ldr	r2, [r7, #12]
 800b71c:	440a      	add	r2, r1
 800b71e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b722:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b726:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b728:	68bb      	ldr	r3, [r7, #8]
 800b72a:	015a      	lsls	r2, r3, #5
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	4413      	add	r3, r2
 800b730:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	68ba      	ldr	r2, [r7, #8]
 800b738:	0151      	lsls	r1, r2, #5
 800b73a:	68fa      	ldr	r2, [r7, #12]
 800b73c:	440a      	add	r2, r1
 800b73e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b742:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b746:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b74e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	781b      	ldrb	r3, [r3, #0]
 800b754:	f003 030f 	and.w	r3, r3, #15
 800b758:	2101      	movs	r1, #1
 800b75a:	fa01 f303 	lsl.w	r3, r1, r3
 800b75e:	041b      	lsls	r3, r3, #16
 800b760:	43db      	mvns	r3, r3
 800b762:	68f9      	ldr	r1, [r7, #12]
 800b764:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b768:	4013      	ands	r3, r2
 800b76a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b772:	69da      	ldr	r2, [r3, #28]
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	781b      	ldrb	r3, [r3, #0]
 800b778:	f003 030f 	and.w	r3, r3, #15
 800b77c:	2101      	movs	r1, #1
 800b77e:	fa01 f303 	lsl.w	r3, r1, r3
 800b782:	041b      	lsls	r3, r3, #16
 800b784:	43db      	mvns	r3, r3
 800b786:	68f9      	ldr	r1, [r7, #12]
 800b788:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b78c:	4013      	ands	r3, r2
 800b78e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b790:	68bb      	ldr	r3, [r7, #8]
 800b792:	015a      	lsls	r2, r3, #5
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	4413      	add	r3, r2
 800b798:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b79c:	681a      	ldr	r2, [r3, #0]
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	0159      	lsls	r1, r3, #5
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	440b      	add	r3, r1
 800b7a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b7aa:	4619      	mov	r1, r3
 800b7ac:	4b05      	ldr	r3, [pc, #20]	; (800b7c4 <USB_DeactivateEndpoint+0x1b4>)
 800b7ae:	4013      	ands	r3, r2
 800b7b0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b7b2:	2300      	movs	r3, #0
}
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	3714      	adds	r7, #20
 800b7b8:	46bd      	mov	sp, r7
 800b7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7be:	4770      	bx	lr
 800b7c0:	ec337800 	.word	0xec337800
 800b7c4:	eff37800 	.word	0xeff37800

0800b7c8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b08a      	sub	sp, #40	; 0x28
 800b7cc:	af02      	add	r7, sp, #8
 800b7ce:	60f8      	str	r0, [r7, #12]
 800b7d0:	60b9      	str	r1, [r7, #8]
 800b7d2:	4613      	mov	r3, r2
 800b7d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	781b      	ldrb	r3, [r3, #0]
 800b7de:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b7e0:	68bb      	ldr	r3, [r7, #8]
 800b7e2:	785b      	ldrb	r3, [r3, #1]
 800b7e4:	2b01      	cmp	r3, #1
 800b7e6:	f040 815c 	bne.w	800baa2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b7ea:	68bb      	ldr	r3, [r7, #8]
 800b7ec:	699b      	ldr	r3, [r3, #24]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d132      	bne.n	800b858 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b7f2:	69bb      	ldr	r3, [r7, #24]
 800b7f4:	015a      	lsls	r2, r3, #5
 800b7f6:	69fb      	ldr	r3, [r7, #28]
 800b7f8:	4413      	add	r3, r2
 800b7fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b7fe:	691b      	ldr	r3, [r3, #16]
 800b800:	69ba      	ldr	r2, [r7, #24]
 800b802:	0151      	lsls	r1, r2, #5
 800b804:	69fa      	ldr	r2, [r7, #28]
 800b806:	440a      	add	r2, r1
 800b808:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b80c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b810:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b814:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b816:	69bb      	ldr	r3, [r7, #24]
 800b818:	015a      	lsls	r2, r3, #5
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	4413      	add	r3, r2
 800b81e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b822:	691b      	ldr	r3, [r3, #16]
 800b824:	69ba      	ldr	r2, [r7, #24]
 800b826:	0151      	lsls	r1, r2, #5
 800b828:	69fa      	ldr	r2, [r7, #28]
 800b82a:	440a      	add	r2, r1
 800b82c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b830:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b834:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b836:	69bb      	ldr	r3, [r7, #24]
 800b838:	015a      	lsls	r2, r3, #5
 800b83a:	69fb      	ldr	r3, [r7, #28]
 800b83c:	4413      	add	r3, r2
 800b83e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b842:	691b      	ldr	r3, [r3, #16]
 800b844:	69ba      	ldr	r2, [r7, #24]
 800b846:	0151      	lsls	r1, r2, #5
 800b848:	69fa      	ldr	r2, [r7, #28]
 800b84a:	440a      	add	r2, r1
 800b84c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b850:	0cdb      	lsrs	r3, r3, #19
 800b852:	04db      	lsls	r3, r3, #19
 800b854:	6113      	str	r3, [r2, #16]
 800b856:	e074      	b.n	800b942 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b858:	69bb      	ldr	r3, [r7, #24]
 800b85a:	015a      	lsls	r2, r3, #5
 800b85c:	69fb      	ldr	r3, [r7, #28]
 800b85e:	4413      	add	r3, r2
 800b860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b864:	691b      	ldr	r3, [r3, #16]
 800b866:	69ba      	ldr	r2, [r7, #24]
 800b868:	0151      	lsls	r1, r2, #5
 800b86a:	69fa      	ldr	r2, [r7, #28]
 800b86c:	440a      	add	r2, r1
 800b86e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b872:	0cdb      	lsrs	r3, r3, #19
 800b874:	04db      	lsls	r3, r3, #19
 800b876:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b878:	69bb      	ldr	r3, [r7, #24]
 800b87a:	015a      	lsls	r2, r3, #5
 800b87c:	69fb      	ldr	r3, [r7, #28]
 800b87e:	4413      	add	r3, r2
 800b880:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b884:	691b      	ldr	r3, [r3, #16]
 800b886:	69ba      	ldr	r2, [r7, #24]
 800b888:	0151      	lsls	r1, r2, #5
 800b88a:	69fa      	ldr	r2, [r7, #28]
 800b88c:	440a      	add	r2, r1
 800b88e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b892:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800b896:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800b89a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b89c:	69bb      	ldr	r3, [r7, #24]
 800b89e:	015a      	lsls	r2, r3, #5
 800b8a0:	69fb      	ldr	r3, [r7, #28]
 800b8a2:	4413      	add	r3, r2
 800b8a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8a8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800b8aa:	68bb      	ldr	r3, [r7, #8]
 800b8ac:	6999      	ldr	r1, [r3, #24]
 800b8ae:	68bb      	ldr	r3, [r7, #8]
 800b8b0:	68db      	ldr	r3, [r3, #12]
 800b8b2:	440b      	add	r3, r1
 800b8b4:	1e59      	subs	r1, r3, #1
 800b8b6:	68bb      	ldr	r3, [r7, #8]
 800b8b8:	68db      	ldr	r3, [r3, #12]
 800b8ba:	fbb1 f3f3 	udiv	r3, r1, r3
 800b8be:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800b8c0:	4b9d      	ldr	r3, [pc, #628]	; (800bb38 <USB_EPStartXfer+0x370>)
 800b8c2:	400b      	ands	r3, r1
 800b8c4:	69b9      	ldr	r1, [r7, #24]
 800b8c6:	0148      	lsls	r0, r1, #5
 800b8c8:	69f9      	ldr	r1, [r7, #28]
 800b8ca:	4401      	add	r1, r0
 800b8cc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b8d0:	4313      	orrs	r3, r2
 800b8d2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b8d4:	69bb      	ldr	r3, [r7, #24]
 800b8d6:	015a      	lsls	r2, r3, #5
 800b8d8:	69fb      	ldr	r3, [r7, #28]
 800b8da:	4413      	add	r3, r2
 800b8dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b8e0:	691a      	ldr	r2, [r3, #16]
 800b8e2:	68bb      	ldr	r3, [r7, #8]
 800b8e4:	699b      	ldr	r3, [r3, #24]
 800b8e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b8ea:	69b9      	ldr	r1, [r7, #24]
 800b8ec:	0148      	lsls	r0, r1, #5
 800b8ee:	69f9      	ldr	r1, [r7, #28]
 800b8f0:	4401      	add	r1, r0
 800b8f2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b8f6:	4313      	orrs	r3, r2
 800b8f8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	791b      	ldrb	r3, [r3, #4]
 800b8fe:	2b01      	cmp	r3, #1
 800b900:	d11f      	bne.n	800b942 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b902:	69bb      	ldr	r3, [r7, #24]
 800b904:	015a      	lsls	r2, r3, #5
 800b906:	69fb      	ldr	r3, [r7, #28]
 800b908:	4413      	add	r3, r2
 800b90a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b90e:	691b      	ldr	r3, [r3, #16]
 800b910:	69ba      	ldr	r2, [r7, #24]
 800b912:	0151      	lsls	r1, r2, #5
 800b914:	69fa      	ldr	r2, [r7, #28]
 800b916:	440a      	add	r2, r1
 800b918:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b91c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800b920:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800b922:	69bb      	ldr	r3, [r7, #24]
 800b924:	015a      	lsls	r2, r3, #5
 800b926:	69fb      	ldr	r3, [r7, #28]
 800b928:	4413      	add	r3, r2
 800b92a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b92e:	691b      	ldr	r3, [r3, #16]
 800b930:	69ba      	ldr	r2, [r7, #24]
 800b932:	0151      	lsls	r1, r2, #5
 800b934:	69fa      	ldr	r2, [r7, #28]
 800b936:	440a      	add	r2, r1
 800b938:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b93c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b940:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800b942:	79fb      	ldrb	r3, [r7, #7]
 800b944:	2b01      	cmp	r3, #1
 800b946:	d14b      	bne.n	800b9e0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	695b      	ldr	r3, [r3, #20]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d009      	beq.n	800b964 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b950:	69bb      	ldr	r3, [r7, #24]
 800b952:	015a      	lsls	r2, r3, #5
 800b954:	69fb      	ldr	r3, [r7, #28]
 800b956:	4413      	add	r3, r2
 800b958:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b95c:	461a      	mov	r2, r3
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	695b      	ldr	r3, [r3, #20]
 800b962:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	791b      	ldrb	r3, [r3, #4]
 800b968:	2b01      	cmp	r3, #1
 800b96a:	d128      	bne.n	800b9be <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b96c:	69fb      	ldr	r3, [r7, #28]
 800b96e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b972:	689b      	ldr	r3, [r3, #8]
 800b974:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d110      	bne.n	800b99e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b97c:	69bb      	ldr	r3, [r7, #24]
 800b97e:	015a      	lsls	r2, r3, #5
 800b980:	69fb      	ldr	r3, [r7, #28]
 800b982:	4413      	add	r3, r2
 800b984:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	69ba      	ldr	r2, [r7, #24]
 800b98c:	0151      	lsls	r1, r2, #5
 800b98e:	69fa      	ldr	r2, [r7, #28]
 800b990:	440a      	add	r2, r1
 800b992:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b996:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b99a:	6013      	str	r3, [r2, #0]
 800b99c:	e00f      	b.n	800b9be <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b99e:	69bb      	ldr	r3, [r7, #24]
 800b9a0:	015a      	lsls	r2, r3, #5
 800b9a2:	69fb      	ldr	r3, [r7, #28]
 800b9a4:	4413      	add	r3, r2
 800b9a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	69ba      	ldr	r2, [r7, #24]
 800b9ae:	0151      	lsls	r1, r2, #5
 800b9b0:	69fa      	ldr	r2, [r7, #28]
 800b9b2:	440a      	add	r2, r1
 800b9b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b9bc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b9be:	69bb      	ldr	r3, [r7, #24]
 800b9c0:	015a      	lsls	r2, r3, #5
 800b9c2:	69fb      	ldr	r3, [r7, #28]
 800b9c4:	4413      	add	r3, r2
 800b9c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	69ba      	ldr	r2, [r7, #24]
 800b9ce:	0151      	lsls	r1, r2, #5
 800b9d0:	69fa      	ldr	r2, [r7, #28]
 800b9d2:	440a      	add	r2, r1
 800b9d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9d8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b9dc:	6013      	str	r3, [r2, #0]
 800b9de:	e133      	b.n	800bc48 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b9e0:	69bb      	ldr	r3, [r7, #24]
 800b9e2:	015a      	lsls	r2, r3, #5
 800b9e4:	69fb      	ldr	r3, [r7, #28]
 800b9e6:	4413      	add	r3, r2
 800b9e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	69ba      	ldr	r2, [r7, #24]
 800b9f0:	0151      	lsls	r1, r2, #5
 800b9f2:	69fa      	ldr	r2, [r7, #28]
 800b9f4:	440a      	add	r2, r1
 800b9f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b9fa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b9fe:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	791b      	ldrb	r3, [r3, #4]
 800ba04:	2b01      	cmp	r3, #1
 800ba06:	d015      	beq.n	800ba34 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	699b      	ldr	r3, [r3, #24]
 800ba0c:	2b00      	cmp	r3, #0
 800ba0e:	f000 811b 	beq.w	800bc48 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ba12:	69fb      	ldr	r3, [r7, #28]
 800ba14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	781b      	ldrb	r3, [r3, #0]
 800ba1e:	f003 030f 	and.w	r3, r3, #15
 800ba22:	2101      	movs	r1, #1
 800ba24:	fa01 f303 	lsl.w	r3, r1, r3
 800ba28:	69f9      	ldr	r1, [r7, #28]
 800ba2a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	634b      	str	r3, [r1, #52]	; 0x34
 800ba32:	e109      	b.n	800bc48 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ba34:	69fb      	ldr	r3, [r7, #28]
 800ba36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba3a:	689b      	ldr	r3, [r3, #8]
 800ba3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d110      	bne.n	800ba66 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ba44:	69bb      	ldr	r3, [r7, #24]
 800ba46:	015a      	lsls	r2, r3, #5
 800ba48:	69fb      	ldr	r3, [r7, #28]
 800ba4a:	4413      	add	r3, r2
 800ba4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	69ba      	ldr	r2, [r7, #24]
 800ba54:	0151      	lsls	r1, r2, #5
 800ba56:	69fa      	ldr	r2, [r7, #28]
 800ba58:	440a      	add	r2, r1
 800ba5a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba5e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ba62:	6013      	str	r3, [r2, #0]
 800ba64:	e00f      	b.n	800ba86 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ba66:	69bb      	ldr	r3, [r7, #24]
 800ba68:	015a      	lsls	r2, r3, #5
 800ba6a:	69fb      	ldr	r3, [r7, #28]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	69ba      	ldr	r2, [r7, #24]
 800ba76:	0151      	lsls	r1, r2, #5
 800ba78:	69fa      	ldr	r2, [r7, #28]
 800ba7a:	440a      	add	r2, r1
 800ba7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ba80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ba84:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	6919      	ldr	r1, [r3, #16]
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	781a      	ldrb	r2, [r3, #0]
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	699b      	ldr	r3, [r3, #24]
 800ba92:	b298      	uxth	r0, r3
 800ba94:	79fb      	ldrb	r3, [r7, #7]
 800ba96:	9300      	str	r3, [sp, #0]
 800ba98:	4603      	mov	r3, r0
 800ba9a:	68f8      	ldr	r0, [r7, #12]
 800ba9c:	f000 fade 	bl	800c05c <USB_WritePacket>
 800baa0:	e0d2      	b.n	800bc48 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800baa2:	69bb      	ldr	r3, [r7, #24]
 800baa4:	015a      	lsls	r2, r3, #5
 800baa6:	69fb      	ldr	r3, [r7, #28]
 800baa8:	4413      	add	r3, r2
 800baaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800baae:	691b      	ldr	r3, [r3, #16]
 800bab0:	69ba      	ldr	r2, [r7, #24]
 800bab2:	0151      	lsls	r1, r2, #5
 800bab4:	69fa      	ldr	r2, [r7, #28]
 800bab6:	440a      	add	r2, r1
 800bab8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800babc:	0cdb      	lsrs	r3, r3, #19
 800babe:	04db      	lsls	r3, r3, #19
 800bac0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800bac2:	69bb      	ldr	r3, [r7, #24]
 800bac4:	015a      	lsls	r2, r3, #5
 800bac6:	69fb      	ldr	r3, [r7, #28]
 800bac8:	4413      	add	r3, r2
 800baca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bace:	691b      	ldr	r3, [r3, #16]
 800bad0:	69ba      	ldr	r2, [r7, #24]
 800bad2:	0151      	lsls	r1, r2, #5
 800bad4:	69fa      	ldr	r2, [r7, #28]
 800bad6:	440a      	add	r2, r1
 800bad8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800badc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bae0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bae4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800bae6:	68bb      	ldr	r3, [r7, #8]
 800bae8:	699b      	ldr	r3, [r3, #24]
 800baea:	2b00      	cmp	r3, #0
 800baec:	d126      	bne.n	800bb3c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800baee:	69bb      	ldr	r3, [r7, #24]
 800baf0:	015a      	lsls	r2, r3, #5
 800baf2:	69fb      	ldr	r3, [r7, #28]
 800baf4:	4413      	add	r3, r2
 800baf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bafa:	691a      	ldr	r2, [r3, #16]
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	68db      	ldr	r3, [r3, #12]
 800bb00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb04:	69b9      	ldr	r1, [r7, #24]
 800bb06:	0148      	lsls	r0, r1, #5
 800bb08:	69f9      	ldr	r1, [r7, #28]
 800bb0a:	4401      	add	r1, r0
 800bb0c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bb10:	4313      	orrs	r3, r2
 800bb12:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bb14:	69bb      	ldr	r3, [r7, #24]
 800bb16:	015a      	lsls	r2, r3, #5
 800bb18:	69fb      	ldr	r3, [r7, #28]
 800bb1a:	4413      	add	r3, r2
 800bb1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb20:	691b      	ldr	r3, [r3, #16]
 800bb22:	69ba      	ldr	r2, [r7, #24]
 800bb24:	0151      	lsls	r1, r2, #5
 800bb26:	69fa      	ldr	r2, [r7, #28]
 800bb28:	440a      	add	r2, r1
 800bb2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bb2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bb32:	6113      	str	r3, [r2, #16]
 800bb34:	e03a      	b.n	800bbac <USB_EPStartXfer+0x3e4>
 800bb36:	bf00      	nop
 800bb38:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800bb3c:	68bb      	ldr	r3, [r7, #8]
 800bb3e:	699a      	ldr	r2, [r3, #24]
 800bb40:	68bb      	ldr	r3, [r7, #8]
 800bb42:	68db      	ldr	r3, [r3, #12]
 800bb44:	4413      	add	r3, r2
 800bb46:	1e5a      	subs	r2, r3, #1
 800bb48:	68bb      	ldr	r3, [r7, #8]
 800bb4a:	68db      	ldr	r3, [r3, #12]
 800bb4c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb50:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	68db      	ldr	r3, [r3, #12]
 800bb56:	8afa      	ldrh	r2, [r7, #22]
 800bb58:	fb03 f202 	mul.w	r2, r3, r2
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bb60:	69bb      	ldr	r3, [r7, #24]
 800bb62:	015a      	lsls	r2, r3, #5
 800bb64:	69fb      	ldr	r3, [r7, #28]
 800bb66:	4413      	add	r3, r2
 800bb68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb6c:	691a      	ldr	r2, [r3, #16]
 800bb6e:	8afb      	ldrh	r3, [r7, #22]
 800bb70:	04d9      	lsls	r1, r3, #19
 800bb72:	4b38      	ldr	r3, [pc, #224]	; (800bc54 <USB_EPStartXfer+0x48c>)
 800bb74:	400b      	ands	r3, r1
 800bb76:	69b9      	ldr	r1, [r7, #24]
 800bb78:	0148      	lsls	r0, r1, #5
 800bb7a:	69f9      	ldr	r1, [r7, #28]
 800bb7c:	4401      	add	r1, r0
 800bb7e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bb82:	4313      	orrs	r3, r2
 800bb84:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800bb86:	69bb      	ldr	r3, [r7, #24]
 800bb88:	015a      	lsls	r2, r3, #5
 800bb8a:	69fb      	ldr	r3, [r7, #28]
 800bb8c:	4413      	add	r3, r2
 800bb8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb92:	691a      	ldr	r2, [r3, #16]
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	69db      	ldr	r3, [r3, #28]
 800bb98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb9c:	69b9      	ldr	r1, [r7, #24]
 800bb9e:	0148      	lsls	r0, r1, #5
 800bba0:	69f9      	ldr	r1, [r7, #28]
 800bba2:	4401      	add	r1, r0
 800bba4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800bba8:	4313      	orrs	r3, r2
 800bbaa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800bbac:	79fb      	ldrb	r3, [r7, #7]
 800bbae:	2b01      	cmp	r3, #1
 800bbb0:	d10d      	bne.n	800bbce <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bbb2:	68bb      	ldr	r3, [r7, #8]
 800bbb4:	691b      	ldr	r3, [r3, #16]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d009      	beq.n	800bbce <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	6919      	ldr	r1, [r3, #16]
 800bbbe:	69bb      	ldr	r3, [r7, #24]
 800bbc0:	015a      	lsls	r2, r3, #5
 800bbc2:	69fb      	ldr	r3, [r7, #28]
 800bbc4:	4413      	add	r3, r2
 800bbc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbca:	460a      	mov	r2, r1
 800bbcc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	791b      	ldrb	r3, [r3, #4]
 800bbd2:	2b01      	cmp	r3, #1
 800bbd4:	d128      	bne.n	800bc28 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bbd6:	69fb      	ldr	r3, [r7, #28]
 800bbd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bbdc:	689b      	ldr	r3, [r3, #8]
 800bbde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d110      	bne.n	800bc08 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bbe6:	69bb      	ldr	r3, [r7, #24]
 800bbe8:	015a      	lsls	r2, r3, #5
 800bbea:	69fb      	ldr	r3, [r7, #28]
 800bbec:	4413      	add	r3, r2
 800bbee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	69ba      	ldr	r2, [r7, #24]
 800bbf6:	0151      	lsls	r1, r2, #5
 800bbf8:	69fa      	ldr	r2, [r7, #28]
 800bbfa:	440a      	add	r2, r1
 800bbfc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bc00:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bc04:	6013      	str	r3, [r2, #0]
 800bc06:	e00f      	b.n	800bc28 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bc08:	69bb      	ldr	r3, [r7, #24]
 800bc0a:	015a      	lsls	r2, r3, #5
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	4413      	add	r3, r2
 800bc10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	69ba      	ldr	r2, [r7, #24]
 800bc18:	0151      	lsls	r1, r2, #5
 800bc1a:	69fa      	ldr	r2, [r7, #28]
 800bc1c:	440a      	add	r2, r1
 800bc1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bc22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc26:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bc28:	69bb      	ldr	r3, [r7, #24]
 800bc2a:	015a      	lsls	r2, r3, #5
 800bc2c:	69fb      	ldr	r3, [r7, #28]
 800bc2e:	4413      	add	r3, r2
 800bc30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	69ba      	ldr	r2, [r7, #24]
 800bc38:	0151      	lsls	r1, r2, #5
 800bc3a:	69fa      	ldr	r2, [r7, #28]
 800bc3c:	440a      	add	r2, r1
 800bc3e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bc42:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bc46:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bc48:	2300      	movs	r3, #0
}
 800bc4a:	4618      	mov	r0, r3
 800bc4c:	3720      	adds	r7, #32
 800bc4e:	46bd      	mov	sp, r7
 800bc50:	bd80      	pop	{r7, pc}
 800bc52:	bf00      	nop
 800bc54:	1ff80000 	.word	0x1ff80000

0800bc58 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800bc58:	b480      	push	{r7}
 800bc5a:	b087      	sub	sp, #28
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	60f8      	str	r0, [r7, #12]
 800bc60:	60b9      	str	r1, [r7, #8]
 800bc62:	4613      	mov	r3, r2
 800bc64:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800bc6a:	68bb      	ldr	r3, [r7, #8]
 800bc6c:	781b      	ldrb	r3, [r3, #0]
 800bc6e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	785b      	ldrb	r3, [r3, #1]
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	f040 80ce 	bne.w	800be16 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	699b      	ldr	r3, [r3, #24]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d132      	bne.n	800bce8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bc82:	693b      	ldr	r3, [r7, #16]
 800bc84:	015a      	lsls	r2, r3, #5
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	4413      	add	r3, r2
 800bc8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc8e:	691b      	ldr	r3, [r3, #16]
 800bc90:	693a      	ldr	r2, [r7, #16]
 800bc92:	0151      	lsls	r1, r2, #5
 800bc94:	697a      	ldr	r2, [r7, #20]
 800bc96:	440a      	add	r2, r1
 800bc98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc9c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bca0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bca4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bca6:	693b      	ldr	r3, [r7, #16]
 800bca8:	015a      	lsls	r2, r3, #5
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	4413      	add	r3, r2
 800bcae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcb2:	691b      	ldr	r3, [r3, #16]
 800bcb4:	693a      	ldr	r2, [r7, #16]
 800bcb6:	0151      	lsls	r1, r2, #5
 800bcb8:	697a      	ldr	r2, [r7, #20]
 800bcba:	440a      	add	r2, r1
 800bcbc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bcc0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bcc4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bcc6:	693b      	ldr	r3, [r7, #16]
 800bcc8:	015a      	lsls	r2, r3, #5
 800bcca:	697b      	ldr	r3, [r7, #20]
 800bccc:	4413      	add	r3, r2
 800bcce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcd2:	691b      	ldr	r3, [r3, #16]
 800bcd4:	693a      	ldr	r2, [r7, #16]
 800bcd6:	0151      	lsls	r1, r2, #5
 800bcd8:	697a      	ldr	r2, [r7, #20]
 800bcda:	440a      	add	r2, r1
 800bcdc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bce0:	0cdb      	lsrs	r3, r3, #19
 800bce2:	04db      	lsls	r3, r3, #19
 800bce4:	6113      	str	r3, [r2, #16]
 800bce6:	e04e      	b.n	800bd86 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	015a      	lsls	r2, r3, #5
 800bcec:	697b      	ldr	r3, [r7, #20]
 800bcee:	4413      	add	r3, r2
 800bcf0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcf4:	691b      	ldr	r3, [r3, #16]
 800bcf6:	693a      	ldr	r2, [r7, #16]
 800bcf8:	0151      	lsls	r1, r2, #5
 800bcfa:	697a      	ldr	r2, [r7, #20]
 800bcfc:	440a      	add	r2, r1
 800bcfe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd02:	0cdb      	lsrs	r3, r3, #19
 800bd04:	04db      	lsls	r3, r3, #19
 800bd06:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	015a      	lsls	r2, r3, #5
 800bd0c:	697b      	ldr	r3, [r7, #20]
 800bd0e:	4413      	add	r3, r2
 800bd10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd14:	691b      	ldr	r3, [r3, #16]
 800bd16:	693a      	ldr	r2, [r7, #16]
 800bd18:	0151      	lsls	r1, r2, #5
 800bd1a:	697a      	ldr	r2, [r7, #20]
 800bd1c:	440a      	add	r2, r1
 800bd1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd22:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bd26:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bd2a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	699a      	ldr	r2, [r3, #24]
 800bd30:	68bb      	ldr	r3, [r7, #8]
 800bd32:	68db      	ldr	r3, [r3, #12]
 800bd34:	429a      	cmp	r2, r3
 800bd36:	d903      	bls.n	800bd40 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800bd38:	68bb      	ldr	r3, [r7, #8]
 800bd3a:	68da      	ldr	r2, [r3, #12]
 800bd3c:	68bb      	ldr	r3, [r7, #8]
 800bd3e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bd40:	693b      	ldr	r3, [r7, #16]
 800bd42:	015a      	lsls	r2, r3, #5
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	4413      	add	r3, r2
 800bd48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd4c:	691b      	ldr	r3, [r3, #16]
 800bd4e:	693a      	ldr	r2, [r7, #16]
 800bd50:	0151      	lsls	r1, r2, #5
 800bd52:	697a      	ldr	r2, [r7, #20]
 800bd54:	440a      	add	r2, r1
 800bd56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd5a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bd5e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	015a      	lsls	r2, r3, #5
 800bd64:	697b      	ldr	r3, [r7, #20]
 800bd66:	4413      	add	r3, r2
 800bd68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd6c:	691a      	ldr	r2, [r3, #16]
 800bd6e:	68bb      	ldr	r3, [r7, #8]
 800bd70:	699b      	ldr	r3, [r3, #24]
 800bd72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bd76:	6939      	ldr	r1, [r7, #16]
 800bd78:	0148      	lsls	r0, r1, #5
 800bd7a:	6979      	ldr	r1, [r7, #20]
 800bd7c:	4401      	add	r1, r0
 800bd7e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bd82:	4313      	orrs	r3, r2
 800bd84:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800bd86:	79fb      	ldrb	r3, [r7, #7]
 800bd88:	2b01      	cmp	r3, #1
 800bd8a:	d11e      	bne.n	800bdca <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bd8c:	68bb      	ldr	r3, [r7, #8]
 800bd8e:	695b      	ldr	r3, [r3, #20]
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d009      	beq.n	800bda8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bd94:	693b      	ldr	r3, [r7, #16]
 800bd96:	015a      	lsls	r2, r3, #5
 800bd98:	697b      	ldr	r3, [r7, #20]
 800bd9a:	4413      	add	r3, r2
 800bd9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bda0:	461a      	mov	r2, r3
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	695b      	ldr	r3, [r3, #20]
 800bda6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bda8:	693b      	ldr	r3, [r7, #16]
 800bdaa:	015a      	lsls	r2, r3, #5
 800bdac:	697b      	ldr	r3, [r7, #20]
 800bdae:	4413      	add	r3, r2
 800bdb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	693a      	ldr	r2, [r7, #16]
 800bdb8:	0151      	lsls	r1, r2, #5
 800bdba:	697a      	ldr	r2, [r7, #20]
 800bdbc:	440a      	add	r2, r1
 800bdbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bdc2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bdc6:	6013      	str	r3, [r2, #0]
 800bdc8:	e097      	b.n	800befa <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bdca:	693b      	ldr	r3, [r7, #16]
 800bdcc:	015a      	lsls	r2, r3, #5
 800bdce:	697b      	ldr	r3, [r7, #20]
 800bdd0:	4413      	add	r3, r2
 800bdd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	693a      	ldr	r2, [r7, #16]
 800bdda:	0151      	lsls	r1, r2, #5
 800bddc:	697a      	ldr	r2, [r7, #20]
 800bdde:	440a      	add	r2, r1
 800bde0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bde4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bde8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800bdea:	68bb      	ldr	r3, [r7, #8]
 800bdec:	699b      	ldr	r3, [r3, #24]
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	f000 8083 	beq.w	800befa <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bdf4:	697b      	ldr	r3, [r7, #20]
 800bdf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bdfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bdfc:	68bb      	ldr	r3, [r7, #8]
 800bdfe:	781b      	ldrb	r3, [r3, #0]
 800be00:	f003 030f 	and.w	r3, r3, #15
 800be04:	2101      	movs	r1, #1
 800be06:	fa01 f303 	lsl.w	r3, r1, r3
 800be0a:	6979      	ldr	r1, [r7, #20]
 800be0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be10:	4313      	orrs	r3, r2
 800be12:	634b      	str	r3, [r1, #52]	; 0x34
 800be14:	e071      	b.n	800befa <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800be16:	693b      	ldr	r3, [r7, #16]
 800be18:	015a      	lsls	r2, r3, #5
 800be1a:	697b      	ldr	r3, [r7, #20]
 800be1c:	4413      	add	r3, r2
 800be1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be22:	691b      	ldr	r3, [r3, #16]
 800be24:	693a      	ldr	r2, [r7, #16]
 800be26:	0151      	lsls	r1, r2, #5
 800be28:	697a      	ldr	r2, [r7, #20]
 800be2a:	440a      	add	r2, r1
 800be2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800be30:	0cdb      	lsrs	r3, r3, #19
 800be32:	04db      	lsls	r3, r3, #19
 800be34:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	015a      	lsls	r2, r3, #5
 800be3a:	697b      	ldr	r3, [r7, #20]
 800be3c:	4413      	add	r3, r2
 800be3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be42:	691b      	ldr	r3, [r3, #16]
 800be44:	693a      	ldr	r2, [r7, #16]
 800be46:	0151      	lsls	r1, r2, #5
 800be48:	697a      	ldr	r2, [r7, #20]
 800be4a:	440a      	add	r2, r1
 800be4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800be50:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800be54:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800be58:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	699b      	ldr	r3, [r3, #24]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d003      	beq.n	800be6a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800be62:	68bb      	ldr	r3, [r7, #8]
 800be64:	68da      	ldr	r2, [r3, #12]
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800be6a:	68bb      	ldr	r3, [r7, #8]
 800be6c:	68da      	ldr	r2, [r3, #12]
 800be6e:	68bb      	ldr	r3, [r7, #8]
 800be70:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800be72:	693b      	ldr	r3, [r7, #16]
 800be74:	015a      	lsls	r2, r3, #5
 800be76:	697b      	ldr	r3, [r7, #20]
 800be78:	4413      	add	r3, r2
 800be7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be7e:	691b      	ldr	r3, [r3, #16]
 800be80:	693a      	ldr	r2, [r7, #16]
 800be82:	0151      	lsls	r1, r2, #5
 800be84:	697a      	ldr	r2, [r7, #20]
 800be86:	440a      	add	r2, r1
 800be88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800be8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800be90:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800be92:	693b      	ldr	r3, [r7, #16]
 800be94:	015a      	lsls	r2, r3, #5
 800be96:	697b      	ldr	r3, [r7, #20]
 800be98:	4413      	add	r3, r2
 800be9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be9e:	691a      	ldr	r2, [r3, #16]
 800bea0:	68bb      	ldr	r3, [r7, #8]
 800bea2:	69db      	ldr	r3, [r3, #28]
 800bea4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bea8:	6939      	ldr	r1, [r7, #16]
 800beaa:	0148      	lsls	r0, r1, #5
 800beac:	6979      	ldr	r1, [r7, #20]
 800beae:	4401      	add	r1, r0
 800beb0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800beb4:	4313      	orrs	r3, r2
 800beb6:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800beb8:	79fb      	ldrb	r3, [r7, #7]
 800beba:	2b01      	cmp	r3, #1
 800bebc:	d10d      	bne.n	800beda <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bebe:	68bb      	ldr	r3, [r7, #8]
 800bec0:	691b      	ldr	r3, [r3, #16]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d009      	beq.n	800beda <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bec6:	68bb      	ldr	r3, [r7, #8]
 800bec8:	6919      	ldr	r1, [r3, #16]
 800beca:	693b      	ldr	r3, [r7, #16]
 800becc:	015a      	lsls	r2, r3, #5
 800bece:	697b      	ldr	r3, [r7, #20]
 800bed0:	4413      	add	r3, r2
 800bed2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bed6:	460a      	mov	r2, r1
 800bed8:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800beda:	693b      	ldr	r3, [r7, #16]
 800bedc:	015a      	lsls	r2, r3, #5
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	4413      	add	r3, r2
 800bee2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	693a      	ldr	r2, [r7, #16]
 800beea:	0151      	lsls	r1, r2, #5
 800beec:	697a      	ldr	r2, [r7, #20]
 800beee:	440a      	add	r2, r1
 800bef0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bef4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800bef8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800befa:	2300      	movs	r3, #0
}
 800befc:	4618      	mov	r0, r3
 800befe:	371c      	adds	r7, #28
 800bf00:	46bd      	mov	sp, r7
 800bf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf06:	4770      	bx	lr

0800bf08 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bf08:	b480      	push	{r7}
 800bf0a:	b087      	sub	sp, #28
 800bf0c:	af00      	add	r7, sp, #0
 800bf0e:	6078      	str	r0, [r7, #4]
 800bf10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bf12:	2300      	movs	r3, #0
 800bf14:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800bf16:	2300      	movs	r3, #0
 800bf18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800bf1e:	683b      	ldr	r3, [r7, #0]
 800bf20:	785b      	ldrb	r3, [r3, #1]
 800bf22:	2b01      	cmp	r3, #1
 800bf24:	d14a      	bne.n	800bfbc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bf26:	683b      	ldr	r3, [r7, #0]
 800bf28:	781b      	ldrb	r3, [r3, #0]
 800bf2a:	015a      	lsls	r2, r3, #5
 800bf2c:	693b      	ldr	r3, [r7, #16]
 800bf2e:	4413      	add	r3, r2
 800bf30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bf3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bf3e:	f040 8086 	bne.w	800c04e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	781b      	ldrb	r3, [r3, #0]
 800bf46:	015a      	lsls	r2, r3, #5
 800bf48:	693b      	ldr	r3, [r7, #16]
 800bf4a:	4413      	add	r3, r2
 800bf4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf50:	681b      	ldr	r3, [r3, #0]
 800bf52:	683a      	ldr	r2, [r7, #0]
 800bf54:	7812      	ldrb	r2, [r2, #0]
 800bf56:	0151      	lsls	r1, r2, #5
 800bf58:	693a      	ldr	r2, [r7, #16]
 800bf5a:	440a      	add	r2, r1
 800bf5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf60:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bf64:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	781b      	ldrb	r3, [r3, #0]
 800bf6a:	015a      	lsls	r2, r3, #5
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	4413      	add	r3, r2
 800bf70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	683a      	ldr	r2, [r7, #0]
 800bf78:	7812      	ldrb	r2, [r2, #0]
 800bf7a:	0151      	lsls	r1, r2, #5
 800bf7c:	693a      	ldr	r2, [r7, #16]
 800bf7e:	440a      	add	r2, r1
 800bf80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bf88:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	3301      	adds	r3, #1
 800bf8e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800bf90:	68fb      	ldr	r3, [r7, #12]
 800bf92:	f242 7210 	movw	r2, #10000	; 0x2710
 800bf96:	4293      	cmp	r3, r2
 800bf98:	d902      	bls.n	800bfa0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	75fb      	strb	r3, [r7, #23]
          break;
 800bf9e:	e056      	b.n	800c04e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800bfa0:	683b      	ldr	r3, [r7, #0]
 800bfa2:	781b      	ldrb	r3, [r3, #0]
 800bfa4:	015a      	lsls	r2, r3, #5
 800bfa6:	693b      	ldr	r3, [r7, #16]
 800bfa8:	4413      	add	r3, r2
 800bfaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bfb4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bfb8:	d0e7      	beq.n	800bf8a <USB_EPStopXfer+0x82>
 800bfba:	e048      	b.n	800c04e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	781b      	ldrb	r3, [r3, #0]
 800bfc0:	015a      	lsls	r2, r3, #5
 800bfc2:	693b      	ldr	r3, [r7, #16]
 800bfc4:	4413      	add	r3, r2
 800bfc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bfd0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bfd4:	d13b      	bne.n	800c04e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800bfd6:	683b      	ldr	r3, [r7, #0]
 800bfd8:	781b      	ldrb	r3, [r3, #0]
 800bfda:	015a      	lsls	r2, r3, #5
 800bfdc:	693b      	ldr	r3, [r7, #16]
 800bfde:	4413      	add	r3, r2
 800bfe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	683a      	ldr	r2, [r7, #0]
 800bfe8:	7812      	ldrb	r2, [r2, #0]
 800bfea:	0151      	lsls	r1, r2, #5
 800bfec:	693a      	ldr	r2, [r7, #16]
 800bfee:	440a      	add	r2, r1
 800bff0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bff4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bff8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	781b      	ldrb	r3, [r3, #0]
 800bffe:	015a      	lsls	r2, r3, #5
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	4413      	add	r3, r2
 800c004:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	683a      	ldr	r2, [r7, #0]
 800c00c:	7812      	ldrb	r2, [r2, #0]
 800c00e:	0151      	lsls	r1, r2, #5
 800c010:	693a      	ldr	r2, [r7, #16]
 800c012:	440a      	add	r2, r1
 800c014:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c018:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c01c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	3301      	adds	r3, #1
 800c022:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	f242 7210 	movw	r2, #10000	; 0x2710
 800c02a:	4293      	cmp	r3, r2
 800c02c:	d902      	bls.n	800c034 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800c02e:	2301      	movs	r3, #1
 800c030:	75fb      	strb	r3, [r7, #23]
          break;
 800c032:	e00c      	b.n	800c04e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	781b      	ldrb	r3, [r3, #0]
 800c038:	015a      	lsls	r2, r3, #5
 800c03a:	693b      	ldr	r3, [r7, #16]
 800c03c:	4413      	add	r3, r2
 800c03e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c048:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c04c:	d0e7      	beq.n	800c01e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800c04e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c050:	4618      	mov	r0, r3
 800c052:	371c      	adds	r7, #28
 800c054:	46bd      	mov	sp, r7
 800c056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05a:	4770      	bx	lr

0800c05c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c05c:	b480      	push	{r7}
 800c05e:	b089      	sub	sp, #36	; 0x24
 800c060:	af00      	add	r7, sp, #0
 800c062:	60f8      	str	r0, [r7, #12]
 800c064:	60b9      	str	r1, [r7, #8]
 800c066:	4611      	mov	r1, r2
 800c068:	461a      	mov	r2, r3
 800c06a:	460b      	mov	r3, r1
 800c06c:	71fb      	strb	r3, [r7, #7]
 800c06e:	4613      	mov	r3, r2
 800c070:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c07a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d123      	bne.n	800c0ca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c082:	88bb      	ldrh	r3, [r7, #4]
 800c084:	3303      	adds	r3, #3
 800c086:	089b      	lsrs	r3, r3, #2
 800c088:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c08a:	2300      	movs	r3, #0
 800c08c:	61bb      	str	r3, [r7, #24]
 800c08e:	e018      	b.n	800c0c2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c090:	79fb      	ldrb	r3, [r7, #7]
 800c092:	031a      	lsls	r2, r3, #12
 800c094:	697b      	ldr	r3, [r7, #20]
 800c096:	4413      	add	r3, r2
 800c098:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c09c:	461a      	mov	r2, r3
 800c09e:	69fb      	ldr	r3, [r7, #28]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c0a4:	69fb      	ldr	r3, [r7, #28]
 800c0a6:	3301      	adds	r3, #1
 800c0a8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c0aa:	69fb      	ldr	r3, [r7, #28]
 800c0ac:	3301      	adds	r3, #1
 800c0ae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c0b0:	69fb      	ldr	r3, [r7, #28]
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c0b6:	69fb      	ldr	r3, [r7, #28]
 800c0b8:	3301      	adds	r3, #1
 800c0ba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c0bc:	69bb      	ldr	r3, [r7, #24]
 800c0be:	3301      	adds	r3, #1
 800c0c0:	61bb      	str	r3, [r7, #24]
 800c0c2:	69ba      	ldr	r2, [r7, #24]
 800c0c4:	693b      	ldr	r3, [r7, #16]
 800c0c6:	429a      	cmp	r2, r3
 800c0c8:	d3e2      	bcc.n	800c090 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c0ca:	2300      	movs	r3, #0
}
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	3724      	adds	r7, #36	; 0x24
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d6:	4770      	bx	lr

0800c0d8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c0d8:	b480      	push	{r7}
 800c0da:	b08b      	sub	sp, #44	; 0x2c
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	60f8      	str	r0, [r7, #12]
 800c0e0:	60b9      	str	r1, [r7, #8]
 800c0e2:	4613      	mov	r3, r2
 800c0e4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c0ea:	68bb      	ldr	r3, [r7, #8]
 800c0ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c0ee:	88fb      	ldrh	r3, [r7, #6]
 800c0f0:	089b      	lsrs	r3, r3, #2
 800c0f2:	b29b      	uxth	r3, r3
 800c0f4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c0f6:	88fb      	ldrh	r3, [r7, #6]
 800c0f8:	f003 0303 	and.w	r3, r3, #3
 800c0fc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c0fe:	2300      	movs	r3, #0
 800c100:	623b      	str	r3, [r7, #32]
 800c102:	e014      	b.n	800c12e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c104:	69bb      	ldr	r3, [r7, #24]
 800c106:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c10a:	681a      	ldr	r2, [r3, #0]
 800c10c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c10e:	601a      	str	r2, [r3, #0]
    pDest++;
 800c110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c112:	3301      	adds	r3, #1
 800c114:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c118:	3301      	adds	r3, #1
 800c11a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c11c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c11e:	3301      	adds	r3, #1
 800c120:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c124:	3301      	adds	r3, #1
 800c126:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800c128:	6a3b      	ldr	r3, [r7, #32]
 800c12a:	3301      	adds	r3, #1
 800c12c:	623b      	str	r3, [r7, #32]
 800c12e:	6a3a      	ldr	r2, [r7, #32]
 800c130:	697b      	ldr	r3, [r7, #20]
 800c132:	429a      	cmp	r2, r3
 800c134:	d3e6      	bcc.n	800c104 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c136:	8bfb      	ldrh	r3, [r7, #30]
 800c138:	2b00      	cmp	r3, #0
 800c13a:	d01e      	beq.n	800c17a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c13c:	2300      	movs	r3, #0
 800c13e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c140:	69bb      	ldr	r3, [r7, #24]
 800c142:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c146:	461a      	mov	r2, r3
 800c148:	f107 0310 	add.w	r3, r7, #16
 800c14c:	6812      	ldr	r2, [r2, #0]
 800c14e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c150:	693a      	ldr	r2, [r7, #16]
 800c152:	6a3b      	ldr	r3, [r7, #32]
 800c154:	b2db      	uxtb	r3, r3
 800c156:	00db      	lsls	r3, r3, #3
 800c158:	fa22 f303 	lsr.w	r3, r2, r3
 800c15c:	b2da      	uxtb	r2, r3
 800c15e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c160:	701a      	strb	r2, [r3, #0]
      i++;
 800c162:	6a3b      	ldr	r3, [r7, #32]
 800c164:	3301      	adds	r3, #1
 800c166:	623b      	str	r3, [r7, #32]
      pDest++;
 800c168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c16a:	3301      	adds	r3, #1
 800c16c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800c16e:	8bfb      	ldrh	r3, [r7, #30]
 800c170:	3b01      	subs	r3, #1
 800c172:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c174:	8bfb      	ldrh	r3, [r7, #30]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d1ea      	bne.n	800c150 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c17a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c17c:	4618      	mov	r0, r3
 800c17e:	372c      	adds	r7, #44	; 0x2c
 800c180:	46bd      	mov	sp, r7
 800c182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c186:	4770      	bx	lr

0800c188 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c188:	b480      	push	{r7}
 800c18a:	b085      	sub	sp, #20
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
 800c190:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c196:	683b      	ldr	r3, [r7, #0]
 800c198:	781b      	ldrb	r3, [r3, #0]
 800c19a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c19c:	683b      	ldr	r3, [r7, #0]
 800c19e:	785b      	ldrb	r3, [r3, #1]
 800c1a0:	2b01      	cmp	r3, #1
 800c1a2:	d12c      	bne.n	800c1fe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c1a4:	68bb      	ldr	r3, [r7, #8]
 800c1a6:	015a      	lsls	r2, r3, #5
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	4413      	add	r3, r2
 800c1ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	db12      	blt.n	800c1dc <USB_EPSetStall+0x54>
 800c1b6:	68bb      	ldr	r3, [r7, #8]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d00f      	beq.n	800c1dc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c1bc:	68bb      	ldr	r3, [r7, #8]
 800c1be:	015a      	lsls	r2, r3, #5
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	4413      	add	r3, r2
 800c1c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	68ba      	ldr	r2, [r7, #8]
 800c1cc:	0151      	lsls	r1, r2, #5
 800c1ce:	68fa      	ldr	r2, [r7, #12]
 800c1d0:	440a      	add	r2, r1
 800c1d2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c1d6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c1da:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	015a      	lsls	r2, r3, #5
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	4413      	add	r3, r2
 800c1e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	68ba      	ldr	r2, [r7, #8]
 800c1ec:	0151      	lsls	r1, r2, #5
 800c1ee:	68fa      	ldr	r2, [r7, #12]
 800c1f0:	440a      	add	r2, r1
 800c1f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c1f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c1fa:	6013      	str	r3, [r2, #0]
 800c1fc:	e02b      	b.n	800c256 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c1fe:	68bb      	ldr	r3, [r7, #8]
 800c200:	015a      	lsls	r2, r3, #5
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	4413      	add	r3, r2
 800c206:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	db12      	blt.n	800c236 <USB_EPSetStall+0xae>
 800c210:	68bb      	ldr	r3, [r7, #8]
 800c212:	2b00      	cmp	r3, #0
 800c214:	d00f      	beq.n	800c236 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c216:	68bb      	ldr	r3, [r7, #8]
 800c218:	015a      	lsls	r2, r3, #5
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	4413      	add	r3, r2
 800c21e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	68ba      	ldr	r2, [r7, #8]
 800c226:	0151      	lsls	r1, r2, #5
 800c228:	68fa      	ldr	r2, [r7, #12]
 800c22a:	440a      	add	r2, r1
 800c22c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c230:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c234:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c236:	68bb      	ldr	r3, [r7, #8]
 800c238:	015a      	lsls	r2, r3, #5
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	4413      	add	r3, r2
 800c23e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	68ba      	ldr	r2, [r7, #8]
 800c246:	0151      	lsls	r1, r2, #5
 800c248:	68fa      	ldr	r2, [r7, #12]
 800c24a:	440a      	add	r2, r1
 800c24c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c250:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c254:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c256:	2300      	movs	r3, #0
}
 800c258:	4618      	mov	r0, r3
 800c25a:	3714      	adds	r7, #20
 800c25c:	46bd      	mov	sp, r7
 800c25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c262:	4770      	bx	lr

0800c264 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c264:	b480      	push	{r7}
 800c266:	b085      	sub	sp, #20
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
 800c26c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	781b      	ldrb	r3, [r3, #0]
 800c276:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c278:	683b      	ldr	r3, [r7, #0]
 800c27a:	785b      	ldrb	r3, [r3, #1]
 800c27c:	2b01      	cmp	r3, #1
 800c27e:	d128      	bne.n	800c2d2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	015a      	lsls	r2, r3, #5
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	4413      	add	r3, r2
 800c288:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	68ba      	ldr	r2, [r7, #8]
 800c290:	0151      	lsls	r1, r2, #5
 800c292:	68fa      	ldr	r2, [r7, #12]
 800c294:	440a      	add	r2, r1
 800c296:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c29a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c29e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c2a0:	683b      	ldr	r3, [r7, #0]
 800c2a2:	791b      	ldrb	r3, [r3, #4]
 800c2a4:	2b03      	cmp	r3, #3
 800c2a6:	d003      	beq.n	800c2b0 <USB_EPClearStall+0x4c>
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	791b      	ldrb	r3, [r3, #4]
 800c2ac:	2b02      	cmp	r3, #2
 800c2ae:	d138      	bne.n	800c322 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c2b0:	68bb      	ldr	r3, [r7, #8]
 800c2b2:	015a      	lsls	r2, r3, #5
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	4413      	add	r3, r2
 800c2b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	68ba      	ldr	r2, [r7, #8]
 800c2c0:	0151      	lsls	r1, r2, #5
 800c2c2:	68fa      	ldr	r2, [r7, #12]
 800c2c4:	440a      	add	r2, r1
 800c2c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c2ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c2ce:	6013      	str	r3, [r2, #0]
 800c2d0:	e027      	b.n	800c322 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c2d2:	68bb      	ldr	r3, [r7, #8]
 800c2d4:	015a      	lsls	r2, r3, #5
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	4413      	add	r3, r2
 800c2da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	68ba      	ldr	r2, [r7, #8]
 800c2e2:	0151      	lsls	r1, r2, #5
 800c2e4:	68fa      	ldr	r2, [r7, #12]
 800c2e6:	440a      	add	r2, r1
 800c2e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c2ec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c2f0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	791b      	ldrb	r3, [r3, #4]
 800c2f6:	2b03      	cmp	r3, #3
 800c2f8:	d003      	beq.n	800c302 <USB_EPClearStall+0x9e>
 800c2fa:	683b      	ldr	r3, [r7, #0]
 800c2fc:	791b      	ldrb	r3, [r3, #4]
 800c2fe:	2b02      	cmp	r3, #2
 800c300:	d10f      	bne.n	800c322 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c302:	68bb      	ldr	r3, [r7, #8]
 800c304:	015a      	lsls	r2, r3, #5
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	4413      	add	r3, r2
 800c30a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	68ba      	ldr	r2, [r7, #8]
 800c312:	0151      	lsls	r1, r2, #5
 800c314:	68fa      	ldr	r2, [r7, #12]
 800c316:	440a      	add	r2, r1
 800c318:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c31c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c320:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c322:	2300      	movs	r3, #0
}
 800c324:	4618      	mov	r0, r3
 800c326:	3714      	adds	r7, #20
 800c328:	46bd      	mov	sp, r7
 800c32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c32e:	4770      	bx	lr

0800c330 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c330:	b480      	push	{r7}
 800c332:	b085      	sub	sp, #20
 800c334:	af00      	add	r7, sp, #0
 800c336:	6078      	str	r0, [r7, #4]
 800c338:	460b      	mov	r3, r1
 800c33a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	68fa      	ldr	r2, [r7, #12]
 800c34a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c34e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c352:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c35a:	681a      	ldr	r2, [r3, #0]
 800c35c:	78fb      	ldrb	r3, [r7, #3]
 800c35e:	011b      	lsls	r3, r3, #4
 800c360:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800c364:	68f9      	ldr	r1, [r7, #12]
 800c366:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c36a:	4313      	orrs	r3, r2
 800c36c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c36e:	2300      	movs	r3, #0
}
 800c370:	4618      	mov	r0, r3
 800c372:	3714      	adds	r7, #20
 800c374:	46bd      	mov	sp, r7
 800c376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37a:	4770      	bx	lr

0800c37c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c37c:	b480      	push	{r7}
 800c37e:	b085      	sub	sp, #20
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	68fa      	ldr	r2, [r7, #12]
 800c392:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c396:	f023 0303 	bic.w	r3, r3, #3
 800c39a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3a2:	685b      	ldr	r3, [r3, #4]
 800c3a4:	68fa      	ldr	r2, [r7, #12]
 800c3a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c3aa:	f023 0302 	bic.w	r3, r3, #2
 800c3ae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c3b0:	2300      	movs	r3, #0
}
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	3714      	adds	r7, #20
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3bc:	4770      	bx	lr

0800c3be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c3be:	b480      	push	{r7}
 800c3c0:	b085      	sub	sp, #20
 800c3c2:	af00      	add	r7, sp, #0
 800c3c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	68fa      	ldr	r2, [r7, #12]
 800c3d4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c3d8:	f023 0303 	bic.w	r3, r3, #3
 800c3dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c3e4:	685b      	ldr	r3, [r3, #4]
 800c3e6:	68fa      	ldr	r2, [r7, #12]
 800c3e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c3ec:	f043 0302 	orr.w	r3, r3, #2
 800c3f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c3f2:	2300      	movs	r3, #0
}
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	3714      	adds	r7, #20
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fe:	4770      	bx	lr

0800c400 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c400:	b480      	push	{r7}
 800c402:	b085      	sub	sp, #20
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	695b      	ldr	r3, [r3, #20]
 800c40c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	699b      	ldr	r3, [r3, #24]
 800c412:	68fa      	ldr	r2, [r7, #12]
 800c414:	4013      	ands	r3, r2
 800c416:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c418:	68fb      	ldr	r3, [r7, #12]
}
 800c41a:	4618      	mov	r0, r3
 800c41c:	3714      	adds	r7, #20
 800c41e:	46bd      	mov	sp, r7
 800c420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c424:	4770      	bx	lr

0800c426 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c426:	b480      	push	{r7}
 800c428:	b085      	sub	sp, #20
 800c42a:	af00      	add	r7, sp, #0
 800c42c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c438:	699b      	ldr	r3, [r3, #24]
 800c43a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c442:	69db      	ldr	r3, [r3, #28]
 800c444:	68ba      	ldr	r2, [r7, #8]
 800c446:	4013      	ands	r3, r2
 800c448:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c44a:	68bb      	ldr	r3, [r7, #8]
 800c44c:	0c1b      	lsrs	r3, r3, #16
}
 800c44e:	4618      	mov	r0, r3
 800c450:	3714      	adds	r7, #20
 800c452:	46bd      	mov	sp, r7
 800c454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c458:	4770      	bx	lr

0800c45a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c45a:	b480      	push	{r7}
 800c45c:	b085      	sub	sp, #20
 800c45e:	af00      	add	r7, sp, #0
 800c460:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c46c:	699b      	ldr	r3, [r3, #24]
 800c46e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c476:	69db      	ldr	r3, [r3, #28]
 800c478:	68ba      	ldr	r2, [r7, #8]
 800c47a:	4013      	ands	r3, r2
 800c47c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c47e:	68bb      	ldr	r3, [r7, #8]
 800c480:	b29b      	uxth	r3, r3
}
 800c482:	4618      	mov	r0, r3
 800c484:	3714      	adds	r7, #20
 800c486:	46bd      	mov	sp, r7
 800c488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48c:	4770      	bx	lr

0800c48e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c48e:	b480      	push	{r7}
 800c490:	b085      	sub	sp, #20
 800c492:	af00      	add	r7, sp, #0
 800c494:	6078      	str	r0, [r7, #4]
 800c496:	460b      	mov	r3, r1
 800c498:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c49e:	78fb      	ldrb	r3, [r7, #3]
 800c4a0:	015a      	lsls	r2, r3, #5
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	4413      	add	r3, r2
 800c4a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4aa:	689b      	ldr	r3, [r3, #8]
 800c4ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c4ae:	68fb      	ldr	r3, [r7, #12]
 800c4b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4b4:	695b      	ldr	r3, [r3, #20]
 800c4b6:	68ba      	ldr	r2, [r7, #8]
 800c4b8:	4013      	ands	r3, r2
 800c4ba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c4bc:	68bb      	ldr	r3, [r7, #8]
}
 800c4be:	4618      	mov	r0, r3
 800c4c0:	3714      	adds	r7, #20
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c8:	4770      	bx	lr

0800c4ca <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c4ca:	b480      	push	{r7}
 800c4cc:	b087      	sub	sp, #28
 800c4ce:	af00      	add	r7, sp, #0
 800c4d0:	6078      	str	r0, [r7, #4]
 800c4d2:	460b      	mov	r3, r1
 800c4d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c4da:	697b      	ldr	r3, [r7, #20]
 800c4dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4e0:	691b      	ldr	r3, [r3, #16]
 800c4e2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c4e4:	697b      	ldr	r3, [r7, #20]
 800c4e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c4ec:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c4ee:	78fb      	ldrb	r3, [r7, #3]
 800c4f0:	f003 030f 	and.w	r3, r3, #15
 800c4f4:	68fa      	ldr	r2, [r7, #12]
 800c4f6:	fa22 f303 	lsr.w	r3, r2, r3
 800c4fa:	01db      	lsls	r3, r3, #7
 800c4fc:	b2db      	uxtb	r3, r3
 800c4fe:	693a      	ldr	r2, [r7, #16]
 800c500:	4313      	orrs	r3, r2
 800c502:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c504:	78fb      	ldrb	r3, [r7, #3]
 800c506:	015a      	lsls	r2, r3, #5
 800c508:	697b      	ldr	r3, [r7, #20]
 800c50a:	4413      	add	r3, r2
 800c50c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c510:	689b      	ldr	r3, [r3, #8]
 800c512:	693a      	ldr	r2, [r7, #16]
 800c514:	4013      	ands	r3, r2
 800c516:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c518:	68bb      	ldr	r3, [r7, #8]
}
 800c51a:	4618      	mov	r0, r3
 800c51c:	371c      	adds	r7, #28
 800c51e:	46bd      	mov	sp, r7
 800c520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c524:	4770      	bx	lr

0800c526 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c526:	b480      	push	{r7}
 800c528:	b083      	sub	sp, #12
 800c52a:	af00      	add	r7, sp, #0
 800c52c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	695b      	ldr	r3, [r3, #20]
 800c532:	f003 0301 	and.w	r3, r3, #1
}
 800c536:	4618      	mov	r0, r3
 800c538:	370c      	adds	r7, #12
 800c53a:	46bd      	mov	sp, r7
 800c53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c540:	4770      	bx	lr

0800c542 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800c542:	b480      	push	{r7}
 800c544:	b085      	sub	sp, #20
 800c546:	af00      	add	r7, sp, #0
 800c548:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	68fa      	ldr	r2, [r7, #12]
 800c558:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c55c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c560:	f023 0307 	bic.w	r3, r3, #7
 800c564:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c56c:	685b      	ldr	r3, [r3, #4]
 800c56e:	68fa      	ldr	r2, [r7, #12]
 800c570:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c574:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c578:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c57a:	2300      	movs	r3, #0
}
 800c57c:	4618      	mov	r0, r3
 800c57e:	3714      	adds	r7, #20
 800c580:	46bd      	mov	sp, r7
 800c582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c586:	4770      	bx	lr

0800c588 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800c588:	b480      	push	{r7}
 800c58a:	b087      	sub	sp, #28
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	60f8      	str	r0, [r7, #12]
 800c590:	460b      	mov	r3, r1
 800c592:	607a      	str	r2, [r7, #4]
 800c594:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c596:	68fb      	ldr	r3, [r7, #12]
 800c598:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	333c      	adds	r3, #60	; 0x3c
 800c59e:	3304      	adds	r3, #4
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c5a4:	693b      	ldr	r3, [r7, #16]
 800c5a6:	4a26      	ldr	r2, [pc, #152]	; (800c640 <USB_EP0_OutStart+0xb8>)
 800c5a8:	4293      	cmp	r3, r2
 800c5aa:	d90a      	bls.n	800c5c2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c5ac:	697b      	ldr	r3, [r7, #20]
 800c5ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c5b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c5bc:	d101      	bne.n	800c5c2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c5be:	2300      	movs	r3, #0
 800c5c0:	e037      	b.n	800c632 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c5c2:	697b      	ldr	r3, [r7, #20]
 800c5c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5c8:	461a      	mov	r2, r3
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c5ce:	697b      	ldr	r3, [r7, #20]
 800c5d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5d4:	691b      	ldr	r3, [r3, #16]
 800c5d6:	697a      	ldr	r2, [r7, #20]
 800c5d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c5dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c5e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c5e2:	697b      	ldr	r3, [r7, #20]
 800c5e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5e8:	691b      	ldr	r3, [r3, #16]
 800c5ea:	697a      	ldr	r2, [r7, #20]
 800c5ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c5f0:	f043 0318 	orr.w	r3, r3, #24
 800c5f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c5f6:	697b      	ldr	r3, [r7, #20]
 800c5f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c5fc:	691b      	ldr	r3, [r3, #16]
 800c5fe:	697a      	ldr	r2, [r7, #20]
 800c600:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c604:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800c608:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c60a:	7afb      	ldrb	r3, [r7, #11]
 800c60c:	2b01      	cmp	r3, #1
 800c60e:	d10f      	bne.n	800c630 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c610:	697b      	ldr	r3, [r7, #20]
 800c612:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c616:	461a      	mov	r2, r3
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c61c:	697b      	ldr	r3, [r7, #20]
 800c61e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	697a      	ldr	r2, [r7, #20]
 800c626:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c62a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800c62e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c630:	2300      	movs	r3, #0
}
 800c632:	4618      	mov	r0, r3
 800c634:	371c      	adds	r7, #28
 800c636:	46bd      	mov	sp, r7
 800c638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63c:	4770      	bx	lr
 800c63e:	bf00      	nop
 800c640:	4f54300a 	.word	0x4f54300a

0800c644 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c644:	b480      	push	{r7}
 800c646:	b085      	sub	sp, #20
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c64c:	2300      	movs	r3, #0
 800c64e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	3301      	adds	r3, #1
 800c654:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	4a13      	ldr	r2, [pc, #76]	; (800c6a8 <USB_CoreReset+0x64>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d901      	bls.n	800c662 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c65e:	2303      	movs	r3, #3
 800c660:	e01b      	b.n	800c69a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	691b      	ldr	r3, [r3, #16]
 800c666:	2b00      	cmp	r3, #0
 800c668:	daf2      	bge.n	800c650 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c66a:	2300      	movs	r3, #0
 800c66c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	691b      	ldr	r3, [r3, #16]
 800c672:	f043 0201 	orr.w	r2, r3, #1
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	3301      	adds	r3, #1
 800c67e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	4a09      	ldr	r2, [pc, #36]	; (800c6a8 <USB_CoreReset+0x64>)
 800c684:	4293      	cmp	r3, r2
 800c686:	d901      	bls.n	800c68c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c688:	2303      	movs	r3, #3
 800c68a:	e006      	b.n	800c69a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	691b      	ldr	r3, [r3, #16]
 800c690:	f003 0301 	and.w	r3, r3, #1
 800c694:	2b01      	cmp	r3, #1
 800c696:	d0f0      	beq.n	800c67a <USB_CoreReset+0x36>

  return HAL_OK;
 800c698:	2300      	movs	r3, #0
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	3714      	adds	r7, #20
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6a4:	4770      	bx	lr
 800c6a6:	bf00      	nop
 800c6a8:	00030d40 	.word	0x00030d40

0800c6ac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b084      	sub	sp, #16
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
 800c6b4:	460b      	mov	r3, r1
 800c6b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c6b8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800c6bc:	f002 fc94 	bl	800efe8 <USBD_static_malloc>
 800c6c0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d109      	bne.n	800c6dc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	32b0      	adds	r2, #176	; 0xb0
 800c6d2:	2100      	movs	r1, #0
 800c6d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800c6d8:	2302      	movs	r3, #2
 800c6da:	e0d4      	b.n	800c886 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800c6dc:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800c6e0:	2100      	movs	r1, #0
 800c6e2:	68f8      	ldr	r0, [r7, #12]
 800c6e4:	f002 fd16 	bl	800f114 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	32b0      	adds	r2, #176	; 0xb0
 800c6f2:	68f9      	ldr	r1, [r7, #12]
 800c6f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	32b0      	adds	r2, #176	; 0xb0
 800c702:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	7c1b      	ldrb	r3, [r3, #16]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d138      	bne.n	800c786 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c714:	4b5e      	ldr	r3, [pc, #376]	; (800c890 <USBD_CDC_Init+0x1e4>)
 800c716:	7819      	ldrb	r1, [r3, #0]
 800c718:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c71c:	2202      	movs	r2, #2
 800c71e:	6878      	ldr	r0, [r7, #4]
 800c720:	f002 fb3f 	bl	800eda2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c724:	4b5a      	ldr	r3, [pc, #360]	; (800c890 <USBD_CDC_Init+0x1e4>)
 800c726:	781b      	ldrb	r3, [r3, #0]
 800c728:	f003 020f 	and.w	r2, r3, #15
 800c72c:	6879      	ldr	r1, [r7, #4]
 800c72e:	4613      	mov	r3, r2
 800c730:	009b      	lsls	r3, r3, #2
 800c732:	4413      	add	r3, r2
 800c734:	009b      	lsls	r3, r3, #2
 800c736:	440b      	add	r3, r1
 800c738:	3324      	adds	r3, #36	; 0x24
 800c73a:	2201      	movs	r2, #1
 800c73c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c73e:	4b55      	ldr	r3, [pc, #340]	; (800c894 <USBD_CDC_Init+0x1e8>)
 800c740:	7819      	ldrb	r1, [r3, #0]
 800c742:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c746:	2202      	movs	r2, #2
 800c748:	6878      	ldr	r0, [r7, #4]
 800c74a:	f002 fb2a 	bl	800eda2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c74e:	4b51      	ldr	r3, [pc, #324]	; (800c894 <USBD_CDC_Init+0x1e8>)
 800c750:	781b      	ldrb	r3, [r3, #0]
 800c752:	f003 020f 	and.w	r2, r3, #15
 800c756:	6879      	ldr	r1, [r7, #4]
 800c758:	4613      	mov	r3, r2
 800c75a:	009b      	lsls	r3, r3, #2
 800c75c:	4413      	add	r3, r2
 800c75e:	009b      	lsls	r3, r3, #2
 800c760:	440b      	add	r3, r1
 800c762:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c766:	2201      	movs	r2, #1
 800c768:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c76a:	4b4b      	ldr	r3, [pc, #300]	; (800c898 <USBD_CDC_Init+0x1ec>)
 800c76c:	781b      	ldrb	r3, [r3, #0]
 800c76e:	f003 020f 	and.w	r2, r3, #15
 800c772:	6879      	ldr	r1, [r7, #4]
 800c774:	4613      	mov	r3, r2
 800c776:	009b      	lsls	r3, r3, #2
 800c778:	4413      	add	r3, r2
 800c77a:	009b      	lsls	r3, r3, #2
 800c77c:	440b      	add	r3, r1
 800c77e:	3326      	adds	r3, #38	; 0x26
 800c780:	2210      	movs	r2, #16
 800c782:	801a      	strh	r2, [r3, #0]
 800c784:	e035      	b.n	800c7f2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c786:	4b42      	ldr	r3, [pc, #264]	; (800c890 <USBD_CDC_Init+0x1e4>)
 800c788:	7819      	ldrb	r1, [r3, #0]
 800c78a:	2340      	movs	r3, #64	; 0x40
 800c78c:	2202      	movs	r2, #2
 800c78e:	6878      	ldr	r0, [r7, #4]
 800c790:	f002 fb07 	bl	800eda2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c794:	4b3e      	ldr	r3, [pc, #248]	; (800c890 <USBD_CDC_Init+0x1e4>)
 800c796:	781b      	ldrb	r3, [r3, #0]
 800c798:	f003 020f 	and.w	r2, r3, #15
 800c79c:	6879      	ldr	r1, [r7, #4]
 800c79e:	4613      	mov	r3, r2
 800c7a0:	009b      	lsls	r3, r3, #2
 800c7a2:	4413      	add	r3, r2
 800c7a4:	009b      	lsls	r3, r3, #2
 800c7a6:	440b      	add	r3, r1
 800c7a8:	3324      	adds	r3, #36	; 0x24
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c7ae:	4b39      	ldr	r3, [pc, #228]	; (800c894 <USBD_CDC_Init+0x1e8>)
 800c7b0:	7819      	ldrb	r1, [r3, #0]
 800c7b2:	2340      	movs	r3, #64	; 0x40
 800c7b4:	2202      	movs	r2, #2
 800c7b6:	6878      	ldr	r0, [r7, #4]
 800c7b8:	f002 faf3 	bl	800eda2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c7bc:	4b35      	ldr	r3, [pc, #212]	; (800c894 <USBD_CDC_Init+0x1e8>)
 800c7be:	781b      	ldrb	r3, [r3, #0]
 800c7c0:	f003 020f 	and.w	r2, r3, #15
 800c7c4:	6879      	ldr	r1, [r7, #4]
 800c7c6:	4613      	mov	r3, r2
 800c7c8:	009b      	lsls	r3, r3, #2
 800c7ca:	4413      	add	r3, r2
 800c7cc:	009b      	lsls	r3, r3, #2
 800c7ce:	440b      	add	r3, r1
 800c7d0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c7d4:	2201      	movs	r2, #1
 800c7d6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c7d8:	4b2f      	ldr	r3, [pc, #188]	; (800c898 <USBD_CDC_Init+0x1ec>)
 800c7da:	781b      	ldrb	r3, [r3, #0]
 800c7dc:	f003 020f 	and.w	r2, r3, #15
 800c7e0:	6879      	ldr	r1, [r7, #4]
 800c7e2:	4613      	mov	r3, r2
 800c7e4:	009b      	lsls	r3, r3, #2
 800c7e6:	4413      	add	r3, r2
 800c7e8:	009b      	lsls	r3, r3, #2
 800c7ea:	440b      	add	r3, r1
 800c7ec:	3326      	adds	r3, #38	; 0x26
 800c7ee:	2210      	movs	r2, #16
 800c7f0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c7f2:	4b29      	ldr	r3, [pc, #164]	; (800c898 <USBD_CDC_Init+0x1ec>)
 800c7f4:	7819      	ldrb	r1, [r3, #0]
 800c7f6:	2308      	movs	r3, #8
 800c7f8:	2203      	movs	r2, #3
 800c7fa:	6878      	ldr	r0, [r7, #4]
 800c7fc:	f002 fad1 	bl	800eda2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800c800:	4b25      	ldr	r3, [pc, #148]	; (800c898 <USBD_CDC_Init+0x1ec>)
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	f003 020f 	and.w	r2, r3, #15
 800c808:	6879      	ldr	r1, [r7, #4]
 800c80a:	4613      	mov	r3, r2
 800c80c:	009b      	lsls	r3, r3, #2
 800c80e:	4413      	add	r3, r2
 800c810:	009b      	lsls	r3, r3, #2
 800c812:	440b      	add	r3, r1
 800c814:	3324      	adds	r3, #36	; 0x24
 800c816:	2201      	movs	r2, #1
 800c818:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	2200      	movs	r2, #0
 800c81e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c828:	687a      	ldr	r2, [r7, #4]
 800c82a:	33b0      	adds	r3, #176	; 0xb0
 800c82c:	009b      	lsls	r3, r3, #2
 800c82e:	4413      	add	r3, r2
 800c830:	685b      	ldr	r3, [r3, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	2200      	movs	r2, #0
 800c83a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	2200      	movs	r2, #0
 800c842:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d101      	bne.n	800c854 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800c850:	2302      	movs	r3, #2
 800c852:	e018      	b.n	800c886 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	7c1b      	ldrb	r3, [r3, #16]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d10a      	bne.n	800c872 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c85c:	4b0d      	ldr	r3, [pc, #52]	; (800c894 <USBD_CDC_Init+0x1e8>)
 800c85e:	7819      	ldrb	r1, [r3, #0]
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c866:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c86a:	6878      	ldr	r0, [r7, #4]
 800c86c:	f002 fb88 	bl	800ef80 <USBD_LL_PrepareReceive>
 800c870:	e008      	b.n	800c884 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c872:	4b08      	ldr	r3, [pc, #32]	; (800c894 <USBD_CDC_Init+0x1e8>)
 800c874:	7819      	ldrb	r1, [r3, #0]
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c87c:	2340      	movs	r3, #64	; 0x40
 800c87e:	6878      	ldr	r0, [r7, #4]
 800c880:	f002 fb7e 	bl	800ef80 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c884:	2300      	movs	r3, #0
}
 800c886:	4618      	mov	r0, r3
 800c888:	3710      	adds	r7, #16
 800c88a:	46bd      	mov	sp, r7
 800c88c:	bd80      	pop	{r7, pc}
 800c88e:	bf00      	nop
 800c890:	200000a7 	.word	0x200000a7
 800c894:	200000a8 	.word	0x200000a8
 800c898:	200000a9 	.word	0x200000a9

0800c89c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b082      	sub	sp, #8
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
 800c8a4:	460b      	mov	r3, r1
 800c8a6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800c8a8:	4b3a      	ldr	r3, [pc, #232]	; (800c994 <USBD_CDC_DeInit+0xf8>)
 800c8aa:	781b      	ldrb	r3, [r3, #0]
 800c8ac:	4619      	mov	r1, r3
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f002 fa9d 	bl	800edee <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800c8b4:	4b37      	ldr	r3, [pc, #220]	; (800c994 <USBD_CDC_DeInit+0xf8>)
 800c8b6:	781b      	ldrb	r3, [r3, #0]
 800c8b8:	f003 020f 	and.w	r2, r3, #15
 800c8bc:	6879      	ldr	r1, [r7, #4]
 800c8be:	4613      	mov	r3, r2
 800c8c0:	009b      	lsls	r3, r3, #2
 800c8c2:	4413      	add	r3, r2
 800c8c4:	009b      	lsls	r3, r3, #2
 800c8c6:	440b      	add	r3, r1
 800c8c8:	3324      	adds	r3, #36	; 0x24
 800c8ca:	2200      	movs	r2, #0
 800c8cc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800c8ce:	4b32      	ldr	r3, [pc, #200]	; (800c998 <USBD_CDC_DeInit+0xfc>)
 800c8d0:	781b      	ldrb	r3, [r3, #0]
 800c8d2:	4619      	mov	r1, r3
 800c8d4:	6878      	ldr	r0, [r7, #4]
 800c8d6:	f002 fa8a 	bl	800edee <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800c8da:	4b2f      	ldr	r3, [pc, #188]	; (800c998 <USBD_CDC_DeInit+0xfc>)
 800c8dc:	781b      	ldrb	r3, [r3, #0]
 800c8de:	f003 020f 	and.w	r2, r3, #15
 800c8e2:	6879      	ldr	r1, [r7, #4]
 800c8e4:	4613      	mov	r3, r2
 800c8e6:	009b      	lsls	r3, r3, #2
 800c8e8:	4413      	add	r3, r2
 800c8ea:	009b      	lsls	r3, r3, #2
 800c8ec:	440b      	add	r3, r1
 800c8ee:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800c8f2:	2200      	movs	r2, #0
 800c8f4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800c8f6:	4b29      	ldr	r3, [pc, #164]	; (800c99c <USBD_CDC_DeInit+0x100>)
 800c8f8:	781b      	ldrb	r3, [r3, #0]
 800c8fa:	4619      	mov	r1, r3
 800c8fc:	6878      	ldr	r0, [r7, #4]
 800c8fe:	f002 fa76 	bl	800edee <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800c902:	4b26      	ldr	r3, [pc, #152]	; (800c99c <USBD_CDC_DeInit+0x100>)
 800c904:	781b      	ldrb	r3, [r3, #0]
 800c906:	f003 020f 	and.w	r2, r3, #15
 800c90a:	6879      	ldr	r1, [r7, #4]
 800c90c:	4613      	mov	r3, r2
 800c90e:	009b      	lsls	r3, r3, #2
 800c910:	4413      	add	r3, r2
 800c912:	009b      	lsls	r3, r3, #2
 800c914:	440b      	add	r3, r1
 800c916:	3324      	adds	r3, #36	; 0x24
 800c918:	2200      	movs	r2, #0
 800c91a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800c91c:	4b1f      	ldr	r3, [pc, #124]	; (800c99c <USBD_CDC_DeInit+0x100>)
 800c91e:	781b      	ldrb	r3, [r3, #0]
 800c920:	f003 020f 	and.w	r2, r3, #15
 800c924:	6879      	ldr	r1, [r7, #4]
 800c926:	4613      	mov	r3, r2
 800c928:	009b      	lsls	r3, r3, #2
 800c92a:	4413      	add	r3, r2
 800c92c:	009b      	lsls	r3, r3, #2
 800c92e:	440b      	add	r3, r1
 800c930:	3326      	adds	r3, #38	; 0x26
 800c932:	2200      	movs	r2, #0
 800c934:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	32b0      	adds	r2, #176	; 0xb0
 800c940:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c944:	2b00      	cmp	r3, #0
 800c946:	d01f      	beq.n	800c988 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c94e:	687a      	ldr	r2, [r7, #4]
 800c950:	33b0      	adds	r3, #176	; 0xb0
 800c952:	009b      	lsls	r3, r3, #2
 800c954:	4413      	add	r3, r2
 800c956:	685b      	ldr	r3, [r3, #4]
 800c958:	685b      	ldr	r3, [r3, #4]
 800c95a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	32b0      	adds	r2, #176	; 0xb0
 800c966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c96a:	4618      	mov	r0, r3
 800c96c:	f002 fb4a 	bl	800f004 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	32b0      	adds	r2, #176	; 0xb0
 800c97a:	2100      	movs	r1, #0
 800c97c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	2200      	movs	r2, #0
 800c984:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c988:	2300      	movs	r3, #0
}
 800c98a:	4618      	mov	r0, r3
 800c98c:	3708      	adds	r7, #8
 800c98e:	46bd      	mov	sp, r7
 800c990:	bd80      	pop	{r7, pc}
 800c992:	bf00      	nop
 800c994:	200000a7 	.word	0x200000a7
 800c998:	200000a8 	.word	0x200000a8
 800c99c:	200000a9 	.word	0x200000a9

0800c9a0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b086      	sub	sp, #24
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6078      	str	r0, [r7, #4]
 800c9a8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	32b0      	adds	r2, #176	; 0xb0
 800c9b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c9b8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c9be:	2300      	movs	r3, #0
 800c9c0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c9c6:	693b      	ldr	r3, [r7, #16]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d101      	bne.n	800c9d0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800c9cc:	2303      	movs	r3, #3
 800c9ce:	e0bf      	b.n	800cb50 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c9d0:	683b      	ldr	r3, [r7, #0]
 800c9d2:	781b      	ldrb	r3, [r3, #0]
 800c9d4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d050      	beq.n	800ca7e <USBD_CDC_Setup+0xde>
 800c9dc:	2b20      	cmp	r3, #32
 800c9de:	f040 80af 	bne.w	800cb40 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c9e2:	683b      	ldr	r3, [r7, #0]
 800c9e4:	88db      	ldrh	r3, [r3, #6]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d03a      	beq.n	800ca60 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	781b      	ldrb	r3, [r3, #0]
 800c9ee:	b25b      	sxtb	r3, r3
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	da1b      	bge.n	800ca2c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c9fa:	687a      	ldr	r2, [r7, #4]
 800c9fc:	33b0      	adds	r3, #176	; 0xb0
 800c9fe:	009b      	lsls	r3, r3, #2
 800ca00:	4413      	add	r3, r2
 800ca02:	685b      	ldr	r3, [r3, #4]
 800ca04:	689b      	ldr	r3, [r3, #8]
 800ca06:	683a      	ldr	r2, [r7, #0]
 800ca08:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800ca0a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ca0c:	683a      	ldr	r2, [r7, #0]
 800ca0e:	88d2      	ldrh	r2, [r2, #6]
 800ca10:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ca12:	683b      	ldr	r3, [r7, #0]
 800ca14:	88db      	ldrh	r3, [r3, #6]
 800ca16:	2b07      	cmp	r3, #7
 800ca18:	bf28      	it	cs
 800ca1a:	2307      	movcs	r3, #7
 800ca1c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ca1e:	693b      	ldr	r3, [r7, #16]
 800ca20:	89fa      	ldrh	r2, [r7, #14]
 800ca22:	4619      	mov	r1, r3
 800ca24:	6878      	ldr	r0, [r7, #4]
 800ca26:	f001 fd89 	bl	800e53c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800ca2a:	e090      	b.n	800cb4e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800ca2c:	683b      	ldr	r3, [r7, #0]
 800ca2e:	785a      	ldrb	r2, [r3, #1]
 800ca30:	693b      	ldr	r3, [r7, #16]
 800ca32:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	88db      	ldrh	r3, [r3, #6]
 800ca3a:	2b3f      	cmp	r3, #63	; 0x3f
 800ca3c:	d803      	bhi.n	800ca46 <USBD_CDC_Setup+0xa6>
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	88db      	ldrh	r3, [r3, #6]
 800ca42:	b2da      	uxtb	r2, r3
 800ca44:	e000      	b.n	800ca48 <USBD_CDC_Setup+0xa8>
 800ca46:	2240      	movs	r2, #64	; 0x40
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800ca4e:	6939      	ldr	r1, [r7, #16]
 800ca50:	693b      	ldr	r3, [r7, #16]
 800ca52:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800ca56:	461a      	mov	r2, r3
 800ca58:	6878      	ldr	r0, [r7, #4]
 800ca5a:	f001 fd9b 	bl	800e594 <USBD_CtlPrepareRx>
      break;
 800ca5e:	e076      	b.n	800cb4e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ca66:	687a      	ldr	r2, [r7, #4]
 800ca68:	33b0      	adds	r3, #176	; 0xb0
 800ca6a:	009b      	lsls	r3, r3, #2
 800ca6c:	4413      	add	r3, r2
 800ca6e:	685b      	ldr	r3, [r3, #4]
 800ca70:	689b      	ldr	r3, [r3, #8]
 800ca72:	683a      	ldr	r2, [r7, #0]
 800ca74:	7850      	ldrb	r0, [r2, #1]
 800ca76:	2200      	movs	r2, #0
 800ca78:	6839      	ldr	r1, [r7, #0]
 800ca7a:	4798      	blx	r3
      break;
 800ca7c:	e067      	b.n	800cb4e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	785b      	ldrb	r3, [r3, #1]
 800ca82:	2b0b      	cmp	r3, #11
 800ca84:	d851      	bhi.n	800cb2a <USBD_CDC_Setup+0x18a>
 800ca86:	a201      	add	r2, pc, #4	; (adr r2, 800ca8c <USBD_CDC_Setup+0xec>)
 800ca88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca8c:	0800cabd 	.word	0x0800cabd
 800ca90:	0800cb39 	.word	0x0800cb39
 800ca94:	0800cb2b 	.word	0x0800cb2b
 800ca98:	0800cb2b 	.word	0x0800cb2b
 800ca9c:	0800cb2b 	.word	0x0800cb2b
 800caa0:	0800cb2b 	.word	0x0800cb2b
 800caa4:	0800cb2b 	.word	0x0800cb2b
 800caa8:	0800cb2b 	.word	0x0800cb2b
 800caac:	0800cb2b 	.word	0x0800cb2b
 800cab0:	0800cb2b 	.word	0x0800cb2b
 800cab4:	0800cae7 	.word	0x0800cae7
 800cab8:	0800cb11 	.word	0x0800cb11
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cac2:	b2db      	uxtb	r3, r3
 800cac4:	2b03      	cmp	r3, #3
 800cac6:	d107      	bne.n	800cad8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cac8:	f107 030a 	add.w	r3, r7, #10
 800cacc:	2202      	movs	r2, #2
 800cace:	4619      	mov	r1, r3
 800cad0:	6878      	ldr	r0, [r7, #4]
 800cad2:	f001 fd33 	bl	800e53c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cad6:	e032      	b.n	800cb3e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800cad8:	6839      	ldr	r1, [r7, #0]
 800cada:	6878      	ldr	r0, [r7, #4]
 800cadc:	f001 fcbd 	bl	800e45a <USBD_CtlError>
            ret = USBD_FAIL;
 800cae0:	2303      	movs	r3, #3
 800cae2:	75fb      	strb	r3, [r7, #23]
          break;
 800cae4:	e02b      	b.n	800cb3e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cae6:	687b      	ldr	r3, [r7, #4]
 800cae8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800caec:	b2db      	uxtb	r3, r3
 800caee:	2b03      	cmp	r3, #3
 800caf0:	d107      	bne.n	800cb02 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800caf2:	f107 030d 	add.w	r3, r7, #13
 800caf6:	2201      	movs	r2, #1
 800caf8:	4619      	mov	r1, r3
 800cafa:	6878      	ldr	r0, [r7, #4]
 800cafc:	f001 fd1e 	bl	800e53c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cb00:	e01d      	b.n	800cb3e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800cb02:	6839      	ldr	r1, [r7, #0]
 800cb04:	6878      	ldr	r0, [r7, #4]
 800cb06:	f001 fca8 	bl	800e45a <USBD_CtlError>
            ret = USBD_FAIL;
 800cb0a:	2303      	movs	r3, #3
 800cb0c:	75fb      	strb	r3, [r7, #23]
          break;
 800cb0e:	e016      	b.n	800cb3e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cb16:	b2db      	uxtb	r3, r3
 800cb18:	2b03      	cmp	r3, #3
 800cb1a:	d00f      	beq.n	800cb3c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800cb1c:	6839      	ldr	r1, [r7, #0]
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f001 fc9b 	bl	800e45a <USBD_CtlError>
            ret = USBD_FAIL;
 800cb24:	2303      	movs	r3, #3
 800cb26:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800cb28:	e008      	b.n	800cb3c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800cb2a:	6839      	ldr	r1, [r7, #0]
 800cb2c:	6878      	ldr	r0, [r7, #4]
 800cb2e:	f001 fc94 	bl	800e45a <USBD_CtlError>
          ret = USBD_FAIL;
 800cb32:	2303      	movs	r3, #3
 800cb34:	75fb      	strb	r3, [r7, #23]
          break;
 800cb36:	e002      	b.n	800cb3e <USBD_CDC_Setup+0x19e>
          break;
 800cb38:	bf00      	nop
 800cb3a:	e008      	b.n	800cb4e <USBD_CDC_Setup+0x1ae>
          break;
 800cb3c:	bf00      	nop
      }
      break;
 800cb3e:	e006      	b.n	800cb4e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800cb40:	6839      	ldr	r1, [r7, #0]
 800cb42:	6878      	ldr	r0, [r7, #4]
 800cb44:	f001 fc89 	bl	800e45a <USBD_CtlError>
      ret = USBD_FAIL;
 800cb48:	2303      	movs	r3, #3
 800cb4a:	75fb      	strb	r3, [r7, #23]
      break;
 800cb4c:	bf00      	nop
  }

  return (uint8_t)ret;
 800cb4e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3718      	adds	r7, #24
 800cb54:	46bd      	mov	sp, r7
 800cb56:	bd80      	pop	{r7, pc}

0800cb58 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cb58:	b580      	push	{r7, lr}
 800cb5a:	b084      	sub	sp, #16
 800cb5c:	af00      	add	r7, sp, #0
 800cb5e:	6078      	str	r0, [r7, #4]
 800cb60:	460b      	mov	r3, r1
 800cb62:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800cb6a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	32b0      	adds	r2, #176	; 0xb0
 800cb76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	d101      	bne.n	800cb82 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800cb7e:	2303      	movs	r3, #3
 800cb80:	e065      	b.n	800cc4e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	32b0      	adds	r2, #176	; 0xb0
 800cb8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb90:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800cb92:	78fb      	ldrb	r3, [r7, #3]
 800cb94:	f003 020f 	and.w	r2, r3, #15
 800cb98:	6879      	ldr	r1, [r7, #4]
 800cb9a:	4613      	mov	r3, r2
 800cb9c:	009b      	lsls	r3, r3, #2
 800cb9e:	4413      	add	r3, r2
 800cba0:	009b      	lsls	r3, r3, #2
 800cba2:	440b      	add	r3, r1
 800cba4:	3318      	adds	r3, #24
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d02f      	beq.n	800cc0c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800cbac:	78fb      	ldrb	r3, [r7, #3]
 800cbae:	f003 020f 	and.w	r2, r3, #15
 800cbb2:	6879      	ldr	r1, [r7, #4]
 800cbb4:	4613      	mov	r3, r2
 800cbb6:	009b      	lsls	r3, r3, #2
 800cbb8:	4413      	add	r3, r2
 800cbba:	009b      	lsls	r3, r3, #2
 800cbbc:	440b      	add	r3, r1
 800cbbe:	3318      	adds	r3, #24
 800cbc0:	681a      	ldr	r2, [r3, #0]
 800cbc2:	78fb      	ldrb	r3, [r7, #3]
 800cbc4:	f003 010f 	and.w	r1, r3, #15
 800cbc8:	68f8      	ldr	r0, [r7, #12]
 800cbca:	460b      	mov	r3, r1
 800cbcc:	00db      	lsls	r3, r3, #3
 800cbce:	440b      	add	r3, r1
 800cbd0:	009b      	lsls	r3, r3, #2
 800cbd2:	4403      	add	r3, r0
 800cbd4:	3348      	adds	r3, #72	; 0x48
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	fbb2 f1f3 	udiv	r1, r2, r3
 800cbdc:	fb01 f303 	mul.w	r3, r1, r3
 800cbe0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d112      	bne.n	800cc0c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800cbe6:	78fb      	ldrb	r3, [r7, #3]
 800cbe8:	f003 020f 	and.w	r2, r3, #15
 800cbec:	6879      	ldr	r1, [r7, #4]
 800cbee:	4613      	mov	r3, r2
 800cbf0:	009b      	lsls	r3, r3, #2
 800cbf2:	4413      	add	r3, r2
 800cbf4:	009b      	lsls	r3, r3, #2
 800cbf6:	440b      	add	r3, r1
 800cbf8:	3318      	adds	r3, #24
 800cbfa:	2200      	movs	r2, #0
 800cbfc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800cbfe:	78f9      	ldrb	r1, [r7, #3]
 800cc00:	2300      	movs	r3, #0
 800cc02:	2200      	movs	r2, #0
 800cc04:	6878      	ldr	r0, [r7, #4]
 800cc06:	f002 f99a 	bl	800ef3e <USBD_LL_Transmit>
 800cc0a:	e01f      	b.n	800cc4c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800cc0c:	68bb      	ldr	r3, [r7, #8]
 800cc0e:	2200      	movs	r2, #0
 800cc10:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800cc14:	687b      	ldr	r3, [r7, #4]
 800cc16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cc1a:	687a      	ldr	r2, [r7, #4]
 800cc1c:	33b0      	adds	r3, #176	; 0xb0
 800cc1e:	009b      	lsls	r3, r3, #2
 800cc20:	4413      	add	r3, r2
 800cc22:	685b      	ldr	r3, [r3, #4]
 800cc24:	691b      	ldr	r3, [r3, #16]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d010      	beq.n	800cc4c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cc30:	687a      	ldr	r2, [r7, #4]
 800cc32:	33b0      	adds	r3, #176	; 0xb0
 800cc34:	009b      	lsls	r3, r3, #2
 800cc36:	4413      	add	r3, r2
 800cc38:	685b      	ldr	r3, [r3, #4]
 800cc3a:	691b      	ldr	r3, [r3, #16]
 800cc3c:	68ba      	ldr	r2, [r7, #8]
 800cc3e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800cc42:	68ba      	ldr	r2, [r7, #8]
 800cc44:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800cc48:	78fa      	ldrb	r2, [r7, #3]
 800cc4a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800cc4c:	2300      	movs	r3, #0
}
 800cc4e:	4618      	mov	r0, r3
 800cc50:	3710      	adds	r7, #16
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}

0800cc56 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cc56:	b580      	push	{r7, lr}
 800cc58:	b084      	sub	sp, #16
 800cc5a:	af00      	add	r7, sp, #0
 800cc5c:	6078      	str	r0, [r7, #4]
 800cc5e:	460b      	mov	r3, r1
 800cc60:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	32b0      	adds	r2, #176	; 0xb0
 800cc6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc70:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	32b0      	adds	r2, #176	; 0xb0
 800cc7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d101      	bne.n	800cc88 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800cc84:	2303      	movs	r3, #3
 800cc86:	e01a      	b.n	800ccbe <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800cc88:	78fb      	ldrb	r3, [r7, #3]
 800cc8a:	4619      	mov	r1, r3
 800cc8c:	6878      	ldr	r0, [r7, #4]
 800cc8e:	f002 f998 	bl	800efc2 <USBD_LL_GetRxDataSize>
 800cc92:	4602      	mov	r2, r0
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cca0:	687a      	ldr	r2, [r7, #4]
 800cca2:	33b0      	adds	r3, #176	; 0xb0
 800cca4:	009b      	lsls	r3, r3, #2
 800cca6:	4413      	add	r3, r2
 800cca8:	685b      	ldr	r3, [r3, #4]
 800ccaa:	68db      	ldr	r3, [r3, #12]
 800ccac:	68fa      	ldr	r2, [r7, #12]
 800ccae:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800ccb2:	68fa      	ldr	r2, [r7, #12]
 800ccb4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800ccb8:	4611      	mov	r1, r2
 800ccba:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ccbc:	2300      	movs	r3, #0
}
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	3710      	adds	r7, #16
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	bd80      	pop	{r7, pc}

0800ccc6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ccc6:	b580      	push	{r7, lr}
 800ccc8:	b084      	sub	sp, #16
 800ccca:	af00      	add	r7, sp, #0
 800cccc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	32b0      	adds	r2, #176	; 0xb0
 800ccd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccdc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d101      	bne.n	800cce8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800cce4:	2303      	movs	r3, #3
 800cce6:	e025      	b.n	800cd34 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ccee:	687a      	ldr	r2, [r7, #4]
 800ccf0:	33b0      	adds	r3, #176	; 0xb0
 800ccf2:	009b      	lsls	r3, r3, #2
 800ccf4:	4413      	add	r3, r2
 800ccf6:	685b      	ldr	r3, [r3, #4]
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d01a      	beq.n	800cd32 <USBD_CDC_EP0_RxReady+0x6c>
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800cd02:	2bff      	cmp	r3, #255	; 0xff
 800cd04:	d015      	beq.n	800cd32 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cd0c:	687a      	ldr	r2, [r7, #4]
 800cd0e:	33b0      	adds	r3, #176	; 0xb0
 800cd10:	009b      	lsls	r3, r3, #2
 800cd12:	4413      	add	r3, r2
 800cd14:	685b      	ldr	r3, [r3, #4]
 800cd16:	689b      	ldr	r3, [r3, #8]
 800cd18:	68fa      	ldr	r2, [r7, #12]
 800cd1a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800cd1e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800cd20:	68fa      	ldr	r2, [r7, #12]
 800cd22:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800cd26:	b292      	uxth	r2, r2
 800cd28:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	22ff      	movs	r2, #255	; 0xff
 800cd2e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800cd32:	2300      	movs	r3, #0
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3710      	adds	r7, #16
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b086      	sub	sp, #24
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800cd44:	2182      	movs	r1, #130	; 0x82
 800cd46:	4818      	ldr	r0, [pc, #96]	; (800cda8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800cd48:	f000 fd4f 	bl	800d7ea <USBD_GetEpDesc>
 800cd4c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800cd4e:	2101      	movs	r1, #1
 800cd50:	4815      	ldr	r0, [pc, #84]	; (800cda8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800cd52:	f000 fd4a 	bl	800d7ea <USBD_GetEpDesc>
 800cd56:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800cd58:	2181      	movs	r1, #129	; 0x81
 800cd5a:	4813      	ldr	r0, [pc, #76]	; (800cda8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800cd5c:	f000 fd45 	bl	800d7ea <USBD_GetEpDesc>
 800cd60:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800cd62:	697b      	ldr	r3, [r7, #20]
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d002      	beq.n	800cd6e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800cd68:	697b      	ldr	r3, [r7, #20]
 800cd6a:	2210      	movs	r2, #16
 800cd6c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d006      	beq.n	800cd82 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cd74:	693b      	ldr	r3, [r7, #16]
 800cd76:	2200      	movs	r2, #0
 800cd78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cd7c:	711a      	strb	r2, [r3, #4]
 800cd7e:	2200      	movs	r2, #0
 800cd80:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d006      	beq.n	800cd96 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cd90:	711a      	strb	r2, [r3, #4]
 800cd92:	2200      	movs	r2, #0
 800cd94:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2243      	movs	r2, #67	; 0x43
 800cd9a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800cd9c:	4b02      	ldr	r3, [pc, #8]	; (800cda8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800cd9e:	4618      	mov	r0, r3
 800cda0:	3718      	adds	r7, #24
 800cda2:	46bd      	mov	sp, r7
 800cda4:	bd80      	pop	{r7, pc}
 800cda6:	bf00      	nop
 800cda8:	20000064 	.word	0x20000064

0800cdac <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b086      	sub	sp, #24
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800cdb4:	2182      	movs	r1, #130	; 0x82
 800cdb6:	4818      	ldr	r0, [pc, #96]	; (800ce18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cdb8:	f000 fd17 	bl	800d7ea <USBD_GetEpDesc>
 800cdbc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800cdbe:	2101      	movs	r1, #1
 800cdc0:	4815      	ldr	r0, [pc, #84]	; (800ce18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cdc2:	f000 fd12 	bl	800d7ea <USBD_GetEpDesc>
 800cdc6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800cdc8:	2181      	movs	r1, #129	; 0x81
 800cdca:	4813      	ldr	r0, [pc, #76]	; (800ce18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800cdcc:	f000 fd0d 	bl	800d7ea <USBD_GetEpDesc>
 800cdd0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800cdd2:	697b      	ldr	r3, [r7, #20]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d002      	beq.n	800cdde <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	2210      	movs	r2, #16
 800cddc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800cdde:	693b      	ldr	r3, [r7, #16]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d006      	beq.n	800cdf2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800cde4:	693b      	ldr	r3, [r7, #16]
 800cde6:	2200      	movs	r2, #0
 800cde8:	711a      	strb	r2, [r3, #4]
 800cdea:	2200      	movs	r2, #0
 800cdec:	f042 0202 	orr.w	r2, r2, #2
 800cdf0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d006      	beq.n	800ce06 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	711a      	strb	r2, [r3, #4]
 800cdfe:	2200      	movs	r2, #0
 800ce00:	f042 0202 	orr.w	r2, r2, #2
 800ce04:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	2243      	movs	r2, #67	; 0x43
 800ce0a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ce0c:	4b02      	ldr	r3, [pc, #8]	; (800ce18 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	3718      	adds	r7, #24
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}
 800ce16:	bf00      	nop
 800ce18:	20000064 	.word	0x20000064

0800ce1c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ce1c:	b580      	push	{r7, lr}
 800ce1e:	b086      	sub	sp, #24
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ce24:	2182      	movs	r1, #130	; 0x82
 800ce26:	4818      	ldr	r0, [pc, #96]	; (800ce88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ce28:	f000 fcdf 	bl	800d7ea <USBD_GetEpDesc>
 800ce2c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ce2e:	2101      	movs	r1, #1
 800ce30:	4815      	ldr	r0, [pc, #84]	; (800ce88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ce32:	f000 fcda 	bl	800d7ea <USBD_GetEpDesc>
 800ce36:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ce38:	2181      	movs	r1, #129	; 0x81
 800ce3a:	4813      	ldr	r0, [pc, #76]	; (800ce88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ce3c:	f000 fcd5 	bl	800d7ea <USBD_GetEpDesc>
 800ce40:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ce42:	697b      	ldr	r3, [r7, #20]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d002      	beq.n	800ce4e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	2210      	movs	r2, #16
 800ce4c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ce4e:	693b      	ldr	r3, [r7, #16]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d006      	beq.n	800ce62 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ce54:	693b      	ldr	r3, [r7, #16]
 800ce56:	2200      	movs	r2, #0
 800ce58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ce5c:	711a      	strb	r2, [r3, #4]
 800ce5e:	2200      	movs	r2, #0
 800ce60:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ce62:	68fb      	ldr	r3, [r7, #12]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d006      	beq.n	800ce76 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	2200      	movs	r2, #0
 800ce6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ce70:	711a      	strb	r2, [r3, #4]
 800ce72:	2200      	movs	r2, #0
 800ce74:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	2243      	movs	r2, #67	; 0x43
 800ce7a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ce7c:	4b02      	ldr	r3, [pc, #8]	; (800ce88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800ce7e:	4618      	mov	r0, r3
 800ce80:	3718      	adds	r7, #24
 800ce82:	46bd      	mov	sp, r7
 800ce84:	bd80      	pop	{r7, pc}
 800ce86:	bf00      	nop
 800ce88:	20000064 	.word	0x20000064

0800ce8c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ce8c:	b480      	push	{r7}
 800ce8e:	b083      	sub	sp, #12
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	220a      	movs	r2, #10
 800ce98:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ce9a:	4b03      	ldr	r3, [pc, #12]	; (800cea8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	370c      	adds	r7, #12
 800cea0:	46bd      	mov	sp, r7
 800cea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cea6:	4770      	bx	lr
 800cea8:	20000020 	.word	0x20000020

0800ceac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800ceac:	b480      	push	{r7}
 800ceae:	b083      	sub	sp, #12
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d101      	bne.n	800cec0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800cebc:	2303      	movs	r3, #3
 800cebe:	e009      	b.n	800ced4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800cec6:	687a      	ldr	r2, [r7, #4]
 800cec8:	33b0      	adds	r3, #176	; 0xb0
 800ceca:	009b      	lsls	r3, r3, #2
 800cecc:	4413      	add	r3, r2
 800cece:	683a      	ldr	r2, [r7, #0]
 800ced0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800ced2:	2300      	movs	r3, #0
}
 800ced4:	4618      	mov	r0, r3
 800ced6:	370c      	adds	r7, #12
 800ced8:	46bd      	mov	sp, r7
 800ceda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cede:	4770      	bx	lr

0800cee0 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800cee0:	b480      	push	{r7}
 800cee2:	b087      	sub	sp, #28
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	60f8      	str	r0, [r7, #12]
 800cee8:	60b9      	str	r1, [r7, #8]
 800ceea:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	32b0      	adds	r2, #176	; 0xb0
 800cef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cefa:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800cefc:	697b      	ldr	r3, [r7, #20]
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d101      	bne.n	800cf06 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800cf02:	2303      	movs	r3, #3
 800cf04:	e008      	b.n	800cf18 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800cf06:	697b      	ldr	r3, [r7, #20]
 800cf08:	68ba      	ldr	r2, [r7, #8]
 800cf0a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800cf0e:	697b      	ldr	r3, [r7, #20]
 800cf10:	687a      	ldr	r2, [r7, #4]
 800cf12:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800cf16:	2300      	movs	r3, #0
}
 800cf18:	4618      	mov	r0, r3
 800cf1a:	371c      	adds	r7, #28
 800cf1c:	46bd      	mov	sp, r7
 800cf1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf22:	4770      	bx	lr

0800cf24 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800cf24:	b480      	push	{r7}
 800cf26:	b085      	sub	sp, #20
 800cf28:	af00      	add	r7, sp, #0
 800cf2a:	6078      	str	r0, [r7, #4]
 800cf2c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	32b0      	adds	r2, #176	; 0xb0
 800cf38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf3c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d101      	bne.n	800cf48 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800cf44:	2303      	movs	r3, #3
 800cf46:	e004      	b.n	800cf52 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	683a      	ldr	r2, [r7, #0]
 800cf4c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800cf50:	2300      	movs	r3, #0
}
 800cf52:	4618      	mov	r0, r3
 800cf54:	3714      	adds	r7, #20
 800cf56:	46bd      	mov	sp, r7
 800cf58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf5c:	4770      	bx	lr
	...

0800cf60 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800cf60:	b580      	push	{r7, lr}
 800cf62:	b084      	sub	sp, #16
 800cf64:	af00      	add	r7, sp, #0
 800cf66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	32b0      	adds	r2, #176	; 0xb0
 800cf72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf76:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800cf78:	2301      	movs	r3, #1
 800cf7a:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	32b0      	adds	r2, #176	; 0xb0
 800cf86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d101      	bne.n	800cf92 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800cf8e:	2303      	movs	r3, #3
 800cf90:	e025      	b.n	800cfde <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800cf92:	68bb      	ldr	r3, [r7, #8]
 800cf94:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d11f      	bne.n	800cfdc <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	2201      	movs	r2, #1
 800cfa0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800cfa4:	4b10      	ldr	r3, [pc, #64]	; (800cfe8 <USBD_CDC_TransmitPacket+0x88>)
 800cfa6:	781b      	ldrb	r3, [r3, #0]
 800cfa8:	f003 020f 	and.w	r2, r3, #15
 800cfac:	68bb      	ldr	r3, [r7, #8]
 800cfae:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800cfb2:	6878      	ldr	r0, [r7, #4]
 800cfb4:	4613      	mov	r3, r2
 800cfb6:	009b      	lsls	r3, r3, #2
 800cfb8:	4413      	add	r3, r2
 800cfba:	009b      	lsls	r3, r3, #2
 800cfbc:	4403      	add	r3, r0
 800cfbe:	3318      	adds	r3, #24
 800cfc0:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800cfc2:	4b09      	ldr	r3, [pc, #36]	; (800cfe8 <USBD_CDC_TransmitPacket+0x88>)
 800cfc4:	7819      	ldrb	r1, [r3, #0]
 800cfc6:	68bb      	ldr	r3, [r7, #8]
 800cfc8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800cfcc:	68bb      	ldr	r3, [r7, #8]
 800cfce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800cfd2:	6878      	ldr	r0, [r7, #4]
 800cfd4:	f001 ffb3 	bl	800ef3e <USBD_LL_Transmit>

    ret = USBD_OK;
 800cfd8:	2300      	movs	r3, #0
 800cfda:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800cfdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfde:	4618      	mov	r0, r3
 800cfe0:	3710      	adds	r7, #16
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	bd80      	pop	{r7, pc}
 800cfe6:	bf00      	nop
 800cfe8:	200000a7 	.word	0x200000a7

0800cfec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b084      	sub	sp, #16
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	32b0      	adds	r2, #176	; 0xb0
 800cffe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d002:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	32b0      	adds	r2, #176	; 0xb0
 800d00e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d012:	2b00      	cmp	r3, #0
 800d014:	d101      	bne.n	800d01a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800d016:	2303      	movs	r3, #3
 800d018:	e018      	b.n	800d04c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	7c1b      	ldrb	r3, [r3, #16]
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d10a      	bne.n	800d038 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d022:	4b0c      	ldr	r3, [pc, #48]	; (800d054 <USBD_CDC_ReceivePacket+0x68>)
 800d024:	7819      	ldrb	r1, [r3, #0]
 800d026:	68fb      	ldr	r3, [r7, #12]
 800d028:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d02c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d030:	6878      	ldr	r0, [r7, #4]
 800d032:	f001 ffa5 	bl	800ef80 <USBD_LL_PrepareReceive>
 800d036:	e008      	b.n	800d04a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d038:	4b06      	ldr	r3, [pc, #24]	; (800d054 <USBD_CDC_ReceivePacket+0x68>)
 800d03a:	7819      	ldrb	r1, [r3, #0]
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d042:	2340      	movs	r3, #64	; 0x40
 800d044:	6878      	ldr	r0, [r7, #4]
 800d046:	f001 ff9b 	bl	800ef80 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d04a:	2300      	movs	r3, #0
}
 800d04c:	4618      	mov	r0, r3
 800d04e:	3710      	adds	r7, #16
 800d050:	46bd      	mov	sp, r7
 800d052:	bd80      	pop	{r7, pc}
 800d054:	200000a8 	.word	0x200000a8

0800d058 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d058:	b580      	push	{r7, lr}
 800d05a:	b086      	sub	sp, #24
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	60f8      	str	r0, [r7, #12]
 800d060:	60b9      	str	r1, [r7, #8]
 800d062:	4613      	mov	r3, r2
 800d064:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d101      	bne.n	800d070 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d06c:	2303      	movs	r3, #3
 800d06e:	e01f      	b.n	800d0b0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	2200      	movs	r2, #0
 800d074:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	2200      	movs	r2, #0
 800d07c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	2200      	movs	r2, #0
 800d084:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d088:	68bb      	ldr	r3, [r7, #8]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d003      	beq.n	800d096 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	68ba      	ldr	r2, [r7, #8]
 800d092:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	2201      	movs	r2, #1
 800d09a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	79fa      	ldrb	r2, [r7, #7]
 800d0a2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d0a4:	68f8      	ldr	r0, [r7, #12]
 800d0a6:	f001 fe15 	bl	800ecd4 <USBD_LL_Init>
 800d0aa:	4603      	mov	r3, r0
 800d0ac:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d0ae:	7dfb      	ldrb	r3, [r7, #23]
}
 800d0b0:	4618      	mov	r0, r3
 800d0b2:	3718      	adds	r7, #24
 800d0b4:	46bd      	mov	sp, r7
 800d0b6:	bd80      	pop	{r7, pc}

0800d0b8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b084      	sub	sp, #16
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
 800d0c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d0c6:	683b      	ldr	r3, [r7, #0]
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d101      	bne.n	800d0d0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d0cc:	2303      	movs	r3, #3
 800d0ce:	e025      	b.n	800d11c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	683a      	ldr	r2, [r7, #0]
 800d0d4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	32ae      	adds	r2, #174	; 0xae
 800d0e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d00f      	beq.n	800d10c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	32ae      	adds	r2, #174	; 0xae
 800d0f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0fc:	f107 020e 	add.w	r2, r7, #14
 800d100:	4610      	mov	r0, r2
 800d102:	4798      	blx	r3
 800d104:	4602      	mov	r2, r0
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800d112:	1c5a      	adds	r2, r3, #1
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800d11a:	2300      	movs	r3, #0
}
 800d11c:	4618      	mov	r0, r3
 800d11e:	3710      	adds	r7, #16
 800d120:	46bd      	mov	sp, r7
 800d122:	bd80      	pop	{r7, pc}

0800d124 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b082      	sub	sp, #8
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d12c:	6878      	ldr	r0, [r7, #4]
 800d12e:	f001 fe1d 	bl	800ed6c <USBD_LL_Start>
 800d132:	4603      	mov	r3, r0
}
 800d134:	4618      	mov	r0, r3
 800d136:	3708      	adds	r7, #8
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd80      	pop	{r7, pc}

0800d13c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800d13c:	b480      	push	{r7}
 800d13e:	b083      	sub	sp, #12
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d144:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800d146:	4618      	mov	r0, r3
 800d148:	370c      	adds	r7, #12
 800d14a:	46bd      	mov	sp, r7
 800d14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d150:	4770      	bx	lr

0800d152 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d152:	b580      	push	{r7, lr}
 800d154:	b084      	sub	sp, #16
 800d156:	af00      	add	r7, sp, #0
 800d158:	6078      	str	r0, [r7, #4]
 800d15a:	460b      	mov	r3, r1
 800d15c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d15e:	2300      	movs	r3, #0
 800d160:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d009      	beq.n	800d180 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	78fa      	ldrb	r2, [r7, #3]
 800d176:	4611      	mov	r1, r2
 800d178:	6878      	ldr	r0, [r7, #4]
 800d17a:	4798      	blx	r3
 800d17c:	4603      	mov	r3, r0
 800d17e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d180:	7bfb      	ldrb	r3, [r7, #15]
}
 800d182:	4618      	mov	r0, r3
 800d184:	3710      	adds	r7, #16
 800d186:	46bd      	mov	sp, r7
 800d188:	bd80      	pop	{r7, pc}

0800d18a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d18a:	b580      	push	{r7, lr}
 800d18c:	b084      	sub	sp, #16
 800d18e:	af00      	add	r7, sp, #0
 800d190:	6078      	str	r0, [r7, #4]
 800d192:	460b      	mov	r3, r1
 800d194:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d196:	2300      	movs	r3, #0
 800d198:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d1a0:	685b      	ldr	r3, [r3, #4]
 800d1a2:	78fa      	ldrb	r2, [r7, #3]
 800d1a4:	4611      	mov	r1, r2
 800d1a6:	6878      	ldr	r0, [r7, #4]
 800d1a8:	4798      	blx	r3
 800d1aa:	4603      	mov	r3, r0
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d001      	beq.n	800d1b4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800d1b0:	2303      	movs	r3, #3
 800d1b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d1b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1b6:	4618      	mov	r0, r3
 800d1b8:	3710      	adds	r7, #16
 800d1ba:	46bd      	mov	sp, r7
 800d1bc:	bd80      	pop	{r7, pc}

0800d1be <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d1be:	b580      	push	{r7, lr}
 800d1c0:	b084      	sub	sp, #16
 800d1c2:	af00      	add	r7, sp, #0
 800d1c4:	6078      	str	r0, [r7, #4]
 800d1c6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d1ce:	6839      	ldr	r1, [r7, #0]
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	f001 f908 	bl	800e3e6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	2201      	movs	r2, #1
 800d1da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800d1e4:	461a      	mov	r2, r3
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d1f2:	f003 031f 	and.w	r3, r3, #31
 800d1f6:	2b02      	cmp	r3, #2
 800d1f8:	d01a      	beq.n	800d230 <USBD_LL_SetupStage+0x72>
 800d1fa:	2b02      	cmp	r3, #2
 800d1fc:	d822      	bhi.n	800d244 <USBD_LL_SetupStage+0x86>
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d002      	beq.n	800d208 <USBD_LL_SetupStage+0x4a>
 800d202:	2b01      	cmp	r3, #1
 800d204:	d00a      	beq.n	800d21c <USBD_LL_SetupStage+0x5e>
 800d206:	e01d      	b.n	800d244 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d20e:	4619      	mov	r1, r3
 800d210:	6878      	ldr	r0, [r7, #4]
 800d212:	f000 fb5f 	bl	800d8d4 <USBD_StdDevReq>
 800d216:	4603      	mov	r3, r0
 800d218:	73fb      	strb	r3, [r7, #15]
      break;
 800d21a:	e020      	b.n	800d25e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d222:	4619      	mov	r1, r3
 800d224:	6878      	ldr	r0, [r7, #4]
 800d226:	f000 fbc7 	bl	800d9b8 <USBD_StdItfReq>
 800d22a:	4603      	mov	r3, r0
 800d22c:	73fb      	strb	r3, [r7, #15]
      break;
 800d22e:	e016      	b.n	800d25e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800d236:	4619      	mov	r1, r3
 800d238:	6878      	ldr	r0, [r7, #4]
 800d23a:	f000 fc29 	bl	800da90 <USBD_StdEPReq>
 800d23e:	4603      	mov	r3, r0
 800d240:	73fb      	strb	r3, [r7, #15]
      break;
 800d242:	e00c      	b.n	800d25e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d24a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d24e:	b2db      	uxtb	r3, r3
 800d250:	4619      	mov	r1, r3
 800d252:	6878      	ldr	r0, [r7, #4]
 800d254:	f001 fdea 	bl	800ee2c <USBD_LL_StallEP>
 800d258:	4603      	mov	r3, r0
 800d25a:	73fb      	strb	r3, [r7, #15]
      break;
 800d25c:	bf00      	nop
  }

  return ret;
 800d25e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d260:	4618      	mov	r0, r3
 800d262:	3710      	adds	r7, #16
 800d264:	46bd      	mov	sp, r7
 800d266:	bd80      	pop	{r7, pc}

0800d268 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d268:	b580      	push	{r7, lr}
 800d26a:	b086      	sub	sp, #24
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	60f8      	str	r0, [r7, #12]
 800d270:	460b      	mov	r3, r1
 800d272:	607a      	str	r2, [r7, #4]
 800d274:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d276:	2300      	movs	r3, #0
 800d278:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d27a:	7afb      	ldrb	r3, [r7, #11]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d16e      	bne.n	800d35e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d286:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d28e:	2b03      	cmp	r3, #3
 800d290:	f040 8098 	bne.w	800d3c4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d294:	693b      	ldr	r3, [r7, #16]
 800d296:	689a      	ldr	r2, [r3, #8]
 800d298:	693b      	ldr	r3, [r7, #16]
 800d29a:	68db      	ldr	r3, [r3, #12]
 800d29c:	429a      	cmp	r2, r3
 800d29e:	d913      	bls.n	800d2c8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d2a0:	693b      	ldr	r3, [r7, #16]
 800d2a2:	689a      	ldr	r2, [r3, #8]
 800d2a4:	693b      	ldr	r3, [r7, #16]
 800d2a6:	68db      	ldr	r3, [r3, #12]
 800d2a8:	1ad2      	subs	r2, r2, r3
 800d2aa:	693b      	ldr	r3, [r7, #16]
 800d2ac:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d2ae:	693b      	ldr	r3, [r7, #16]
 800d2b0:	68da      	ldr	r2, [r3, #12]
 800d2b2:	693b      	ldr	r3, [r7, #16]
 800d2b4:	689b      	ldr	r3, [r3, #8]
 800d2b6:	4293      	cmp	r3, r2
 800d2b8:	bf28      	it	cs
 800d2ba:	4613      	movcs	r3, r2
 800d2bc:	461a      	mov	r2, r3
 800d2be:	6879      	ldr	r1, [r7, #4]
 800d2c0:	68f8      	ldr	r0, [r7, #12]
 800d2c2:	f001 f984 	bl	800e5ce <USBD_CtlContinueRx>
 800d2c6:	e07d      	b.n	800d3c4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800d2ce:	f003 031f 	and.w	r3, r3, #31
 800d2d2:	2b02      	cmp	r3, #2
 800d2d4:	d014      	beq.n	800d300 <USBD_LL_DataOutStage+0x98>
 800d2d6:	2b02      	cmp	r3, #2
 800d2d8:	d81d      	bhi.n	800d316 <USBD_LL_DataOutStage+0xae>
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d002      	beq.n	800d2e4 <USBD_LL_DataOutStage+0x7c>
 800d2de:	2b01      	cmp	r3, #1
 800d2e0:	d003      	beq.n	800d2ea <USBD_LL_DataOutStage+0x82>
 800d2e2:	e018      	b.n	800d316 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800d2e4:	2300      	movs	r3, #0
 800d2e6:	75bb      	strb	r3, [r7, #22]
            break;
 800d2e8:	e018      	b.n	800d31c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800d2f0:	b2db      	uxtb	r3, r3
 800d2f2:	4619      	mov	r1, r3
 800d2f4:	68f8      	ldr	r0, [r7, #12]
 800d2f6:	f000 fa5e 	bl	800d7b6 <USBD_CoreFindIF>
 800d2fa:	4603      	mov	r3, r0
 800d2fc:	75bb      	strb	r3, [r7, #22]
            break;
 800d2fe:	e00d      	b.n	800d31c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800d306:	b2db      	uxtb	r3, r3
 800d308:	4619      	mov	r1, r3
 800d30a:	68f8      	ldr	r0, [r7, #12]
 800d30c:	f000 fa60 	bl	800d7d0 <USBD_CoreFindEP>
 800d310:	4603      	mov	r3, r0
 800d312:	75bb      	strb	r3, [r7, #22]
            break;
 800d314:	e002      	b.n	800d31c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800d316:	2300      	movs	r3, #0
 800d318:	75bb      	strb	r3, [r7, #22]
            break;
 800d31a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800d31c:	7dbb      	ldrb	r3, [r7, #22]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d119      	bne.n	800d356 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d328:	b2db      	uxtb	r3, r3
 800d32a:	2b03      	cmp	r3, #3
 800d32c:	d113      	bne.n	800d356 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800d32e:	7dba      	ldrb	r2, [r7, #22]
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	32ae      	adds	r2, #174	; 0xae
 800d334:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d338:	691b      	ldr	r3, [r3, #16]
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d00b      	beq.n	800d356 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800d33e:	7dba      	ldrb	r2, [r7, #22]
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800d346:	7dba      	ldrb	r2, [r7, #22]
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	32ae      	adds	r2, #174	; 0xae
 800d34c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d350:	691b      	ldr	r3, [r3, #16]
 800d352:	68f8      	ldr	r0, [r7, #12]
 800d354:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d356:	68f8      	ldr	r0, [r7, #12]
 800d358:	f001 f94a 	bl	800e5f0 <USBD_CtlSendStatus>
 800d35c:	e032      	b.n	800d3c4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800d35e:	7afb      	ldrb	r3, [r7, #11]
 800d360:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d364:	b2db      	uxtb	r3, r3
 800d366:	4619      	mov	r1, r3
 800d368:	68f8      	ldr	r0, [r7, #12]
 800d36a:	f000 fa31 	bl	800d7d0 <USBD_CoreFindEP>
 800d36e:	4603      	mov	r3, r0
 800d370:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d372:	7dbb      	ldrb	r3, [r7, #22]
 800d374:	2bff      	cmp	r3, #255	; 0xff
 800d376:	d025      	beq.n	800d3c4 <USBD_LL_DataOutStage+0x15c>
 800d378:	7dbb      	ldrb	r3, [r7, #22]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d122      	bne.n	800d3c4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d384:	b2db      	uxtb	r3, r3
 800d386:	2b03      	cmp	r3, #3
 800d388:	d117      	bne.n	800d3ba <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800d38a:	7dba      	ldrb	r2, [r7, #22]
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	32ae      	adds	r2, #174	; 0xae
 800d390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d394:	699b      	ldr	r3, [r3, #24]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d00f      	beq.n	800d3ba <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800d39a:	7dba      	ldrb	r2, [r7, #22]
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800d3a2:	7dba      	ldrb	r2, [r7, #22]
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	32ae      	adds	r2, #174	; 0xae
 800d3a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3ac:	699b      	ldr	r3, [r3, #24]
 800d3ae:	7afa      	ldrb	r2, [r7, #11]
 800d3b0:	4611      	mov	r1, r2
 800d3b2:	68f8      	ldr	r0, [r7, #12]
 800d3b4:	4798      	blx	r3
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800d3ba:	7dfb      	ldrb	r3, [r7, #23]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d001      	beq.n	800d3c4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800d3c0:	7dfb      	ldrb	r3, [r7, #23]
 800d3c2:	e000      	b.n	800d3c6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800d3c4:	2300      	movs	r3, #0
}
 800d3c6:	4618      	mov	r0, r3
 800d3c8:	3718      	adds	r7, #24
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	bd80      	pop	{r7, pc}

0800d3ce <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d3ce:	b580      	push	{r7, lr}
 800d3d0:	b086      	sub	sp, #24
 800d3d2:	af00      	add	r7, sp, #0
 800d3d4:	60f8      	str	r0, [r7, #12]
 800d3d6:	460b      	mov	r3, r1
 800d3d8:	607a      	str	r2, [r7, #4]
 800d3da:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800d3dc:	7afb      	ldrb	r3, [r7, #11]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d16f      	bne.n	800d4c2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	3314      	adds	r3, #20
 800d3e6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d3ee:	2b02      	cmp	r3, #2
 800d3f0:	d15a      	bne.n	800d4a8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800d3f2:	693b      	ldr	r3, [r7, #16]
 800d3f4:	689a      	ldr	r2, [r3, #8]
 800d3f6:	693b      	ldr	r3, [r7, #16]
 800d3f8:	68db      	ldr	r3, [r3, #12]
 800d3fa:	429a      	cmp	r2, r3
 800d3fc:	d914      	bls.n	800d428 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d3fe:	693b      	ldr	r3, [r7, #16]
 800d400:	689a      	ldr	r2, [r3, #8]
 800d402:	693b      	ldr	r3, [r7, #16]
 800d404:	68db      	ldr	r3, [r3, #12]
 800d406:	1ad2      	subs	r2, r2, r3
 800d408:	693b      	ldr	r3, [r7, #16]
 800d40a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d40c:	693b      	ldr	r3, [r7, #16]
 800d40e:	689b      	ldr	r3, [r3, #8]
 800d410:	461a      	mov	r2, r3
 800d412:	6879      	ldr	r1, [r7, #4]
 800d414:	68f8      	ldr	r0, [r7, #12]
 800d416:	f001 f8ac 	bl	800e572 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d41a:	2300      	movs	r3, #0
 800d41c:	2200      	movs	r2, #0
 800d41e:	2100      	movs	r1, #0
 800d420:	68f8      	ldr	r0, [r7, #12]
 800d422:	f001 fdad 	bl	800ef80 <USBD_LL_PrepareReceive>
 800d426:	e03f      	b.n	800d4a8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d428:	693b      	ldr	r3, [r7, #16]
 800d42a:	68da      	ldr	r2, [r3, #12]
 800d42c:	693b      	ldr	r3, [r7, #16]
 800d42e:	689b      	ldr	r3, [r3, #8]
 800d430:	429a      	cmp	r2, r3
 800d432:	d11c      	bne.n	800d46e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d434:	693b      	ldr	r3, [r7, #16]
 800d436:	685a      	ldr	r2, [r3, #4]
 800d438:	693b      	ldr	r3, [r7, #16]
 800d43a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d43c:	429a      	cmp	r2, r3
 800d43e:	d316      	bcc.n	800d46e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d440:	693b      	ldr	r3, [r7, #16]
 800d442:	685a      	ldr	r2, [r3, #4]
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d44a:	429a      	cmp	r2, r3
 800d44c:	d20f      	bcs.n	800d46e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d44e:	2200      	movs	r2, #0
 800d450:	2100      	movs	r1, #0
 800d452:	68f8      	ldr	r0, [r7, #12]
 800d454:	f001 f88d 	bl	800e572 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	2200      	movs	r2, #0
 800d45c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d460:	2300      	movs	r3, #0
 800d462:	2200      	movs	r2, #0
 800d464:	2100      	movs	r1, #0
 800d466:	68f8      	ldr	r0, [r7, #12]
 800d468:	f001 fd8a 	bl	800ef80 <USBD_LL_PrepareReceive>
 800d46c:	e01c      	b.n	800d4a8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d46e:	68fb      	ldr	r3, [r7, #12]
 800d470:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d474:	b2db      	uxtb	r3, r3
 800d476:	2b03      	cmp	r3, #3
 800d478:	d10f      	bne.n	800d49a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d480:	68db      	ldr	r3, [r3, #12]
 800d482:	2b00      	cmp	r3, #0
 800d484:	d009      	beq.n	800d49a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	2200      	movs	r2, #0
 800d48a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d494:	68db      	ldr	r3, [r3, #12]
 800d496:	68f8      	ldr	r0, [r7, #12]
 800d498:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d49a:	2180      	movs	r1, #128	; 0x80
 800d49c:	68f8      	ldr	r0, [r7, #12]
 800d49e:	f001 fcc5 	bl	800ee2c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d4a2:	68f8      	ldr	r0, [r7, #12]
 800d4a4:	f001 f8b7 	bl	800e616 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d03a      	beq.n	800d528 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800d4b2:	68f8      	ldr	r0, [r7, #12]
 800d4b4:	f7ff fe42 	bl	800d13c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	2200      	movs	r2, #0
 800d4bc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800d4c0:	e032      	b.n	800d528 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800d4c2:	7afb      	ldrb	r3, [r7, #11]
 800d4c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800d4c8:	b2db      	uxtb	r3, r3
 800d4ca:	4619      	mov	r1, r3
 800d4cc:	68f8      	ldr	r0, [r7, #12]
 800d4ce:	f000 f97f 	bl	800d7d0 <USBD_CoreFindEP>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d4d6:	7dfb      	ldrb	r3, [r7, #23]
 800d4d8:	2bff      	cmp	r3, #255	; 0xff
 800d4da:	d025      	beq.n	800d528 <USBD_LL_DataInStage+0x15a>
 800d4dc:	7dfb      	ldrb	r3, [r7, #23]
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d122      	bne.n	800d528 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d4e8:	b2db      	uxtb	r3, r3
 800d4ea:	2b03      	cmp	r3, #3
 800d4ec:	d11c      	bne.n	800d528 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800d4ee:	7dfa      	ldrb	r2, [r7, #23]
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	32ae      	adds	r2, #174	; 0xae
 800d4f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4f8:	695b      	ldr	r3, [r3, #20]
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d014      	beq.n	800d528 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800d4fe:	7dfa      	ldrb	r2, [r7, #23]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800d506:	7dfa      	ldrb	r2, [r7, #23]
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	32ae      	adds	r2, #174	; 0xae
 800d50c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d510:	695b      	ldr	r3, [r3, #20]
 800d512:	7afa      	ldrb	r2, [r7, #11]
 800d514:	4611      	mov	r1, r2
 800d516:	68f8      	ldr	r0, [r7, #12]
 800d518:	4798      	blx	r3
 800d51a:	4603      	mov	r3, r0
 800d51c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d51e:	7dbb      	ldrb	r3, [r7, #22]
 800d520:	2b00      	cmp	r3, #0
 800d522:	d001      	beq.n	800d528 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d524:	7dbb      	ldrb	r3, [r7, #22]
 800d526:	e000      	b.n	800d52a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d528:	2300      	movs	r3, #0
}
 800d52a:	4618      	mov	r0, r3
 800d52c:	3718      	adds	r7, #24
 800d52e:	46bd      	mov	sp, r7
 800d530:	bd80      	pop	{r7, pc}

0800d532 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d532:	b580      	push	{r7, lr}
 800d534:	b084      	sub	sp, #16
 800d536:	af00      	add	r7, sp, #0
 800d538:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d53a:	2300      	movs	r3, #0
 800d53c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	2201      	movs	r2, #1
 800d542:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	2200      	movs	r2, #0
 800d54a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	2200      	movs	r2, #0
 800d552:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	2200      	movs	r2, #0
 800d558:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	2200      	movs	r2, #0
 800d560:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d014      	beq.n	800d598 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d574:	685b      	ldr	r3, [r3, #4]
 800d576:	2b00      	cmp	r3, #0
 800d578:	d00e      	beq.n	800d598 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d580:	685b      	ldr	r3, [r3, #4]
 800d582:	687a      	ldr	r2, [r7, #4]
 800d584:	6852      	ldr	r2, [r2, #4]
 800d586:	b2d2      	uxtb	r2, r2
 800d588:	4611      	mov	r1, r2
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	4798      	blx	r3
 800d58e:	4603      	mov	r3, r0
 800d590:	2b00      	cmp	r3, #0
 800d592:	d001      	beq.n	800d598 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d594:	2303      	movs	r3, #3
 800d596:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d598:	2340      	movs	r3, #64	; 0x40
 800d59a:	2200      	movs	r2, #0
 800d59c:	2100      	movs	r1, #0
 800d59e:	6878      	ldr	r0, [r7, #4]
 800d5a0:	f001 fbff 	bl	800eda2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	2201      	movs	r2, #1
 800d5a8:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	2240      	movs	r2, #64	; 0x40
 800d5b0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d5b4:	2340      	movs	r3, #64	; 0x40
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	2180      	movs	r1, #128	; 0x80
 800d5ba:	6878      	ldr	r0, [r7, #4]
 800d5bc:	f001 fbf1 	bl	800eda2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	2201      	movs	r2, #1
 800d5c4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	2240      	movs	r2, #64	; 0x40
 800d5ca:	621a      	str	r2, [r3, #32]

  return ret;
 800d5cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5ce:	4618      	mov	r0, r3
 800d5d0:	3710      	adds	r7, #16
 800d5d2:	46bd      	mov	sp, r7
 800d5d4:	bd80      	pop	{r7, pc}

0800d5d6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d5d6:	b480      	push	{r7}
 800d5d8:	b083      	sub	sp, #12
 800d5da:	af00      	add	r7, sp, #0
 800d5dc:	6078      	str	r0, [r7, #4]
 800d5de:	460b      	mov	r3, r1
 800d5e0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	78fa      	ldrb	r2, [r7, #3]
 800d5e6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d5e8:	2300      	movs	r3, #0
}
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	370c      	adds	r7, #12
 800d5ee:	46bd      	mov	sp, r7
 800d5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f4:	4770      	bx	lr

0800d5f6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d5f6:	b480      	push	{r7}
 800d5f8:	b083      	sub	sp, #12
 800d5fa:	af00      	add	r7, sp, #0
 800d5fc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d604:	b2da      	uxtb	r2, r3
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2204      	movs	r2, #4
 800d610:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800d614:	2300      	movs	r3, #0
}
 800d616:	4618      	mov	r0, r3
 800d618:	370c      	adds	r7, #12
 800d61a:	46bd      	mov	sp, r7
 800d61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d620:	4770      	bx	lr

0800d622 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d622:	b480      	push	{r7}
 800d624:	b083      	sub	sp, #12
 800d626:	af00      	add	r7, sp, #0
 800d628:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d630:	b2db      	uxtb	r3, r3
 800d632:	2b04      	cmp	r3, #4
 800d634:	d106      	bne.n	800d644 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800d63c:	b2da      	uxtb	r2, r3
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800d644:	2300      	movs	r3, #0
}
 800d646:	4618      	mov	r0, r3
 800d648:	370c      	adds	r7, #12
 800d64a:	46bd      	mov	sp, r7
 800d64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d650:	4770      	bx	lr

0800d652 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d652:	b580      	push	{r7, lr}
 800d654:	b082      	sub	sp, #8
 800d656:	af00      	add	r7, sp, #0
 800d658:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d660:	b2db      	uxtb	r3, r3
 800d662:	2b03      	cmp	r3, #3
 800d664:	d110      	bne.n	800d688 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d00b      	beq.n	800d688 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d676:	69db      	ldr	r3, [r3, #28]
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d005      	beq.n	800d688 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d682:	69db      	ldr	r3, [r3, #28]
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d688:	2300      	movs	r3, #0
}
 800d68a:	4618      	mov	r0, r3
 800d68c:	3708      	adds	r7, #8
 800d68e:	46bd      	mov	sp, r7
 800d690:	bd80      	pop	{r7, pc}

0800d692 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d692:	b580      	push	{r7, lr}
 800d694:	b082      	sub	sp, #8
 800d696:	af00      	add	r7, sp, #0
 800d698:	6078      	str	r0, [r7, #4]
 800d69a:	460b      	mov	r3, r1
 800d69c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d69e:	687b      	ldr	r3, [r7, #4]
 800d6a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	32ae      	adds	r2, #174	; 0xae
 800d6a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d101      	bne.n	800d6b4 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d6b0:	2303      	movs	r3, #3
 800d6b2:	e01c      	b.n	800d6ee <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d6ba:	b2db      	uxtb	r3, r3
 800d6bc:	2b03      	cmp	r3, #3
 800d6be:	d115      	bne.n	800d6ec <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	32ae      	adds	r2, #174	; 0xae
 800d6ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6ce:	6a1b      	ldr	r3, [r3, #32]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d00b      	beq.n	800d6ec <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	32ae      	adds	r2, #174	; 0xae
 800d6de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6e2:	6a1b      	ldr	r3, [r3, #32]
 800d6e4:	78fa      	ldrb	r2, [r7, #3]
 800d6e6:	4611      	mov	r1, r2
 800d6e8:	6878      	ldr	r0, [r7, #4]
 800d6ea:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d6ec:	2300      	movs	r3, #0
}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3708      	adds	r7, #8
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}

0800d6f6 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d6f6:	b580      	push	{r7, lr}
 800d6f8:	b082      	sub	sp, #8
 800d6fa:	af00      	add	r7, sp, #0
 800d6fc:	6078      	str	r0, [r7, #4]
 800d6fe:	460b      	mov	r3, r1
 800d700:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	32ae      	adds	r2, #174	; 0xae
 800d70c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d710:	2b00      	cmp	r3, #0
 800d712:	d101      	bne.n	800d718 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d714:	2303      	movs	r3, #3
 800d716:	e01c      	b.n	800d752 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d71e:	b2db      	uxtb	r3, r3
 800d720:	2b03      	cmp	r3, #3
 800d722:	d115      	bne.n	800d750 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	32ae      	adds	r2, #174	; 0xae
 800d72e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d734:	2b00      	cmp	r3, #0
 800d736:	d00b      	beq.n	800d750 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	32ae      	adds	r2, #174	; 0xae
 800d742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d748:	78fa      	ldrb	r2, [r7, #3]
 800d74a:	4611      	mov	r1, r2
 800d74c:	6878      	ldr	r0, [r7, #4]
 800d74e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d750:	2300      	movs	r3, #0
}
 800d752:	4618      	mov	r0, r3
 800d754:	3708      	adds	r7, #8
 800d756:	46bd      	mov	sp, r7
 800d758:	bd80      	pop	{r7, pc}

0800d75a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d75a:	b480      	push	{r7}
 800d75c:	b083      	sub	sp, #12
 800d75e:	af00      	add	r7, sp, #0
 800d760:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d762:	2300      	movs	r3, #0
}
 800d764:	4618      	mov	r0, r3
 800d766:	370c      	adds	r7, #12
 800d768:	46bd      	mov	sp, r7
 800d76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d76e:	4770      	bx	lr

0800d770 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d770:	b580      	push	{r7, lr}
 800d772:	b084      	sub	sp, #16
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d778:	2300      	movs	r3, #0
 800d77a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	2201      	movs	r2, #1
 800d780:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d00e      	beq.n	800d7ac <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d794:	685b      	ldr	r3, [r3, #4]
 800d796:	687a      	ldr	r2, [r7, #4]
 800d798:	6852      	ldr	r2, [r2, #4]
 800d79a:	b2d2      	uxtb	r2, r2
 800d79c:	4611      	mov	r1, r2
 800d79e:	6878      	ldr	r0, [r7, #4]
 800d7a0:	4798      	blx	r3
 800d7a2:	4603      	mov	r3, r0
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d001      	beq.n	800d7ac <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d7a8:	2303      	movs	r3, #3
 800d7aa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d7ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	3710      	adds	r7, #16
 800d7b2:	46bd      	mov	sp, r7
 800d7b4:	bd80      	pop	{r7, pc}

0800d7b6 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d7b6:	b480      	push	{r7}
 800d7b8:	b083      	sub	sp, #12
 800d7ba:	af00      	add	r7, sp, #0
 800d7bc:	6078      	str	r0, [r7, #4]
 800d7be:	460b      	mov	r3, r1
 800d7c0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d7c2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	370c      	adds	r7, #12
 800d7c8:	46bd      	mov	sp, r7
 800d7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ce:	4770      	bx	lr

0800d7d0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d7d0:	b480      	push	{r7}
 800d7d2:	b083      	sub	sp, #12
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]
 800d7d8:	460b      	mov	r3, r1
 800d7da:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d7dc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d7de:	4618      	mov	r0, r3
 800d7e0:	370c      	adds	r7, #12
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e8:	4770      	bx	lr

0800d7ea <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d7ea:	b580      	push	{r7, lr}
 800d7ec:	b086      	sub	sp, #24
 800d7ee:	af00      	add	r7, sp, #0
 800d7f0:	6078      	str	r0, [r7, #4]
 800d7f2:	460b      	mov	r3, r1
 800d7f4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d7fe:	2300      	movs	r3, #0
 800d800:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	885b      	ldrh	r3, [r3, #2]
 800d806:	b29a      	uxth	r2, r3
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	781b      	ldrb	r3, [r3, #0]
 800d80c:	b29b      	uxth	r3, r3
 800d80e:	429a      	cmp	r2, r3
 800d810:	d920      	bls.n	800d854 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	781b      	ldrb	r3, [r3, #0]
 800d816:	b29b      	uxth	r3, r3
 800d818:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d81a:	e013      	b.n	800d844 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d81c:	f107 030a 	add.w	r3, r7, #10
 800d820:	4619      	mov	r1, r3
 800d822:	6978      	ldr	r0, [r7, #20]
 800d824:	f000 f81b 	bl	800d85e <USBD_GetNextDesc>
 800d828:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d82a:	697b      	ldr	r3, [r7, #20]
 800d82c:	785b      	ldrb	r3, [r3, #1]
 800d82e:	2b05      	cmp	r3, #5
 800d830:	d108      	bne.n	800d844 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d832:	697b      	ldr	r3, [r7, #20]
 800d834:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d836:	693b      	ldr	r3, [r7, #16]
 800d838:	789b      	ldrb	r3, [r3, #2]
 800d83a:	78fa      	ldrb	r2, [r7, #3]
 800d83c:	429a      	cmp	r2, r3
 800d83e:	d008      	beq.n	800d852 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d840:	2300      	movs	r3, #0
 800d842:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	885b      	ldrh	r3, [r3, #2]
 800d848:	b29a      	uxth	r2, r3
 800d84a:	897b      	ldrh	r3, [r7, #10]
 800d84c:	429a      	cmp	r2, r3
 800d84e:	d8e5      	bhi.n	800d81c <USBD_GetEpDesc+0x32>
 800d850:	e000      	b.n	800d854 <USBD_GetEpDesc+0x6a>
          break;
 800d852:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d854:	693b      	ldr	r3, [r7, #16]
}
 800d856:	4618      	mov	r0, r3
 800d858:	3718      	adds	r7, #24
 800d85a:	46bd      	mov	sp, r7
 800d85c:	bd80      	pop	{r7, pc}

0800d85e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d85e:	b480      	push	{r7}
 800d860:	b085      	sub	sp, #20
 800d862:	af00      	add	r7, sp, #0
 800d864:	6078      	str	r0, [r7, #4]
 800d866:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	881a      	ldrh	r2, [r3, #0]
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	781b      	ldrb	r3, [r3, #0]
 800d874:	b29b      	uxth	r3, r3
 800d876:	4413      	add	r3, r2
 800d878:	b29a      	uxth	r2, r3
 800d87a:	683b      	ldr	r3, [r7, #0]
 800d87c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	781b      	ldrb	r3, [r3, #0]
 800d882:	461a      	mov	r2, r3
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	4413      	add	r3, r2
 800d888:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d88a:	68fb      	ldr	r3, [r7, #12]
}
 800d88c:	4618      	mov	r0, r3
 800d88e:	3714      	adds	r7, #20
 800d890:	46bd      	mov	sp, r7
 800d892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d896:	4770      	bx	lr

0800d898 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d898:	b480      	push	{r7}
 800d89a:	b087      	sub	sp, #28
 800d89c:	af00      	add	r7, sp, #0
 800d89e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d8a4:	697b      	ldr	r3, [r7, #20]
 800d8a6:	781b      	ldrb	r3, [r3, #0]
 800d8a8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d8aa:	697b      	ldr	r3, [r7, #20]
 800d8ac:	3301      	adds	r3, #1
 800d8ae:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d8b0:	697b      	ldr	r3, [r7, #20]
 800d8b2:	781b      	ldrb	r3, [r3, #0]
 800d8b4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d8b6:	8a3b      	ldrh	r3, [r7, #16]
 800d8b8:	021b      	lsls	r3, r3, #8
 800d8ba:	b21a      	sxth	r2, r3
 800d8bc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d8c0:	4313      	orrs	r3, r2
 800d8c2:	b21b      	sxth	r3, r3
 800d8c4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d8c6:	89fb      	ldrh	r3, [r7, #14]
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	371c      	adds	r7, #28
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d2:	4770      	bx	lr

0800d8d4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b084      	sub	sp, #16
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
 800d8dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d8de:	2300      	movs	r3, #0
 800d8e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d8e2:	683b      	ldr	r3, [r7, #0]
 800d8e4:	781b      	ldrb	r3, [r3, #0]
 800d8e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d8ea:	2b40      	cmp	r3, #64	; 0x40
 800d8ec:	d005      	beq.n	800d8fa <USBD_StdDevReq+0x26>
 800d8ee:	2b40      	cmp	r3, #64	; 0x40
 800d8f0:	d857      	bhi.n	800d9a2 <USBD_StdDevReq+0xce>
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d00f      	beq.n	800d916 <USBD_StdDevReq+0x42>
 800d8f6:	2b20      	cmp	r3, #32
 800d8f8:	d153      	bne.n	800d9a2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	32ae      	adds	r2, #174	; 0xae
 800d904:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d908:	689b      	ldr	r3, [r3, #8]
 800d90a:	6839      	ldr	r1, [r7, #0]
 800d90c:	6878      	ldr	r0, [r7, #4]
 800d90e:	4798      	blx	r3
 800d910:	4603      	mov	r3, r0
 800d912:	73fb      	strb	r3, [r7, #15]
      break;
 800d914:	e04a      	b.n	800d9ac <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d916:	683b      	ldr	r3, [r7, #0]
 800d918:	785b      	ldrb	r3, [r3, #1]
 800d91a:	2b09      	cmp	r3, #9
 800d91c:	d83b      	bhi.n	800d996 <USBD_StdDevReq+0xc2>
 800d91e:	a201      	add	r2, pc, #4	; (adr r2, 800d924 <USBD_StdDevReq+0x50>)
 800d920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d924:	0800d979 	.word	0x0800d979
 800d928:	0800d98d 	.word	0x0800d98d
 800d92c:	0800d997 	.word	0x0800d997
 800d930:	0800d983 	.word	0x0800d983
 800d934:	0800d997 	.word	0x0800d997
 800d938:	0800d957 	.word	0x0800d957
 800d93c:	0800d94d 	.word	0x0800d94d
 800d940:	0800d997 	.word	0x0800d997
 800d944:	0800d96f 	.word	0x0800d96f
 800d948:	0800d961 	.word	0x0800d961
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d94c:	6839      	ldr	r1, [r7, #0]
 800d94e:	6878      	ldr	r0, [r7, #4]
 800d950:	f000 fa3c 	bl	800ddcc <USBD_GetDescriptor>
          break;
 800d954:	e024      	b.n	800d9a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d956:	6839      	ldr	r1, [r7, #0]
 800d958:	6878      	ldr	r0, [r7, #4]
 800d95a:	f000 fba1 	bl	800e0a0 <USBD_SetAddress>
          break;
 800d95e:	e01f      	b.n	800d9a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d960:	6839      	ldr	r1, [r7, #0]
 800d962:	6878      	ldr	r0, [r7, #4]
 800d964:	f000 fbe0 	bl	800e128 <USBD_SetConfig>
 800d968:	4603      	mov	r3, r0
 800d96a:	73fb      	strb	r3, [r7, #15]
          break;
 800d96c:	e018      	b.n	800d9a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d96e:	6839      	ldr	r1, [r7, #0]
 800d970:	6878      	ldr	r0, [r7, #4]
 800d972:	f000 fc83 	bl	800e27c <USBD_GetConfig>
          break;
 800d976:	e013      	b.n	800d9a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d978:	6839      	ldr	r1, [r7, #0]
 800d97a:	6878      	ldr	r0, [r7, #4]
 800d97c:	f000 fcb4 	bl	800e2e8 <USBD_GetStatus>
          break;
 800d980:	e00e      	b.n	800d9a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d982:	6839      	ldr	r1, [r7, #0]
 800d984:	6878      	ldr	r0, [r7, #4]
 800d986:	f000 fce3 	bl	800e350 <USBD_SetFeature>
          break;
 800d98a:	e009      	b.n	800d9a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d98c:	6839      	ldr	r1, [r7, #0]
 800d98e:	6878      	ldr	r0, [r7, #4]
 800d990:	f000 fd07 	bl	800e3a2 <USBD_ClrFeature>
          break;
 800d994:	e004      	b.n	800d9a0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d996:	6839      	ldr	r1, [r7, #0]
 800d998:	6878      	ldr	r0, [r7, #4]
 800d99a:	f000 fd5e 	bl	800e45a <USBD_CtlError>
          break;
 800d99e:	bf00      	nop
      }
      break;
 800d9a0:	e004      	b.n	800d9ac <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d9a2:	6839      	ldr	r1, [r7, #0]
 800d9a4:	6878      	ldr	r0, [r7, #4]
 800d9a6:	f000 fd58 	bl	800e45a <USBD_CtlError>
      break;
 800d9aa:	bf00      	nop
  }

  return ret;
 800d9ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800d9ae:	4618      	mov	r0, r3
 800d9b0:	3710      	adds	r7, #16
 800d9b2:	46bd      	mov	sp, r7
 800d9b4:	bd80      	pop	{r7, pc}
 800d9b6:	bf00      	nop

0800d9b8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b084      	sub	sp, #16
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	6078      	str	r0, [r7, #4]
 800d9c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	781b      	ldrb	r3, [r3, #0]
 800d9ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d9ce:	2b40      	cmp	r3, #64	; 0x40
 800d9d0:	d005      	beq.n	800d9de <USBD_StdItfReq+0x26>
 800d9d2:	2b40      	cmp	r3, #64	; 0x40
 800d9d4:	d852      	bhi.n	800da7c <USBD_StdItfReq+0xc4>
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d001      	beq.n	800d9de <USBD_StdItfReq+0x26>
 800d9da:	2b20      	cmp	r3, #32
 800d9dc:	d14e      	bne.n	800da7c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d9e4:	b2db      	uxtb	r3, r3
 800d9e6:	3b01      	subs	r3, #1
 800d9e8:	2b02      	cmp	r3, #2
 800d9ea:	d840      	bhi.n	800da6e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	889b      	ldrh	r3, [r3, #4]
 800d9f0:	b2db      	uxtb	r3, r3
 800d9f2:	2b01      	cmp	r3, #1
 800d9f4:	d836      	bhi.n	800da64 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	889b      	ldrh	r3, [r3, #4]
 800d9fa:	b2db      	uxtb	r3, r3
 800d9fc:	4619      	mov	r1, r3
 800d9fe:	6878      	ldr	r0, [r7, #4]
 800da00:	f7ff fed9 	bl	800d7b6 <USBD_CoreFindIF>
 800da04:	4603      	mov	r3, r0
 800da06:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800da08:	7bbb      	ldrb	r3, [r7, #14]
 800da0a:	2bff      	cmp	r3, #255	; 0xff
 800da0c:	d01d      	beq.n	800da4a <USBD_StdItfReq+0x92>
 800da0e:	7bbb      	ldrb	r3, [r7, #14]
 800da10:	2b00      	cmp	r3, #0
 800da12:	d11a      	bne.n	800da4a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800da14:	7bba      	ldrb	r2, [r7, #14]
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	32ae      	adds	r2, #174	; 0xae
 800da1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da1e:	689b      	ldr	r3, [r3, #8]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d00f      	beq.n	800da44 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800da24:	7bba      	ldrb	r2, [r7, #14]
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800da2c:	7bba      	ldrb	r2, [r7, #14]
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	32ae      	adds	r2, #174	; 0xae
 800da32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da36:	689b      	ldr	r3, [r3, #8]
 800da38:	6839      	ldr	r1, [r7, #0]
 800da3a:	6878      	ldr	r0, [r7, #4]
 800da3c:	4798      	blx	r3
 800da3e:	4603      	mov	r3, r0
 800da40:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800da42:	e004      	b.n	800da4e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800da44:	2303      	movs	r3, #3
 800da46:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800da48:	e001      	b.n	800da4e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800da4a:	2303      	movs	r3, #3
 800da4c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800da4e:	683b      	ldr	r3, [r7, #0]
 800da50:	88db      	ldrh	r3, [r3, #6]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d110      	bne.n	800da78 <USBD_StdItfReq+0xc0>
 800da56:	7bfb      	ldrb	r3, [r7, #15]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d10d      	bne.n	800da78 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800da5c:	6878      	ldr	r0, [r7, #4]
 800da5e:	f000 fdc7 	bl	800e5f0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800da62:	e009      	b.n	800da78 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800da64:	6839      	ldr	r1, [r7, #0]
 800da66:	6878      	ldr	r0, [r7, #4]
 800da68:	f000 fcf7 	bl	800e45a <USBD_CtlError>
          break;
 800da6c:	e004      	b.n	800da78 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800da6e:	6839      	ldr	r1, [r7, #0]
 800da70:	6878      	ldr	r0, [r7, #4]
 800da72:	f000 fcf2 	bl	800e45a <USBD_CtlError>
          break;
 800da76:	e000      	b.n	800da7a <USBD_StdItfReq+0xc2>
          break;
 800da78:	bf00      	nop
      }
      break;
 800da7a:	e004      	b.n	800da86 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800da7c:	6839      	ldr	r1, [r7, #0]
 800da7e:	6878      	ldr	r0, [r7, #4]
 800da80:	f000 fceb 	bl	800e45a <USBD_CtlError>
      break;
 800da84:	bf00      	nop
  }

  return ret;
 800da86:	7bfb      	ldrb	r3, [r7, #15]
}
 800da88:	4618      	mov	r0, r3
 800da8a:	3710      	adds	r7, #16
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bd80      	pop	{r7, pc}

0800da90 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da90:	b580      	push	{r7, lr}
 800da92:	b084      	sub	sp, #16
 800da94:	af00      	add	r7, sp, #0
 800da96:	6078      	str	r0, [r7, #4]
 800da98:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800da9a:	2300      	movs	r3, #0
 800da9c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800da9e:	683b      	ldr	r3, [r7, #0]
 800daa0:	889b      	ldrh	r3, [r3, #4]
 800daa2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	781b      	ldrb	r3, [r3, #0]
 800daa8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800daac:	2b40      	cmp	r3, #64	; 0x40
 800daae:	d007      	beq.n	800dac0 <USBD_StdEPReq+0x30>
 800dab0:	2b40      	cmp	r3, #64	; 0x40
 800dab2:	f200 817f 	bhi.w	800ddb4 <USBD_StdEPReq+0x324>
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d02a      	beq.n	800db10 <USBD_StdEPReq+0x80>
 800daba:	2b20      	cmp	r3, #32
 800dabc:	f040 817a 	bne.w	800ddb4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800dac0:	7bbb      	ldrb	r3, [r7, #14]
 800dac2:	4619      	mov	r1, r3
 800dac4:	6878      	ldr	r0, [r7, #4]
 800dac6:	f7ff fe83 	bl	800d7d0 <USBD_CoreFindEP>
 800daca:	4603      	mov	r3, r0
 800dacc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dace:	7b7b      	ldrb	r3, [r7, #13]
 800dad0:	2bff      	cmp	r3, #255	; 0xff
 800dad2:	f000 8174 	beq.w	800ddbe <USBD_StdEPReq+0x32e>
 800dad6:	7b7b      	ldrb	r3, [r7, #13]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	f040 8170 	bne.w	800ddbe <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800dade:	7b7a      	ldrb	r2, [r7, #13]
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800dae6:	7b7a      	ldrb	r2, [r7, #13]
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	32ae      	adds	r2, #174	; 0xae
 800daec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800daf0:	689b      	ldr	r3, [r3, #8]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	f000 8163 	beq.w	800ddbe <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800daf8:	7b7a      	ldrb	r2, [r7, #13]
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	32ae      	adds	r2, #174	; 0xae
 800dafe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db02:	689b      	ldr	r3, [r3, #8]
 800db04:	6839      	ldr	r1, [r7, #0]
 800db06:	6878      	ldr	r0, [r7, #4]
 800db08:	4798      	blx	r3
 800db0a:	4603      	mov	r3, r0
 800db0c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800db0e:	e156      	b.n	800ddbe <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	785b      	ldrb	r3, [r3, #1]
 800db14:	2b03      	cmp	r3, #3
 800db16:	d008      	beq.n	800db2a <USBD_StdEPReq+0x9a>
 800db18:	2b03      	cmp	r3, #3
 800db1a:	f300 8145 	bgt.w	800dda8 <USBD_StdEPReq+0x318>
 800db1e:	2b00      	cmp	r3, #0
 800db20:	f000 809b 	beq.w	800dc5a <USBD_StdEPReq+0x1ca>
 800db24:	2b01      	cmp	r3, #1
 800db26:	d03c      	beq.n	800dba2 <USBD_StdEPReq+0x112>
 800db28:	e13e      	b.n	800dda8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800db30:	b2db      	uxtb	r3, r3
 800db32:	2b02      	cmp	r3, #2
 800db34:	d002      	beq.n	800db3c <USBD_StdEPReq+0xac>
 800db36:	2b03      	cmp	r3, #3
 800db38:	d016      	beq.n	800db68 <USBD_StdEPReq+0xd8>
 800db3a:	e02c      	b.n	800db96 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800db3c:	7bbb      	ldrb	r3, [r7, #14]
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d00d      	beq.n	800db5e <USBD_StdEPReq+0xce>
 800db42:	7bbb      	ldrb	r3, [r7, #14]
 800db44:	2b80      	cmp	r3, #128	; 0x80
 800db46:	d00a      	beq.n	800db5e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800db48:	7bbb      	ldrb	r3, [r7, #14]
 800db4a:	4619      	mov	r1, r3
 800db4c:	6878      	ldr	r0, [r7, #4]
 800db4e:	f001 f96d 	bl	800ee2c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800db52:	2180      	movs	r1, #128	; 0x80
 800db54:	6878      	ldr	r0, [r7, #4]
 800db56:	f001 f969 	bl	800ee2c <USBD_LL_StallEP>
 800db5a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800db5c:	e020      	b.n	800dba0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800db5e:	6839      	ldr	r1, [r7, #0]
 800db60:	6878      	ldr	r0, [r7, #4]
 800db62:	f000 fc7a 	bl	800e45a <USBD_CtlError>
              break;
 800db66:	e01b      	b.n	800dba0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800db68:	683b      	ldr	r3, [r7, #0]
 800db6a:	885b      	ldrh	r3, [r3, #2]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d10e      	bne.n	800db8e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800db70:	7bbb      	ldrb	r3, [r7, #14]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d00b      	beq.n	800db8e <USBD_StdEPReq+0xfe>
 800db76:	7bbb      	ldrb	r3, [r7, #14]
 800db78:	2b80      	cmp	r3, #128	; 0x80
 800db7a:	d008      	beq.n	800db8e <USBD_StdEPReq+0xfe>
 800db7c:	683b      	ldr	r3, [r7, #0]
 800db7e:	88db      	ldrh	r3, [r3, #6]
 800db80:	2b00      	cmp	r3, #0
 800db82:	d104      	bne.n	800db8e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800db84:	7bbb      	ldrb	r3, [r7, #14]
 800db86:	4619      	mov	r1, r3
 800db88:	6878      	ldr	r0, [r7, #4]
 800db8a:	f001 f94f 	bl	800ee2c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800db8e:	6878      	ldr	r0, [r7, #4]
 800db90:	f000 fd2e 	bl	800e5f0 <USBD_CtlSendStatus>

              break;
 800db94:	e004      	b.n	800dba0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800db96:	6839      	ldr	r1, [r7, #0]
 800db98:	6878      	ldr	r0, [r7, #4]
 800db9a:	f000 fc5e 	bl	800e45a <USBD_CtlError>
              break;
 800db9e:	bf00      	nop
          }
          break;
 800dba0:	e107      	b.n	800ddb2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dba8:	b2db      	uxtb	r3, r3
 800dbaa:	2b02      	cmp	r3, #2
 800dbac:	d002      	beq.n	800dbb4 <USBD_StdEPReq+0x124>
 800dbae:	2b03      	cmp	r3, #3
 800dbb0:	d016      	beq.n	800dbe0 <USBD_StdEPReq+0x150>
 800dbb2:	e04b      	b.n	800dc4c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dbb4:	7bbb      	ldrb	r3, [r7, #14]
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d00d      	beq.n	800dbd6 <USBD_StdEPReq+0x146>
 800dbba:	7bbb      	ldrb	r3, [r7, #14]
 800dbbc:	2b80      	cmp	r3, #128	; 0x80
 800dbbe:	d00a      	beq.n	800dbd6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dbc0:	7bbb      	ldrb	r3, [r7, #14]
 800dbc2:	4619      	mov	r1, r3
 800dbc4:	6878      	ldr	r0, [r7, #4]
 800dbc6:	f001 f931 	bl	800ee2c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800dbca:	2180      	movs	r1, #128	; 0x80
 800dbcc:	6878      	ldr	r0, [r7, #4]
 800dbce:	f001 f92d 	bl	800ee2c <USBD_LL_StallEP>
 800dbd2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dbd4:	e040      	b.n	800dc58 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800dbd6:	6839      	ldr	r1, [r7, #0]
 800dbd8:	6878      	ldr	r0, [r7, #4]
 800dbda:	f000 fc3e 	bl	800e45a <USBD_CtlError>
              break;
 800dbde:	e03b      	b.n	800dc58 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dbe0:	683b      	ldr	r3, [r7, #0]
 800dbe2:	885b      	ldrh	r3, [r3, #2]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d136      	bne.n	800dc56 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800dbe8:	7bbb      	ldrb	r3, [r7, #14]
 800dbea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d004      	beq.n	800dbfc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800dbf2:	7bbb      	ldrb	r3, [r7, #14]
 800dbf4:	4619      	mov	r1, r3
 800dbf6:	6878      	ldr	r0, [r7, #4]
 800dbf8:	f001 f937 	bl	800ee6a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800dbfc:	6878      	ldr	r0, [r7, #4]
 800dbfe:	f000 fcf7 	bl	800e5f0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800dc02:	7bbb      	ldrb	r3, [r7, #14]
 800dc04:	4619      	mov	r1, r3
 800dc06:	6878      	ldr	r0, [r7, #4]
 800dc08:	f7ff fde2 	bl	800d7d0 <USBD_CoreFindEP>
 800dc0c:	4603      	mov	r3, r0
 800dc0e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dc10:	7b7b      	ldrb	r3, [r7, #13]
 800dc12:	2bff      	cmp	r3, #255	; 0xff
 800dc14:	d01f      	beq.n	800dc56 <USBD_StdEPReq+0x1c6>
 800dc16:	7b7b      	ldrb	r3, [r7, #13]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d11c      	bne.n	800dc56 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800dc1c:	7b7a      	ldrb	r2, [r7, #13]
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800dc24:	7b7a      	ldrb	r2, [r7, #13]
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	32ae      	adds	r2, #174	; 0xae
 800dc2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc2e:	689b      	ldr	r3, [r3, #8]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d010      	beq.n	800dc56 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800dc34:	7b7a      	ldrb	r2, [r7, #13]
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	32ae      	adds	r2, #174	; 0xae
 800dc3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc3e:	689b      	ldr	r3, [r3, #8]
 800dc40:	6839      	ldr	r1, [r7, #0]
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	4798      	blx	r3
 800dc46:	4603      	mov	r3, r0
 800dc48:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800dc4a:	e004      	b.n	800dc56 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800dc4c:	6839      	ldr	r1, [r7, #0]
 800dc4e:	6878      	ldr	r0, [r7, #4]
 800dc50:	f000 fc03 	bl	800e45a <USBD_CtlError>
              break;
 800dc54:	e000      	b.n	800dc58 <USBD_StdEPReq+0x1c8>
              break;
 800dc56:	bf00      	nop
          }
          break;
 800dc58:	e0ab      	b.n	800ddb2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc60:	b2db      	uxtb	r3, r3
 800dc62:	2b02      	cmp	r3, #2
 800dc64:	d002      	beq.n	800dc6c <USBD_StdEPReq+0x1dc>
 800dc66:	2b03      	cmp	r3, #3
 800dc68:	d032      	beq.n	800dcd0 <USBD_StdEPReq+0x240>
 800dc6a:	e097      	b.n	800dd9c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dc6c:	7bbb      	ldrb	r3, [r7, #14]
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d007      	beq.n	800dc82 <USBD_StdEPReq+0x1f2>
 800dc72:	7bbb      	ldrb	r3, [r7, #14]
 800dc74:	2b80      	cmp	r3, #128	; 0x80
 800dc76:	d004      	beq.n	800dc82 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800dc78:	6839      	ldr	r1, [r7, #0]
 800dc7a:	6878      	ldr	r0, [r7, #4]
 800dc7c:	f000 fbed 	bl	800e45a <USBD_CtlError>
                break;
 800dc80:	e091      	b.n	800dda6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dc82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	da0b      	bge.n	800dca2 <USBD_StdEPReq+0x212>
 800dc8a:	7bbb      	ldrb	r3, [r7, #14]
 800dc8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dc90:	4613      	mov	r3, r2
 800dc92:	009b      	lsls	r3, r3, #2
 800dc94:	4413      	add	r3, r2
 800dc96:	009b      	lsls	r3, r3, #2
 800dc98:	3310      	adds	r3, #16
 800dc9a:	687a      	ldr	r2, [r7, #4]
 800dc9c:	4413      	add	r3, r2
 800dc9e:	3304      	adds	r3, #4
 800dca0:	e00b      	b.n	800dcba <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dca2:	7bbb      	ldrb	r3, [r7, #14]
 800dca4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dca8:	4613      	mov	r3, r2
 800dcaa:	009b      	lsls	r3, r3, #2
 800dcac:	4413      	add	r3, r2
 800dcae:	009b      	lsls	r3, r3, #2
 800dcb0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800dcb4:	687a      	ldr	r2, [r7, #4]
 800dcb6:	4413      	add	r3, r2
 800dcb8:	3304      	adds	r3, #4
 800dcba:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800dcbc:	68bb      	ldr	r3, [r7, #8]
 800dcbe:	2200      	movs	r2, #0
 800dcc0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dcc2:	68bb      	ldr	r3, [r7, #8]
 800dcc4:	2202      	movs	r2, #2
 800dcc6:	4619      	mov	r1, r3
 800dcc8:	6878      	ldr	r0, [r7, #4]
 800dcca:	f000 fc37 	bl	800e53c <USBD_CtlSendData>
              break;
 800dcce:	e06a      	b.n	800dda6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800dcd0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	da11      	bge.n	800dcfc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800dcd8:	7bbb      	ldrb	r3, [r7, #14]
 800dcda:	f003 020f 	and.w	r2, r3, #15
 800dcde:	6879      	ldr	r1, [r7, #4]
 800dce0:	4613      	mov	r3, r2
 800dce2:	009b      	lsls	r3, r3, #2
 800dce4:	4413      	add	r3, r2
 800dce6:	009b      	lsls	r3, r3, #2
 800dce8:	440b      	add	r3, r1
 800dcea:	3324      	adds	r3, #36	; 0x24
 800dcec:	881b      	ldrh	r3, [r3, #0]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d117      	bne.n	800dd22 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800dcf2:	6839      	ldr	r1, [r7, #0]
 800dcf4:	6878      	ldr	r0, [r7, #4]
 800dcf6:	f000 fbb0 	bl	800e45a <USBD_CtlError>
                  break;
 800dcfa:	e054      	b.n	800dda6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800dcfc:	7bbb      	ldrb	r3, [r7, #14]
 800dcfe:	f003 020f 	and.w	r2, r3, #15
 800dd02:	6879      	ldr	r1, [r7, #4]
 800dd04:	4613      	mov	r3, r2
 800dd06:	009b      	lsls	r3, r3, #2
 800dd08:	4413      	add	r3, r2
 800dd0a:	009b      	lsls	r3, r3, #2
 800dd0c:	440b      	add	r3, r1
 800dd0e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800dd12:	881b      	ldrh	r3, [r3, #0]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d104      	bne.n	800dd22 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800dd18:	6839      	ldr	r1, [r7, #0]
 800dd1a:	6878      	ldr	r0, [r7, #4]
 800dd1c:	f000 fb9d 	bl	800e45a <USBD_CtlError>
                  break;
 800dd20:	e041      	b.n	800dda6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dd22:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dd26:	2b00      	cmp	r3, #0
 800dd28:	da0b      	bge.n	800dd42 <USBD_StdEPReq+0x2b2>
 800dd2a:	7bbb      	ldrb	r3, [r7, #14]
 800dd2c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800dd30:	4613      	mov	r3, r2
 800dd32:	009b      	lsls	r3, r3, #2
 800dd34:	4413      	add	r3, r2
 800dd36:	009b      	lsls	r3, r3, #2
 800dd38:	3310      	adds	r3, #16
 800dd3a:	687a      	ldr	r2, [r7, #4]
 800dd3c:	4413      	add	r3, r2
 800dd3e:	3304      	adds	r3, #4
 800dd40:	e00b      	b.n	800dd5a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dd42:	7bbb      	ldrb	r3, [r7, #14]
 800dd44:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dd48:	4613      	mov	r3, r2
 800dd4a:	009b      	lsls	r3, r3, #2
 800dd4c:	4413      	add	r3, r2
 800dd4e:	009b      	lsls	r3, r3, #2
 800dd50:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800dd54:	687a      	ldr	r2, [r7, #4]
 800dd56:	4413      	add	r3, r2
 800dd58:	3304      	adds	r3, #4
 800dd5a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800dd5c:	7bbb      	ldrb	r3, [r7, #14]
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d002      	beq.n	800dd68 <USBD_StdEPReq+0x2d8>
 800dd62:	7bbb      	ldrb	r3, [r7, #14]
 800dd64:	2b80      	cmp	r3, #128	; 0x80
 800dd66:	d103      	bne.n	800dd70 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800dd68:	68bb      	ldr	r3, [r7, #8]
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	601a      	str	r2, [r3, #0]
 800dd6e:	e00e      	b.n	800dd8e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800dd70:	7bbb      	ldrb	r3, [r7, #14]
 800dd72:	4619      	mov	r1, r3
 800dd74:	6878      	ldr	r0, [r7, #4]
 800dd76:	f001 f897 	bl	800eea8 <USBD_LL_IsStallEP>
 800dd7a:	4603      	mov	r3, r0
 800dd7c:	2b00      	cmp	r3, #0
 800dd7e:	d003      	beq.n	800dd88 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800dd80:	68bb      	ldr	r3, [r7, #8]
 800dd82:	2201      	movs	r2, #1
 800dd84:	601a      	str	r2, [r3, #0]
 800dd86:	e002      	b.n	800dd8e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800dd88:	68bb      	ldr	r3, [r7, #8]
 800dd8a:	2200      	movs	r2, #0
 800dd8c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dd8e:	68bb      	ldr	r3, [r7, #8]
 800dd90:	2202      	movs	r2, #2
 800dd92:	4619      	mov	r1, r3
 800dd94:	6878      	ldr	r0, [r7, #4]
 800dd96:	f000 fbd1 	bl	800e53c <USBD_CtlSendData>
              break;
 800dd9a:	e004      	b.n	800dda6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800dd9c:	6839      	ldr	r1, [r7, #0]
 800dd9e:	6878      	ldr	r0, [r7, #4]
 800dda0:	f000 fb5b 	bl	800e45a <USBD_CtlError>
              break;
 800dda4:	bf00      	nop
          }
          break;
 800dda6:	e004      	b.n	800ddb2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800dda8:	6839      	ldr	r1, [r7, #0]
 800ddaa:	6878      	ldr	r0, [r7, #4]
 800ddac:	f000 fb55 	bl	800e45a <USBD_CtlError>
          break;
 800ddb0:	bf00      	nop
      }
      break;
 800ddb2:	e005      	b.n	800ddc0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800ddb4:	6839      	ldr	r1, [r7, #0]
 800ddb6:	6878      	ldr	r0, [r7, #4]
 800ddb8:	f000 fb4f 	bl	800e45a <USBD_CtlError>
      break;
 800ddbc:	e000      	b.n	800ddc0 <USBD_StdEPReq+0x330>
      break;
 800ddbe:	bf00      	nop
  }

  return ret;
 800ddc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	3710      	adds	r7, #16
 800ddc6:	46bd      	mov	sp, r7
 800ddc8:	bd80      	pop	{r7, pc}
	...

0800ddcc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ddcc:	b580      	push	{r7, lr}
 800ddce:	b084      	sub	sp, #16
 800ddd0:	af00      	add	r7, sp, #0
 800ddd2:	6078      	str	r0, [r7, #4]
 800ddd4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ddda:	2300      	movs	r3, #0
 800dddc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ddde:	2300      	movs	r3, #0
 800dde0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800dde2:	683b      	ldr	r3, [r7, #0]
 800dde4:	885b      	ldrh	r3, [r3, #2]
 800dde6:	0a1b      	lsrs	r3, r3, #8
 800dde8:	b29b      	uxth	r3, r3
 800ddea:	3b01      	subs	r3, #1
 800ddec:	2b06      	cmp	r3, #6
 800ddee:	f200 8128 	bhi.w	800e042 <USBD_GetDescriptor+0x276>
 800ddf2:	a201      	add	r2, pc, #4	; (adr r2, 800ddf8 <USBD_GetDescriptor+0x2c>)
 800ddf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddf8:	0800de15 	.word	0x0800de15
 800ddfc:	0800de2d 	.word	0x0800de2d
 800de00:	0800de6d 	.word	0x0800de6d
 800de04:	0800e043 	.word	0x0800e043
 800de08:	0800e043 	.word	0x0800e043
 800de0c:	0800dfe3 	.word	0x0800dfe3
 800de10:	0800e00f 	.word	0x0800e00f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	687a      	ldr	r2, [r7, #4]
 800de1e:	7c12      	ldrb	r2, [r2, #16]
 800de20:	f107 0108 	add.w	r1, r7, #8
 800de24:	4610      	mov	r0, r2
 800de26:	4798      	blx	r3
 800de28:	60f8      	str	r0, [r7, #12]
      break;
 800de2a:	e112      	b.n	800e052 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	7c1b      	ldrb	r3, [r3, #16]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d10d      	bne.n	800de50 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de3c:	f107 0208 	add.w	r2, r7, #8
 800de40:	4610      	mov	r0, r2
 800de42:	4798      	blx	r3
 800de44:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	3301      	adds	r3, #1
 800de4a:	2202      	movs	r2, #2
 800de4c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800de4e:	e100      	b.n	800e052 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800de56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de58:	f107 0208 	add.w	r2, r7, #8
 800de5c:	4610      	mov	r0, r2
 800de5e:	4798      	blx	r3
 800de60:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	3301      	adds	r3, #1
 800de66:	2202      	movs	r2, #2
 800de68:	701a      	strb	r2, [r3, #0]
      break;
 800de6a:	e0f2      	b.n	800e052 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800de6c:	683b      	ldr	r3, [r7, #0]
 800de6e:	885b      	ldrh	r3, [r3, #2]
 800de70:	b2db      	uxtb	r3, r3
 800de72:	2b05      	cmp	r3, #5
 800de74:	f200 80ac 	bhi.w	800dfd0 <USBD_GetDescriptor+0x204>
 800de78:	a201      	add	r2, pc, #4	; (adr r2, 800de80 <USBD_GetDescriptor+0xb4>)
 800de7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de7e:	bf00      	nop
 800de80:	0800de99 	.word	0x0800de99
 800de84:	0800decd 	.word	0x0800decd
 800de88:	0800df01 	.word	0x0800df01
 800de8c:	0800df35 	.word	0x0800df35
 800de90:	0800df69 	.word	0x0800df69
 800de94:	0800df9d 	.word	0x0800df9d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de9e:	685b      	ldr	r3, [r3, #4]
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d00b      	beq.n	800debc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800deaa:	685b      	ldr	r3, [r3, #4]
 800deac:	687a      	ldr	r2, [r7, #4]
 800deae:	7c12      	ldrb	r2, [r2, #16]
 800deb0:	f107 0108 	add.w	r1, r7, #8
 800deb4:	4610      	mov	r0, r2
 800deb6:	4798      	blx	r3
 800deb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800deba:	e091      	b.n	800dfe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800debc:	6839      	ldr	r1, [r7, #0]
 800debe:	6878      	ldr	r0, [r7, #4]
 800dec0:	f000 facb 	bl	800e45a <USBD_CtlError>
            err++;
 800dec4:	7afb      	ldrb	r3, [r7, #11]
 800dec6:	3301      	adds	r3, #1
 800dec8:	72fb      	strb	r3, [r7, #11]
          break;
 800deca:	e089      	b.n	800dfe0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ded2:	689b      	ldr	r3, [r3, #8]
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	d00b      	beq.n	800def0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dede:	689b      	ldr	r3, [r3, #8]
 800dee0:	687a      	ldr	r2, [r7, #4]
 800dee2:	7c12      	ldrb	r2, [r2, #16]
 800dee4:	f107 0108 	add.w	r1, r7, #8
 800dee8:	4610      	mov	r0, r2
 800deea:	4798      	blx	r3
 800deec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800deee:	e077      	b.n	800dfe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800def0:	6839      	ldr	r1, [r7, #0]
 800def2:	6878      	ldr	r0, [r7, #4]
 800def4:	f000 fab1 	bl	800e45a <USBD_CtlError>
            err++;
 800def8:	7afb      	ldrb	r3, [r7, #11]
 800defa:	3301      	adds	r3, #1
 800defc:	72fb      	strb	r3, [r7, #11]
          break;
 800defe:	e06f      	b.n	800dfe0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df06:	68db      	ldr	r3, [r3, #12]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d00b      	beq.n	800df24 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df12:	68db      	ldr	r3, [r3, #12]
 800df14:	687a      	ldr	r2, [r7, #4]
 800df16:	7c12      	ldrb	r2, [r2, #16]
 800df18:	f107 0108 	add.w	r1, r7, #8
 800df1c:	4610      	mov	r0, r2
 800df1e:	4798      	blx	r3
 800df20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df22:	e05d      	b.n	800dfe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800df24:	6839      	ldr	r1, [r7, #0]
 800df26:	6878      	ldr	r0, [r7, #4]
 800df28:	f000 fa97 	bl	800e45a <USBD_CtlError>
            err++;
 800df2c:	7afb      	ldrb	r3, [r7, #11]
 800df2e:	3301      	adds	r3, #1
 800df30:	72fb      	strb	r3, [r7, #11]
          break;
 800df32:	e055      	b.n	800dfe0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df3a:	691b      	ldr	r3, [r3, #16]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d00b      	beq.n	800df58 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df46:	691b      	ldr	r3, [r3, #16]
 800df48:	687a      	ldr	r2, [r7, #4]
 800df4a:	7c12      	ldrb	r2, [r2, #16]
 800df4c:	f107 0108 	add.w	r1, r7, #8
 800df50:	4610      	mov	r0, r2
 800df52:	4798      	blx	r3
 800df54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df56:	e043      	b.n	800dfe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800df58:	6839      	ldr	r1, [r7, #0]
 800df5a:	6878      	ldr	r0, [r7, #4]
 800df5c:	f000 fa7d 	bl	800e45a <USBD_CtlError>
            err++;
 800df60:	7afb      	ldrb	r3, [r7, #11]
 800df62:	3301      	adds	r3, #1
 800df64:	72fb      	strb	r3, [r7, #11]
          break;
 800df66:	e03b      	b.n	800dfe0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df6e:	695b      	ldr	r3, [r3, #20]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d00b      	beq.n	800df8c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df7a:	695b      	ldr	r3, [r3, #20]
 800df7c:	687a      	ldr	r2, [r7, #4]
 800df7e:	7c12      	ldrb	r2, [r2, #16]
 800df80:	f107 0108 	add.w	r1, r7, #8
 800df84:	4610      	mov	r0, r2
 800df86:	4798      	blx	r3
 800df88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df8a:	e029      	b.n	800dfe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800df8c:	6839      	ldr	r1, [r7, #0]
 800df8e:	6878      	ldr	r0, [r7, #4]
 800df90:	f000 fa63 	bl	800e45a <USBD_CtlError>
            err++;
 800df94:	7afb      	ldrb	r3, [r7, #11]
 800df96:	3301      	adds	r3, #1
 800df98:	72fb      	strb	r3, [r7, #11]
          break;
 800df9a:	e021      	b.n	800dfe0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dfa2:	699b      	ldr	r3, [r3, #24]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d00b      	beq.n	800dfc0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dfae:	699b      	ldr	r3, [r3, #24]
 800dfb0:	687a      	ldr	r2, [r7, #4]
 800dfb2:	7c12      	ldrb	r2, [r2, #16]
 800dfb4:	f107 0108 	add.w	r1, r7, #8
 800dfb8:	4610      	mov	r0, r2
 800dfba:	4798      	blx	r3
 800dfbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dfbe:	e00f      	b.n	800dfe0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800dfc0:	6839      	ldr	r1, [r7, #0]
 800dfc2:	6878      	ldr	r0, [r7, #4]
 800dfc4:	f000 fa49 	bl	800e45a <USBD_CtlError>
            err++;
 800dfc8:	7afb      	ldrb	r3, [r7, #11]
 800dfca:	3301      	adds	r3, #1
 800dfcc:	72fb      	strb	r3, [r7, #11]
          break;
 800dfce:	e007      	b.n	800dfe0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800dfd0:	6839      	ldr	r1, [r7, #0]
 800dfd2:	6878      	ldr	r0, [r7, #4]
 800dfd4:	f000 fa41 	bl	800e45a <USBD_CtlError>
          err++;
 800dfd8:	7afb      	ldrb	r3, [r7, #11]
 800dfda:	3301      	adds	r3, #1
 800dfdc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800dfde:	bf00      	nop
      }
      break;
 800dfe0:	e037      	b.n	800e052 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	7c1b      	ldrb	r3, [r3, #16]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d109      	bne.n	800dffe <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dff2:	f107 0208 	add.w	r2, r7, #8
 800dff6:	4610      	mov	r0, r2
 800dff8:	4798      	blx	r3
 800dffa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800dffc:	e029      	b.n	800e052 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800dffe:	6839      	ldr	r1, [r7, #0]
 800e000:	6878      	ldr	r0, [r7, #4]
 800e002:	f000 fa2a 	bl	800e45a <USBD_CtlError>
        err++;
 800e006:	7afb      	ldrb	r3, [r7, #11]
 800e008:	3301      	adds	r3, #1
 800e00a:	72fb      	strb	r3, [r7, #11]
      break;
 800e00c:	e021      	b.n	800e052 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	7c1b      	ldrb	r3, [r3, #16]
 800e012:	2b00      	cmp	r3, #0
 800e014:	d10d      	bne.n	800e032 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e01c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e01e:	f107 0208 	add.w	r2, r7, #8
 800e022:	4610      	mov	r0, r2
 800e024:	4798      	blx	r3
 800e026:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	3301      	adds	r3, #1
 800e02c:	2207      	movs	r2, #7
 800e02e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e030:	e00f      	b.n	800e052 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e032:	6839      	ldr	r1, [r7, #0]
 800e034:	6878      	ldr	r0, [r7, #4]
 800e036:	f000 fa10 	bl	800e45a <USBD_CtlError>
        err++;
 800e03a:	7afb      	ldrb	r3, [r7, #11]
 800e03c:	3301      	adds	r3, #1
 800e03e:	72fb      	strb	r3, [r7, #11]
      break;
 800e040:	e007      	b.n	800e052 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e042:	6839      	ldr	r1, [r7, #0]
 800e044:	6878      	ldr	r0, [r7, #4]
 800e046:	f000 fa08 	bl	800e45a <USBD_CtlError>
      err++;
 800e04a:	7afb      	ldrb	r3, [r7, #11]
 800e04c:	3301      	adds	r3, #1
 800e04e:	72fb      	strb	r3, [r7, #11]
      break;
 800e050:	bf00      	nop
  }

  if (err != 0U)
 800e052:	7afb      	ldrb	r3, [r7, #11]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d11e      	bne.n	800e096 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800e058:	683b      	ldr	r3, [r7, #0]
 800e05a:	88db      	ldrh	r3, [r3, #6]
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d016      	beq.n	800e08e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800e060:	893b      	ldrh	r3, [r7, #8]
 800e062:	2b00      	cmp	r3, #0
 800e064:	d00e      	beq.n	800e084 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	88da      	ldrh	r2, [r3, #6]
 800e06a:	893b      	ldrh	r3, [r7, #8]
 800e06c:	4293      	cmp	r3, r2
 800e06e:	bf28      	it	cs
 800e070:	4613      	movcs	r3, r2
 800e072:	b29b      	uxth	r3, r3
 800e074:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e076:	893b      	ldrh	r3, [r7, #8]
 800e078:	461a      	mov	r2, r3
 800e07a:	68f9      	ldr	r1, [r7, #12]
 800e07c:	6878      	ldr	r0, [r7, #4]
 800e07e:	f000 fa5d 	bl	800e53c <USBD_CtlSendData>
 800e082:	e009      	b.n	800e098 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e084:	6839      	ldr	r1, [r7, #0]
 800e086:	6878      	ldr	r0, [r7, #4]
 800e088:	f000 f9e7 	bl	800e45a <USBD_CtlError>
 800e08c:	e004      	b.n	800e098 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e08e:	6878      	ldr	r0, [r7, #4]
 800e090:	f000 faae 	bl	800e5f0 <USBD_CtlSendStatus>
 800e094:	e000      	b.n	800e098 <USBD_GetDescriptor+0x2cc>
    return;
 800e096:	bf00      	nop
  }
}
 800e098:	3710      	adds	r7, #16
 800e09a:	46bd      	mov	sp, r7
 800e09c:	bd80      	pop	{r7, pc}
 800e09e:	bf00      	nop

0800e0a0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e0a0:	b580      	push	{r7, lr}
 800e0a2:	b084      	sub	sp, #16
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
 800e0a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	889b      	ldrh	r3, [r3, #4]
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d131      	bne.n	800e116 <USBD_SetAddress+0x76>
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	88db      	ldrh	r3, [r3, #6]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d12d      	bne.n	800e116 <USBD_SetAddress+0x76>
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	885b      	ldrh	r3, [r3, #2]
 800e0be:	2b7f      	cmp	r3, #127	; 0x7f
 800e0c0:	d829      	bhi.n	800e116 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e0c2:	683b      	ldr	r3, [r7, #0]
 800e0c4:	885b      	ldrh	r3, [r3, #2]
 800e0c6:	b2db      	uxtb	r3, r3
 800e0c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e0cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e0d4:	b2db      	uxtb	r3, r3
 800e0d6:	2b03      	cmp	r3, #3
 800e0d8:	d104      	bne.n	800e0e4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e0da:	6839      	ldr	r1, [r7, #0]
 800e0dc:	6878      	ldr	r0, [r7, #4]
 800e0de:	f000 f9bc 	bl	800e45a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e0e2:	e01d      	b.n	800e120 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	7bfa      	ldrb	r2, [r7, #15]
 800e0e8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e0ec:	7bfb      	ldrb	r3, [r7, #15]
 800e0ee:	4619      	mov	r1, r3
 800e0f0:	6878      	ldr	r0, [r7, #4]
 800e0f2:	f000 ff05 	bl	800ef00 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e0f6:	6878      	ldr	r0, [r7, #4]
 800e0f8:	f000 fa7a 	bl	800e5f0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e0fc:	7bfb      	ldrb	r3, [r7, #15]
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d004      	beq.n	800e10c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	2202      	movs	r2, #2
 800e106:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e10a:	e009      	b.n	800e120 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2201      	movs	r2, #1
 800e110:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e114:	e004      	b.n	800e120 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e116:	6839      	ldr	r1, [r7, #0]
 800e118:	6878      	ldr	r0, [r7, #4]
 800e11a:	f000 f99e 	bl	800e45a <USBD_CtlError>
  }
}
 800e11e:	bf00      	nop
 800e120:	bf00      	nop
 800e122:	3710      	adds	r7, #16
 800e124:	46bd      	mov	sp, r7
 800e126:	bd80      	pop	{r7, pc}

0800e128 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b084      	sub	sp, #16
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
 800e130:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e132:	2300      	movs	r3, #0
 800e134:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e136:	683b      	ldr	r3, [r7, #0]
 800e138:	885b      	ldrh	r3, [r3, #2]
 800e13a:	b2da      	uxtb	r2, r3
 800e13c:	4b4e      	ldr	r3, [pc, #312]	; (800e278 <USBD_SetConfig+0x150>)
 800e13e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e140:	4b4d      	ldr	r3, [pc, #308]	; (800e278 <USBD_SetConfig+0x150>)
 800e142:	781b      	ldrb	r3, [r3, #0]
 800e144:	2b01      	cmp	r3, #1
 800e146:	d905      	bls.n	800e154 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e148:	6839      	ldr	r1, [r7, #0]
 800e14a:	6878      	ldr	r0, [r7, #4]
 800e14c:	f000 f985 	bl	800e45a <USBD_CtlError>
    return USBD_FAIL;
 800e150:	2303      	movs	r3, #3
 800e152:	e08c      	b.n	800e26e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e15a:	b2db      	uxtb	r3, r3
 800e15c:	2b02      	cmp	r3, #2
 800e15e:	d002      	beq.n	800e166 <USBD_SetConfig+0x3e>
 800e160:	2b03      	cmp	r3, #3
 800e162:	d029      	beq.n	800e1b8 <USBD_SetConfig+0x90>
 800e164:	e075      	b.n	800e252 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e166:	4b44      	ldr	r3, [pc, #272]	; (800e278 <USBD_SetConfig+0x150>)
 800e168:	781b      	ldrb	r3, [r3, #0]
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d020      	beq.n	800e1b0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800e16e:	4b42      	ldr	r3, [pc, #264]	; (800e278 <USBD_SetConfig+0x150>)
 800e170:	781b      	ldrb	r3, [r3, #0]
 800e172:	461a      	mov	r2, r3
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e178:	4b3f      	ldr	r3, [pc, #252]	; (800e278 <USBD_SetConfig+0x150>)
 800e17a:	781b      	ldrb	r3, [r3, #0]
 800e17c:	4619      	mov	r1, r3
 800e17e:	6878      	ldr	r0, [r7, #4]
 800e180:	f7fe ffe7 	bl	800d152 <USBD_SetClassConfig>
 800e184:	4603      	mov	r3, r0
 800e186:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e188:	7bfb      	ldrb	r3, [r7, #15]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d008      	beq.n	800e1a0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800e18e:	6839      	ldr	r1, [r7, #0]
 800e190:	6878      	ldr	r0, [r7, #4]
 800e192:	f000 f962 	bl	800e45a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	2202      	movs	r2, #2
 800e19a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e19e:	e065      	b.n	800e26c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e1a0:	6878      	ldr	r0, [r7, #4]
 800e1a2:	f000 fa25 	bl	800e5f0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	2203      	movs	r2, #3
 800e1aa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e1ae:	e05d      	b.n	800e26c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e1b0:	6878      	ldr	r0, [r7, #4]
 800e1b2:	f000 fa1d 	bl	800e5f0 <USBD_CtlSendStatus>
      break;
 800e1b6:	e059      	b.n	800e26c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e1b8:	4b2f      	ldr	r3, [pc, #188]	; (800e278 <USBD_SetConfig+0x150>)
 800e1ba:	781b      	ldrb	r3, [r3, #0]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d112      	bne.n	800e1e6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	2202      	movs	r2, #2
 800e1c4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800e1c8:	4b2b      	ldr	r3, [pc, #172]	; (800e278 <USBD_SetConfig+0x150>)
 800e1ca:	781b      	ldrb	r3, [r3, #0]
 800e1cc:	461a      	mov	r2, r3
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e1d2:	4b29      	ldr	r3, [pc, #164]	; (800e278 <USBD_SetConfig+0x150>)
 800e1d4:	781b      	ldrb	r3, [r3, #0]
 800e1d6:	4619      	mov	r1, r3
 800e1d8:	6878      	ldr	r0, [r7, #4]
 800e1da:	f7fe ffd6 	bl	800d18a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e1de:	6878      	ldr	r0, [r7, #4]
 800e1e0:	f000 fa06 	bl	800e5f0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e1e4:	e042      	b.n	800e26c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e1e6:	4b24      	ldr	r3, [pc, #144]	; (800e278 <USBD_SetConfig+0x150>)
 800e1e8:	781b      	ldrb	r3, [r3, #0]
 800e1ea:	461a      	mov	r2, r3
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	685b      	ldr	r3, [r3, #4]
 800e1f0:	429a      	cmp	r2, r3
 800e1f2:	d02a      	beq.n	800e24a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	685b      	ldr	r3, [r3, #4]
 800e1f8:	b2db      	uxtb	r3, r3
 800e1fa:	4619      	mov	r1, r3
 800e1fc:	6878      	ldr	r0, [r7, #4]
 800e1fe:	f7fe ffc4 	bl	800d18a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e202:	4b1d      	ldr	r3, [pc, #116]	; (800e278 <USBD_SetConfig+0x150>)
 800e204:	781b      	ldrb	r3, [r3, #0]
 800e206:	461a      	mov	r2, r3
 800e208:	687b      	ldr	r3, [r7, #4]
 800e20a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e20c:	4b1a      	ldr	r3, [pc, #104]	; (800e278 <USBD_SetConfig+0x150>)
 800e20e:	781b      	ldrb	r3, [r3, #0]
 800e210:	4619      	mov	r1, r3
 800e212:	6878      	ldr	r0, [r7, #4]
 800e214:	f7fe ff9d 	bl	800d152 <USBD_SetClassConfig>
 800e218:	4603      	mov	r3, r0
 800e21a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e21c:	7bfb      	ldrb	r3, [r7, #15]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d00f      	beq.n	800e242 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e222:	6839      	ldr	r1, [r7, #0]
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	f000 f918 	bl	800e45a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	685b      	ldr	r3, [r3, #4]
 800e22e:	b2db      	uxtb	r3, r3
 800e230:	4619      	mov	r1, r3
 800e232:	6878      	ldr	r0, [r7, #4]
 800e234:	f7fe ffa9 	bl	800d18a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	2202      	movs	r2, #2
 800e23c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800e240:	e014      	b.n	800e26c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e242:	6878      	ldr	r0, [r7, #4]
 800e244:	f000 f9d4 	bl	800e5f0 <USBD_CtlSendStatus>
      break;
 800e248:	e010      	b.n	800e26c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e24a:	6878      	ldr	r0, [r7, #4]
 800e24c:	f000 f9d0 	bl	800e5f0 <USBD_CtlSendStatus>
      break;
 800e250:	e00c      	b.n	800e26c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e252:	6839      	ldr	r1, [r7, #0]
 800e254:	6878      	ldr	r0, [r7, #4]
 800e256:	f000 f900 	bl	800e45a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e25a:	4b07      	ldr	r3, [pc, #28]	; (800e278 <USBD_SetConfig+0x150>)
 800e25c:	781b      	ldrb	r3, [r3, #0]
 800e25e:	4619      	mov	r1, r3
 800e260:	6878      	ldr	r0, [r7, #4]
 800e262:	f7fe ff92 	bl	800d18a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e266:	2303      	movs	r3, #3
 800e268:	73fb      	strb	r3, [r7, #15]
      break;
 800e26a:	bf00      	nop
  }

  return ret;
 800e26c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e26e:	4618      	mov	r0, r3
 800e270:	3710      	adds	r7, #16
 800e272:	46bd      	mov	sp, r7
 800e274:	bd80      	pop	{r7, pc}
 800e276:	bf00      	nop
 800e278:	20001e2c 	.word	0x20001e2c

0800e27c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b082      	sub	sp, #8
 800e280:	af00      	add	r7, sp, #0
 800e282:	6078      	str	r0, [r7, #4]
 800e284:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	88db      	ldrh	r3, [r3, #6]
 800e28a:	2b01      	cmp	r3, #1
 800e28c:	d004      	beq.n	800e298 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e28e:	6839      	ldr	r1, [r7, #0]
 800e290:	6878      	ldr	r0, [r7, #4]
 800e292:	f000 f8e2 	bl	800e45a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e296:	e023      	b.n	800e2e0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e29e:	b2db      	uxtb	r3, r3
 800e2a0:	2b02      	cmp	r3, #2
 800e2a2:	dc02      	bgt.n	800e2aa <USBD_GetConfig+0x2e>
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	dc03      	bgt.n	800e2b0 <USBD_GetConfig+0x34>
 800e2a8:	e015      	b.n	800e2d6 <USBD_GetConfig+0x5a>
 800e2aa:	2b03      	cmp	r3, #3
 800e2ac:	d00b      	beq.n	800e2c6 <USBD_GetConfig+0x4a>
 800e2ae:	e012      	b.n	800e2d6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	2200      	movs	r2, #0
 800e2b4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	3308      	adds	r3, #8
 800e2ba:	2201      	movs	r2, #1
 800e2bc:	4619      	mov	r1, r3
 800e2be:	6878      	ldr	r0, [r7, #4]
 800e2c0:	f000 f93c 	bl	800e53c <USBD_CtlSendData>
        break;
 800e2c4:	e00c      	b.n	800e2e0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	3304      	adds	r3, #4
 800e2ca:	2201      	movs	r2, #1
 800e2cc:	4619      	mov	r1, r3
 800e2ce:	6878      	ldr	r0, [r7, #4]
 800e2d0:	f000 f934 	bl	800e53c <USBD_CtlSendData>
        break;
 800e2d4:	e004      	b.n	800e2e0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e2d6:	6839      	ldr	r1, [r7, #0]
 800e2d8:	6878      	ldr	r0, [r7, #4]
 800e2da:	f000 f8be 	bl	800e45a <USBD_CtlError>
        break;
 800e2de:	bf00      	nop
}
 800e2e0:	bf00      	nop
 800e2e2:	3708      	adds	r7, #8
 800e2e4:	46bd      	mov	sp, r7
 800e2e6:	bd80      	pop	{r7, pc}

0800e2e8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b082      	sub	sp, #8
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	6078      	str	r0, [r7, #4]
 800e2f0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e2f2:	687b      	ldr	r3, [r7, #4]
 800e2f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e2f8:	b2db      	uxtb	r3, r3
 800e2fa:	3b01      	subs	r3, #1
 800e2fc:	2b02      	cmp	r3, #2
 800e2fe:	d81e      	bhi.n	800e33e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e300:	683b      	ldr	r3, [r7, #0]
 800e302:	88db      	ldrh	r3, [r3, #6]
 800e304:	2b02      	cmp	r3, #2
 800e306:	d004      	beq.n	800e312 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e308:	6839      	ldr	r1, [r7, #0]
 800e30a:	6878      	ldr	r0, [r7, #4]
 800e30c:	f000 f8a5 	bl	800e45a <USBD_CtlError>
        break;
 800e310:	e01a      	b.n	800e348 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	2201      	movs	r2, #1
 800e316:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d005      	beq.n	800e32e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	68db      	ldr	r3, [r3, #12]
 800e326:	f043 0202 	orr.w	r2, r3, #2
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	330c      	adds	r3, #12
 800e332:	2202      	movs	r2, #2
 800e334:	4619      	mov	r1, r3
 800e336:	6878      	ldr	r0, [r7, #4]
 800e338:	f000 f900 	bl	800e53c <USBD_CtlSendData>
      break;
 800e33c:	e004      	b.n	800e348 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e33e:	6839      	ldr	r1, [r7, #0]
 800e340:	6878      	ldr	r0, [r7, #4]
 800e342:	f000 f88a 	bl	800e45a <USBD_CtlError>
      break;
 800e346:	bf00      	nop
  }
}
 800e348:	bf00      	nop
 800e34a:	3708      	adds	r7, #8
 800e34c:	46bd      	mov	sp, r7
 800e34e:	bd80      	pop	{r7, pc}

0800e350 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e350:	b580      	push	{r7, lr}
 800e352:	b082      	sub	sp, #8
 800e354:	af00      	add	r7, sp, #0
 800e356:	6078      	str	r0, [r7, #4]
 800e358:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	885b      	ldrh	r3, [r3, #2]
 800e35e:	2b01      	cmp	r3, #1
 800e360:	d107      	bne.n	800e372 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	2201      	movs	r2, #1
 800e366:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e36a:	6878      	ldr	r0, [r7, #4]
 800e36c:	f000 f940 	bl	800e5f0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800e370:	e013      	b.n	800e39a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800e372:	683b      	ldr	r3, [r7, #0]
 800e374:	885b      	ldrh	r3, [r3, #2]
 800e376:	2b02      	cmp	r3, #2
 800e378:	d10b      	bne.n	800e392 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800e37a:	683b      	ldr	r3, [r7, #0]
 800e37c:	889b      	ldrh	r3, [r3, #4]
 800e37e:	0a1b      	lsrs	r3, r3, #8
 800e380:	b29b      	uxth	r3, r3
 800e382:	b2da      	uxtb	r2, r3
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800e38a:	6878      	ldr	r0, [r7, #4]
 800e38c:	f000 f930 	bl	800e5f0 <USBD_CtlSendStatus>
}
 800e390:	e003      	b.n	800e39a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800e392:	6839      	ldr	r1, [r7, #0]
 800e394:	6878      	ldr	r0, [r7, #4]
 800e396:	f000 f860 	bl	800e45a <USBD_CtlError>
}
 800e39a:	bf00      	nop
 800e39c:	3708      	adds	r7, #8
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	bd80      	pop	{r7, pc}

0800e3a2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e3a2:	b580      	push	{r7, lr}
 800e3a4:	b082      	sub	sp, #8
 800e3a6:	af00      	add	r7, sp, #0
 800e3a8:	6078      	str	r0, [r7, #4]
 800e3aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e3b2:	b2db      	uxtb	r3, r3
 800e3b4:	3b01      	subs	r3, #1
 800e3b6:	2b02      	cmp	r3, #2
 800e3b8:	d80b      	bhi.n	800e3d2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e3ba:	683b      	ldr	r3, [r7, #0]
 800e3bc:	885b      	ldrh	r3, [r3, #2]
 800e3be:	2b01      	cmp	r3, #1
 800e3c0:	d10c      	bne.n	800e3dc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e3ca:	6878      	ldr	r0, [r7, #4]
 800e3cc:	f000 f910 	bl	800e5f0 <USBD_CtlSendStatus>
      }
      break;
 800e3d0:	e004      	b.n	800e3dc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e3d2:	6839      	ldr	r1, [r7, #0]
 800e3d4:	6878      	ldr	r0, [r7, #4]
 800e3d6:	f000 f840 	bl	800e45a <USBD_CtlError>
      break;
 800e3da:	e000      	b.n	800e3de <USBD_ClrFeature+0x3c>
      break;
 800e3dc:	bf00      	nop
  }
}
 800e3de:	bf00      	nop
 800e3e0:	3708      	adds	r7, #8
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	bd80      	pop	{r7, pc}

0800e3e6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e3e6:	b580      	push	{r7, lr}
 800e3e8:	b084      	sub	sp, #16
 800e3ea:	af00      	add	r7, sp, #0
 800e3ec:	6078      	str	r0, [r7, #4]
 800e3ee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e3f0:	683b      	ldr	r3, [r7, #0]
 800e3f2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	781a      	ldrb	r2, [r3, #0]
 800e3f8:	687b      	ldr	r3, [r7, #4]
 800e3fa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	3301      	adds	r3, #1
 800e400:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	781a      	ldrb	r2, [r3, #0]
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	3301      	adds	r3, #1
 800e40e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e410:	68f8      	ldr	r0, [r7, #12]
 800e412:	f7ff fa41 	bl	800d898 <SWAPBYTE>
 800e416:	4603      	mov	r3, r0
 800e418:	461a      	mov	r2, r3
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e41e:	68fb      	ldr	r3, [r7, #12]
 800e420:	3301      	adds	r3, #1
 800e422:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	3301      	adds	r3, #1
 800e428:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e42a:	68f8      	ldr	r0, [r7, #12]
 800e42c:	f7ff fa34 	bl	800d898 <SWAPBYTE>
 800e430:	4603      	mov	r3, r0
 800e432:	461a      	mov	r2, r3
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	3301      	adds	r3, #1
 800e43c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	3301      	adds	r3, #1
 800e442:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e444:	68f8      	ldr	r0, [r7, #12]
 800e446:	f7ff fa27 	bl	800d898 <SWAPBYTE>
 800e44a:	4603      	mov	r3, r0
 800e44c:	461a      	mov	r2, r3
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	80da      	strh	r2, [r3, #6]
}
 800e452:	bf00      	nop
 800e454:	3710      	adds	r7, #16
 800e456:	46bd      	mov	sp, r7
 800e458:	bd80      	pop	{r7, pc}

0800e45a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e45a:	b580      	push	{r7, lr}
 800e45c:	b082      	sub	sp, #8
 800e45e:	af00      	add	r7, sp, #0
 800e460:	6078      	str	r0, [r7, #4]
 800e462:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e464:	2180      	movs	r1, #128	; 0x80
 800e466:	6878      	ldr	r0, [r7, #4]
 800e468:	f000 fce0 	bl	800ee2c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e46c:	2100      	movs	r1, #0
 800e46e:	6878      	ldr	r0, [r7, #4]
 800e470:	f000 fcdc 	bl	800ee2c <USBD_LL_StallEP>
}
 800e474:	bf00      	nop
 800e476:	3708      	adds	r7, #8
 800e478:	46bd      	mov	sp, r7
 800e47a:	bd80      	pop	{r7, pc}

0800e47c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b086      	sub	sp, #24
 800e480:	af00      	add	r7, sp, #0
 800e482:	60f8      	str	r0, [r7, #12]
 800e484:	60b9      	str	r1, [r7, #8]
 800e486:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e488:	2300      	movs	r3, #0
 800e48a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d036      	beq.n	800e500 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800e496:	6938      	ldr	r0, [r7, #16]
 800e498:	f000 f836 	bl	800e508 <USBD_GetLen>
 800e49c:	4603      	mov	r3, r0
 800e49e:	3301      	adds	r3, #1
 800e4a0:	b29b      	uxth	r3, r3
 800e4a2:	005b      	lsls	r3, r3, #1
 800e4a4:	b29a      	uxth	r2, r3
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e4aa:	7dfb      	ldrb	r3, [r7, #23]
 800e4ac:	68ba      	ldr	r2, [r7, #8]
 800e4ae:	4413      	add	r3, r2
 800e4b0:	687a      	ldr	r2, [r7, #4]
 800e4b2:	7812      	ldrb	r2, [r2, #0]
 800e4b4:	701a      	strb	r2, [r3, #0]
  idx++;
 800e4b6:	7dfb      	ldrb	r3, [r7, #23]
 800e4b8:	3301      	adds	r3, #1
 800e4ba:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e4bc:	7dfb      	ldrb	r3, [r7, #23]
 800e4be:	68ba      	ldr	r2, [r7, #8]
 800e4c0:	4413      	add	r3, r2
 800e4c2:	2203      	movs	r2, #3
 800e4c4:	701a      	strb	r2, [r3, #0]
  idx++;
 800e4c6:	7dfb      	ldrb	r3, [r7, #23]
 800e4c8:	3301      	adds	r3, #1
 800e4ca:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e4cc:	e013      	b.n	800e4f6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800e4ce:	7dfb      	ldrb	r3, [r7, #23]
 800e4d0:	68ba      	ldr	r2, [r7, #8]
 800e4d2:	4413      	add	r3, r2
 800e4d4:	693a      	ldr	r2, [r7, #16]
 800e4d6:	7812      	ldrb	r2, [r2, #0]
 800e4d8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e4da:	693b      	ldr	r3, [r7, #16]
 800e4dc:	3301      	adds	r3, #1
 800e4de:	613b      	str	r3, [r7, #16]
    idx++;
 800e4e0:	7dfb      	ldrb	r3, [r7, #23]
 800e4e2:	3301      	adds	r3, #1
 800e4e4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e4e6:	7dfb      	ldrb	r3, [r7, #23]
 800e4e8:	68ba      	ldr	r2, [r7, #8]
 800e4ea:	4413      	add	r3, r2
 800e4ec:	2200      	movs	r2, #0
 800e4ee:	701a      	strb	r2, [r3, #0]
    idx++;
 800e4f0:	7dfb      	ldrb	r3, [r7, #23]
 800e4f2:	3301      	adds	r3, #1
 800e4f4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e4f6:	693b      	ldr	r3, [r7, #16]
 800e4f8:	781b      	ldrb	r3, [r3, #0]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d1e7      	bne.n	800e4ce <USBD_GetString+0x52>
 800e4fe:	e000      	b.n	800e502 <USBD_GetString+0x86>
    return;
 800e500:	bf00      	nop
  }
}
 800e502:	3718      	adds	r7, #24
 800e504:	46bd      	mov	sp, r7
 800e506:	bd80      	pop	{r7, pc}

0800e508 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e508:	b480      	push	{r7}
 800e50a:	b085      	sub	sp, #20
 800e50c:	af00      	add	r7, sp, #0
 800e50e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e510:	2300      	movs	r3, #0
 800e512:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e518:	e005      	b.n	800e526 <USBD_GetLen+0x1e>
  {
    len++;
 800e51a:	7bfb      	ldrb	r3, [r7, #15]
 800e51c:	3301      	adds	r3, #1
 800e51e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e520:	68bb      	ldr	r3, [r7, #8]
 800e522:	3301      	adds	r3, #1
 800e524:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e526:	68bb      	ldr	r3, [r7, #8]
 800e528:	781b      	ldrb	r3, [r3, #0]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d1f5      	bne.n	800e51a <USBD_GetLen+0x12>
  }

  return len;
 800e52e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e530:	4618      	mov	r0, r3
 800e532:	3714      	adds	r7, #20
 800e534:	46bd      	mov	sp, r7
 800e536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e53a:	4770      	bx	lr

0800e53c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b084      	sub	sp, #16
 800e540:	af00      	add	r7, sp, #0
 800e542:	60f8      	str	r0, [r7, #12]
 800e544:	60b9      	str	r1, [r7, #8]
 800e546:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	2202      	movs	r2, #2
 800e54c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	687a      	ldr	r2, [r7, #4]
 800e554:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e556:	68fb      	ldr	r3, [r7, #12]
 800e558:	687a      	ldr	r2, [r7, #4]
 800e55a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	68ba      	ldr	r2, [r7, #8]
 800e560:	2100      	movs	r1, #0
 800e562:	68f8      	ldr	r0, [r7, #12]
 800e564:	f000 fceb 	bl	800ef3e <USBD_LL_Transmit>

  return USBD_OK;
 800e568:	2300      	movs	r3, #0
}
 800e56a:	4618      	mov	r0, r3
 800e56c:	3710      	adds	r7, #16
 800e56e:	46bd      	mov	sp, r7
 800e570:	bd80      	pop	{r7, pc}

0800e572 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e572:	b580      	push	{r7, lr}
 800e574:	b084      	sub	sp, #16
 800e576:	af00      	add	r7, sp, #0
 800e578:	60f8      	str	r0, [r7, #12]
 800e57a:	60b9      	str	r1, [r7, #8]
 800e57c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	68ba      	ldr	r2, [r7, #8]
 800e582:	2100      	movs	r1, #0
 800e584:	68f8      	ldr	r0, [r7, #12]
 800e586:	f000 fcda 	bl	800ef3e <USBD_LL_Transmit>

  return USBD_OK;
 800e58a:	2300      	movs	r3, #0
}
 800e58c:	4618      	mov	r0, r3
 800e58e:	3710      	adds	r7, #16
 800e590:	46bd      	mov	sp, r7
 800e592:	bd80      	pop	{r7, pc}

0800e594 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800e594:	b580      	push	{r7, lr}
 800e596:	b084      	sub	sp, #16
 800e598:	af00      	add	r7, sp, #0
 800e59a:	60f8      	str	r0, [r7, #12]
 800e59c:	60b9      	str	r1, [r7, #8]
 800e59e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e5a0:	68fb      	ldr	r3, [r7, #12]
 800e5a2:	2203      	movs	r2, #3
 800e5a4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	687a      	ldr	r2, [r7, #4]
 800e5ac:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	687a      	ldr	r2, [r7, #4]
 800e5b4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	68ba      	ldr	r2, [r7, #8]
 800e5bc:	2100      	movs	r1, #0
 800e5be:	68f8      	ldr	r0, [r7, #12]
 800e5c0:	f000 fcde 	bl	800ef80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e5c4:	2300      	movs	r3, #0
}
 800e5c6:	4618      	mov	r0, r3
 800e5c8:	3710      	adds	r7, #16
 800e5ca:	46bd      	mov	sp, r7
 800e5cc:	bd80      	pop	{r7, pc}

0800e5ce <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e5ce:	b580      	push	{r7, lr}
 800e5d0:	b084      	sub	sp, #16
 800e5d2:	af00      	add	r7, sp, #0
 800e5d4:	60f8      	str	r0, [r7, #12]
 800e5d6:	60b9      	str	r1, [r7, #8]
 800e5d8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	68ba      	ldr	r2, [r7, #8]
 800e5de:	2100      	movs	r1, #0
 800e5e0:	68f8      	ldr	r0, [r7, #12]
 800e5e2:	f000 fccd 	bl	800ef80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e5e6:	2300      	movs	r3, #0
}
 800e5e8:	4618      	mov	r0, r3
 800e5ea:	3710      	adds	r7, #16
 800e5ec:	46bd      	mov	sp, r7
 800e5ee:	bd80      	pop	{r7, pc}

0800e5f0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b082      	sub	sp, #8
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	2204      	movs	r2, #4
 800e5fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e600:	2300      	movs	r3, #0
 800e602:	2200      	movs	r2, #0
 800e604:	2100      	movs	r1, #0
 800e606:	6878      	ldr	r0, [r7, #4]
 800e608:	f000 fc99 	bl	800ef3e <USBD_LL_Transmit>

  return USBD_OK;
 800e60c:	2300      	movs	r3, #0
}
 800e60e:	4618      	mov	r0, r3
 800e610:	3708      	adds	r7, #8
 800e612:	46bd      	mov	sp, r7
 800e614:	bd80      	pop	{r7, pc}

0800e616 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e616:	b580      	push	{r7, lr}
 800e618:	b082      	sub	sp, #8
 800e61a:	af00      	add	r7, sp, #0
 800e61c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	2205      	movs	r2, #5
 800e622:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e626:	2300      	movs	r3, #0
 800e628:	2200      	movs	r2, #0
 800e62a:	2100      	movs	r1, #0
 800e62c:	6878      	ldr	r0, [r7, #4]
 800e62e:	f000 fca7 	bl	800ef80 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e632:	2300      	movs	r3, #0
}
 800e634:	4618      	mov	r0, r3
 800e636:	3708      	adds	r7, #8
 800e638:	46bd      	mov	sp, r7
 800e63a:	bd80      	pop	{r7, pc}

0800e63c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e63c:	b580      	push	{r7, lr}
 800e63e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e640:	2200      	movs	r2, #0
 800e642:	4912      	ldr	r1, [pc, #72]	; (800e68c <MX_USB_DEVICE_Init+0x50>)
 800e644:	4812      	ldr	r0, [pc, #72]	; (800e690 <MX_USB_DEVICE_Init+0x54>)
 800e646:	f7fe fd07 	bl	800d058 <USBD_Init>
 800e64a:	4603      	mov	r3, r0
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d001      	beq.n	800e654 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e650:	f7f5 fc40 	bl	8003ed4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e654:	490f      	ldr	r1, [pc, #60]	; (800e694 <MX_USB_DEVICE_Init+0x58>)
 800e656:	480e      	ldr	r0, [pc, #56]	; (800e690 <MX_USB_DEVICE_Init+0x54>)
 800e658:	f7fe fd2e 	bl	800d0b8 <USBD_RegisterClass>
 800e65c:	4603      	mov	r3, r0
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d001      	beq.n	800e666 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e662:	f7f5 fc37 	bl	8003ed4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e666:	490c      	ldr	r1, [pc, #48]	; (800e698 <MX_USB_DEVICE_Init+0x5c>)
 800e668:	4809      	ldr	r0, [pc, #36]	; (800e690 <MX_USB_DEVICE_Init+0x54>)
 800e66a:	f7fe fc1f 	bl	800ceac <USBD_CDC_RegisterInterface>
 800e66e:	4603      	mov	r3, r0
 800e670:	2b00      	cmp	r3, #0
 800e672:	d001      	beq.n	800e678 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e674:	f7f5 fc2e 	bl	8003ed4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e678:	4805      	ldr	r0, [pc, #20]	; (800e690 <MX_USB_DEVICE_Init+0x54>)
 800e67a:	f7fe fd53 	bl	800d124 <USBD_Start>
 800e67e:	4603      	mov	r3, r0
 800e680:	2b00      	cmp	r3, #0
 800e682:	d001      	beq.n	800e688 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e684:	f7f5 fc26 	bl	8003ed4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e688:	bf00      	nop
 800e68a:	bd80      	pop	{r7, pc}
 800e68c:	200000c0 	.word	0x200000c0
 800e690:	20001e30 	.word	0x20001e30
 800e694:	2000002c 	.word	0x2000002c
 800e698:	200000ac 	.word	0x200000ac

0800e69c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e6a0:	2200      	movs	r2, #0
 800e6a2:	4905      	ldr	r1, [pc, #20]	; (800e6b8 <CDC_Init_FS+0x1c>)
 800e6a4:	4805      	ldr	r0, [pc, #20]	; (800e6bc <CDC_Init_FS+0x20>)
 800e6a6:	f7fe fc1b 	bl	800cee0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e6aa:	4905      	ldr	r1, [pc, #20]	; (800e6c0 <CDC_Init_FS+0x24>)
 800e6ac:	4803      	ldr	r0, [pc, #12]	; (800e6bc <CDC_Init_FS+0x20>)
 800e6ae:	f7fe fc39 	bl	800cf24 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e6b2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	bd80      	pop	{r7, pc}
 800e6b8:	2000290c 	.word	0x2000290c
 800e6bc:	20001e30 	.word	0x20001e30
 800e6c0:	2000210c 	.word	0x2000210c

0800e6c4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e6c4:	b480      	push	{r7}
 800e6c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e6c8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	46bd      	mov	sp, r7
 800e6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d2:	4770      	bx	lr

0800e6d4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e6d4:	b480      	push	{r7}
 800e6d6:	b083      	sub	sp, #12
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	4603      	mov	r3, r0
 800e6dc:	6039      	str	r1, [r7, #0]
 800e6de:	71fb      	strb	r3, [r7, #7]
 800e6e0:	4613      	mov	r3, r2
 800e6e2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e6e4:	79fb      	ldrb	r3, [r7, #7]
 800e6e6:	2b23      	cmp	r3, #35	; 0x23
 800e6e8:	d84a      	bhi.n	800e780 <CDC_Control_FS+0xac>
 800e6ea:	a201      	add	r2, pc, #4	; (adr r2, 800e6f0 <CDC_Control_FS+0x1c>)
 800e6ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6f0:	0800e781 	.word	0x0800e781
 800e6f4:	0800e781 	.word	0x0800e781
 800e6f8:	0800e781 	.word	0x0800e781
 800e6fc:	0800e781 	.word	0x0800e781
 800e700:	0800e781 	.word	0x0800e781
 800e704:	0800e781 	.word	0x0800e781
 800e708:	0800e781 	.word	0x0800e781
 800e70c:	0800e781 	.word	0x0800e781
 800e710:	0800e781 	.word	0x0800e781
 800e714:	0800e781 	.word	0x0800e781
 800e718:	0800e781 	.word	0x0800e781
 800e71c:	0800e781 	.word	0x0800e781
 800e720:	0800e781 	.word	0x0800e781
 800e724:	0800e781 	.word	0x0800e781
 800e728:	0800e781 	.word	0x0800e781
 800e72c:	0800e781 	.word	0x0800e781
 800e730:	0800e781 	.word	0x0800e781
 800e734:	0800e781 	.word	0x0800e781
 800e738:	0800e781 	.word	0x0800e781
 800e73c:	0800e781 	.word	0x0800e781
 800e740:	0800e781 	.word	0x0800e781
 800e744:	0800e781 	.word	0x0800e781
 800e748:	0800e781 	.word	0x0800e781
 800e74c:	0800e781 	.word	0x0800e781
 800e750:	0800e781 	.word	0x0800e781
 800e754:	0800e781 	.word	0x0800e781
 800e758:	0800e781 	.word	0x0800e781
 800e75c:	0800e781 	.word	0x0800e781
 800e760:	0800e781 	.word	0x0800e781
 800e764:	0800e781 	.word	0x0800e781
 800e768:	0800e781 	.word	0x0800e781
 800e76c:	0800e781 	.word	0x0800e781
 800e770:	0800e781 	.word	0x0800e781
 800e774:	0800e781 	.word	0x0800e781
 800e778:	0800e781 	.word	0x0800e781
 800e77c:	0800e781 	.word	0x0800e781
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e780:	bf00      	nop
  }

  return (USBD_OK);
 800e782:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e784:	4618      	mov	r0, r3
 800e786:	370c      	adds	r7, #12
 800e788:	46bd      	mov	sp, r7
 800e78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e78e:	4770      	bx	lr

0800e790 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e790:	b580      	push	{r7, lr}
 800e792:	b082      	sub	sp, #8
 800e794:	af00      	add	r7, sp, #0
 800e796:	6078      	str	r0, [r7, #4]
 800e798:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e79a:	6879      	ldr	r1, [r7, #4]
 800e79c:	4805      	ldr	r0, [pc, #20]	; (800e7b4 <CDC_Receive_FS+0x24>)
 800e79e:	f7fe fbc1 	bl	800cf24 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e7a2:	4804      	ldr	r0, [pc, #16]	; (800e7b4 <CDC_Receive_FS+0x24>)
 800e7a4:	f7fe fc22 	bl	800cfec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e7a8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	3708      	adds	r7, #8
 800e7ae:	46bd      	mov	sp, r7
 800e7b0:	bd80      	pop	{r7, pc}
 800e7b2:	bf00      	nop
 800e7b4:	20001e30 	.word	0x20001e30

0800e7b8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b084      	sub	sp, #16
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
 800e7c0:	460b      	mov	r3, r1
 800e7c2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e7c4:	2300      	movs	r3, #0
 800e7c6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e7c8:	4b0d      	ldr	r3, [pc, #52]	; (800e800 <CDC_Transmit_FS+0x48>)
 800e7ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e7ce:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e7d0:	68bb      	ldr	r3, [r7, #8]
 800e7d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d001      	beq.n	800e7de <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e7da:	2301      	movs	r3, #1
 800e7dc:	e00b      	b.n	800e7f6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e7de:	887b      	ldrh	r3, [r7, #2]
 800e7e0:	461a      	mov	r2, r3
 800e7e2:	6879      	ldr	r1, [r7, #4]
 800e7e4:	4806      	ldr	r0, [pc, #24]	; (800e800 <CDC_Transmit_FS+0x48>)
 800e7e6:	f7fe fb7b 	bl	800cee0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e7ea:	4805      	ldr	r0, [pc, #20]	; (800e800 <CDC_Transmit_FS+0x48>)
 800e7ec:	f7fe fbb8 	bl	800cf60 <USBD_CDC_TransmitPacket>
 800e7f0:	4603      	mov	r3, r0
 800e7f2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e7f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7f6:	4618      	mov	r0, r3
 800e7f8:	3710      	adds	r7, #16
 800e7fa:	46bd      	mov	sp, r7
 800e7fc:	bd80      	pop	{r7, pc}
 800e7fe:	bf00      	nop
 800e800:	20001e30 	.word	0x20001e30

0800e804 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e804:	b480      	push	{r7}
 800e806:	b087      	sub	sp, #28
 800e808:	af00      	add	r7, sp, #0
 800e80a:	60f8      	str	r0, [r7, #12]
 800e80c:	60b9      	str	r1, [r7, #8]
 800e80e:	4613      	mov	r3, r2
 800e810:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e812:	2300      	movs	r3, #0
 800e814:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e816:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e81a:	4618      	mov	r0, r3
 800e81c:	371c      	adds	r7, #28
 800e81e:	46bd      	mov	sp, r7
 800e820:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e824:	4770      	bx	lr
	...

0800e828 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e828:	b480      	push	{r7}
 800e82a:	b083      	sub	sp, #12
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	4603      	mov	r3, r0
 800e830:	6039      	str	r1, [r7, #0]
 800e832:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e834:	683b      	ldr	r3, [r7, #0]
 800e836:	2212      	movs	r2, #18
 800e838:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e83a:	4b03      	ldr	r3, [pc, #12]	; (800e848 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e83c:	4618      	mov	r0, r3
 800e83e:	370c      	adds	r7, #12
 800e840:	46bd      	mov	sp, r7
 800e842:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e846:	4770      	bx	lr
 800e848:	200000dc 	.word	0x200000dc

0800e84c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e84c:	b480      	push	{r7}
 800e84e:	b083      	sub	sp, #12
 800e850:	af00      	add	r7, sp, #0
 800e852:	4603      	mov	r3, r0
 800e854:	6039      	str	r1, [r7, #0]
 800e856:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	2204      	movs	r2, #4
 800e85c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e85e:	4b03      	ldr	r3, [pc, #12]	; (800e86c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e860:	4618      	mov	r0, r3
 800e862:	370c      	adds	r7, #12
 800e864:	46bd      	mov	sp, r7
 800e866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86a:	4770      	bx	lr
 800e86c:	200000f0 	.word	0x200000f0

0800e870 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e870:	b580      	push	{r7, lr}
 800e872:	b082      	sub	sp, #8
 800e874:	af00      	add	r7, sp, #0
 800e876:	4603      	mov	r3, r0
 800e878:	6039      	str	r1, [r7, #0]
 800e87a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e87c:	79fb      	ldrb	r3, [r7, #7]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d105      	bne.n	800e88e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e882:	683a      	ldr	r2, [r7, #0]
 800e884:	4907      	ldr	r1, [pc, #28]	; (800e8a4 <USBD_FS_ProductStrDescriptor+0x34>)
 800e886:	4808      	ldr	r0, [pc, #32]	; (800e8a8 <USBD_FS_ProductStrDescriptor+0x38>)
 800e888:	f7ff fdf8 	bl	800e47c <USBD_GetString>
 800e88c:	e004      	b.n	800e898 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e88e:	683a      	ldr	r2, [r7, #0]
 800e890:	4904      	ldr	r1, [pc, #16]	; (800e8a4 <USBD_FS_ProductStrDescriptor+0x34>)
 800e892:	4805      	ldr	r0, [pc, #20]	; (800e8a8 <USBD_FS_ProductStrDescriptor+0x38>)
 800e894:	f7ff fdf2 	bl	800e47c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e898:	4b02      	ldr	r3, [pc, #8]	; (800e8a4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e89a:	4618      	mov	r0, r3
 800e89c:	3708      	adds	r7, #8
 800e89e:	46bd      	mov	sp, r7
 800e8a0:	bd80      	pop	{r7, pc}
 800e8a2:	bf00      	nop
 800e8a4:	2000310c 	.word	0x2000310c
 800e8a8:	08015020 	.word	0x08015020

0800e8ac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b082      	sub	sp, #8
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	6039      	str	r1, [r7, #0]
 800e8b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e8b8:	683a      	ldr	r2, [r7, #0]
 800e8ba:	4904      	ldr	r1, [pc, #16]	; (800e8cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e8bc:	4804      	ldr	r0, [pc, #16]	; (800e8d0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e8be:	f7ff fddd 	bl	800e47c <USBD_GetString>
  return USBD_StrDesc;
 800e8c2:	4b02      	ldr	r3, [pc, #8]	; (800e8cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e8c4:	4618      	mov	r0, r3
 800e8c6:	3708      	adds	r7, #8
 800e8c8:	46bd      	mov	sp, r7
 800e8ca:	bd80      	pop	{r7, pc}
 800e8cc:	2000310c 	.word	0x2000310c
 800e8d0:	08015038 	.word	0x08015038

0800e8d4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e8d4:	b580      	push	{r7, lr}
 800e8d6:	b082      	sub	sp, #8
 800e8d8:	af00      	add	r7, sp, #0
 800e8da:	4603      	mov	r3, r0
 800e8dc:	6039      	str	r1, [r7, #0]
 800e8de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	221a      	movs	r2, #26
 800e8e4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e8e6:	f000 f843 	bl	800e970 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e8ea:	4b02      	ldr	r3, [pc, #8]	; (800e8f4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	3708      	adds	r7, #8
 800e8f0:	46bd      	mov	sp, r7
 800e8f2:	bd80      	pop	{r7, pc}
 800e8f4:	200000f4 	.word	0x200000f4

0800e8f8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e8f8:	b580      	push	{r7, lr}
 800e8fa:	b082      	sub	sp, #8
 800e8fc:	af00      	add	r7, sp, #0
 800e8fe:	4603      	mov	r3, r0
 800e900:	6039      	str	r1, [r7, #0]
 800e902:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e904:	79fb      	ldrb	r3, [r7, #7]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d105      	bne.n	800e916 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e90a:	683a      	ldr	r2, [r7, #0]
 800e90c:	4907      	ldr	r1, [pc, #28]	; (800e92c <USBD_FS_ConfigStrDescriptor+0x34>)
 800e90e:	4808      	ldr	r0, [pc, #32]	; (800e930 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e910:	f7ff fdb4 	bl	800e47c <USBD_GetString>
 800e914:	e004      	b.n	800e920 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e916:	683a      	ldr	r2, [r7, #0]
 800e918:	4904      	ldr	r1, [pc, #16]	; (800e92c <USBD_FS_ConfigStrDescriptor+0x34>)
 800e91a:	4805      	ldr	r0, [pc, #20]	; (800e930 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e91c:	f7ff fdae 	bl	800e47c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e920:	4b02      	ldr	r3, [pc, #8]	; (800e92c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e922:	4618      	mov	r0, r3
 800e924:	3708      	adds	r7, #8
 800e926:	46bd      	mov	sp, r7
 800e928:	bd80      	pop	{r7, pc}
 800e92a:	bf00      	nop
 800e92c:	2000310c 	.word	0x2000310c
 800e930:	0801504c 	.word	0x0801504c

0800e934 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e934:	b580      	push	{r7, lr}
 800e936:	b082      	sub	sp, #8
 800e938:	af00      	add	r7, sp, #0
 800e93a:	4603      	mov	r3, r0
 800e93c:	6039      	str	r1, [r7, #0]
 800e93e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e940:	79fb      	ldrb	r3, [r7, #7]
 800e942:	2b00      	cmp	r3, #0
 800e944:	d105      	bne.n	800e952 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e946:	683a      	ldr	r2, [r7, #0]
 800e948:	4907      	ldr	r1, [pc, #28]	; (800e968 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e94a:	4808      	ldr	r0, [pc, #32]	; (800e96c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e94c:	f7ff fd96 	bl	800e47c <USBD_GetString>
 800e950:	e004      	b.n	800e95c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e952:	683a      	ldr	r2, [r7, #0]
 800e954:	4904      	ldr	r1, [pc, #16]	; (800e968 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e956:	4805      	ldr	r0, [pc, #20]	; (800e96c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e958:	f7ff fd90 	bl	800e47c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e95c:	4b02      	ldr	r3, [pc, #8]	; (800e968 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e95e:	4618      	mov	r0, r3
 800e960:	3708      	adds	r7, #8
 800e962:	46bd      	mov	sp, r7
 800e964:	bd80      	pop	{r7, pc}
 800e966:	bf00      	nop
 800e968:	2000310c 	.word	0x2000310c
 800e96c:	08015058 	.word	0x08015058

0800e970 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e970:	b580      	push	{r7, lr}
 800e972:	b084      	sub	sp, #16
 800e974:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e976:	4b0f      	ldr	r3, [pc, #60]	; (800e9b4 <Get_SerialNum+0x44>)
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e97c:	4b0e      	ldr	r3, [pc, #56]	; (800e9b8 <Get_SerialNum+0x48>)
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e982:	4b0e      	ldr	r3, [pc, #56]	; (800e9bc <Get_SerialNum+0x4c>)
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e988:	68fa      	ldr	r2, [r7, #12]
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	4413      	add	r3, r2
 800e98e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	2b00      	cmp	r3, #0
 800e994:	d009      	beq.n	800e9aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e996:	2208      	movs	r2, #8
 800e998:	4909      	ldr	r1, [pc, #36]	; (800e9c0 <Get_SerialNum+0x50>)
 800e99a:	68f8      	ldr	r0, [r7, #12]
 800e99c:	f000 f814 	bl	800e9c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e9a0:	2204      	movs	r2, #4
 800e9a2:	4908      	ldr	r1, [pc, #32]	; (800e9c4 <Get_SerialNum+0x54>)
 800e9a4:	68b8      	ldr	r0, [r7, #8]
 800e9a6:	f000 f80f 	bl	800e9c8 <IntToUnicode>
  }
}
 800e9aa:	bf00      	nop
 800e9ac:	3710      	adds	r7, #16
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	bd80      	pop	{r7, pc}
 800e9b2:	bf00      	nop
 800e9b4:	1fff7a10 	.word	0x1fff7a10
 800e9b8:	1fff7a14 	.word	0x1fff7a14
 800e9bc:	1fff7a18 	.word	0x1fff7a18
 800e9c0:	200000f6 	.word	0x200000f6
 800e9c4:	20000106 	.word	0x20000106

0800e9c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e9c8:	b480      	push	{r7}
 800e9ca:	b087      	sub	sp, #28
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	60f8      	str	r0, [r7, #12]
 800e9d0:	60b9      	str	r1, [r7, #8]
 800e9d2:	4613      	mov	r3, r2
 800e9d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e9da:	2300      	movs	r3, #0
 800e9dc:	75fb      	strb	r3, [r7, #23]
 800e9de:	e027      	b.n	800ea30 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	0f1b      	lsrs	r3, r3, #28
 800e9e4:	2b09      	cmp	r3, #9
 800e9e6:	d80b      	bhi.n	800ea00 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	0f1b      	lsrs	r3, r3, #28
 800e9ec:	b2da      	uxtb	r2, r3
 800e9ee:	7dfb      	ldrb	r3, [r7, #23]
 800e9f0:	005b      	lsls	r3, r3, #1
 800e9f2:	4619      	mov	r1, r3
 800e9f4:	68bb      	ldr	r3, [r7, #8]
 800e9f6:	440b      	add	r3, r1
 800e9f8:	3230      	adds	r2, #48	; 0x30
 800e9fa:	b2d2      	uxtb	r2, r2
 800e9fc:	701a      	strb	r2, [r3, #0]
 800e9fe:	e00a      	b.n	800ea16 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	0f1b      	lsrs	r3, r3, #28
 800ea04:	b2da      	uxtb	r2, r3
 800ea06:	7dfb      	ldrb	r3, [r7, #23]
 800ea08:	005b      	lsls	r3, r3, #1
 800ea0a:	4619      	mov	r1, r3
 800ea0c:	68bb      	ldr	r3, [r7, #8]
 800ea0e:	440b      	add	r3, r1
 800ea10:	3237      	adds	r2, #55	; 0x37
 800ea12:	b2d2      	uxtb	r2, r2
 800ea14:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ea16:	68fb      	ldr	r3, [r7, #12]
 800ea18:	011b      	lsls	r3, r3, #4
 800ea1a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ea1c:	7dfb      	ldrb	r3, [r7, #23]
 800ea1e:	005b      	lsls	r3, r3, #1
 800ea20:	3301      	adds	r3, #1
 800ea22:	68ba      	ldr	r2, [r7, #8]
 800ea24:	4413      	add	r3, r2
 800ea26:	2200      	movs	r2, #0
 800ea28:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ea2a:	7dfb      	ldrb	r3, [r7, #23]
 800ea2c:	3301      	adds	r3, #1
 800ea2e:	75fb      	strb	r3, [r7, #23]
 800ea30:	7dfa      	ldrb	r2, [r7, #23]
 800ea32:	79fb      	ldrb	r3, [r7, #7]
 800ea34:	429a      	cmp	r2, r3
 800ea36:	d3d3      	bcc.n	800e9e0 <IntToUnicode+0x18>
  }
}
 800ea38:	bf00      	nop
 800ea3a:	bf00      	nop
 800ea3c:	371c      	adds	r7, #28
 800ea3e:	46bd      	mov	sp, r7
 800ea40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea44:	4770      	bx	lr
	...

0800ea48 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b08a      	sub	sp, #40	; 0x28
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ea50:	f107 0314 	add.w	r3, r7, #20
 800ea54:	2200      	movs	r2, #0
 800ea56:	601a      	str	r2, [r3, #0]
 800ea58:	605a      	str	r2, [r3, #4]
 800ea5a:	609a      	str	r2, [r3, #8]
 800ea5c:	60da      	str	r2, [r3, #12]
 800ea5e:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	681b      	ldr	r3, [r3, #0]
 800ea64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ea68:	d13a      	bne.n	800eae0 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ea6a:	2300      	movs	r3, #0
 800ea6c:	613b      	str	r3, [r7, #16]
 800ea6e:	4b1e      	ldr	r3, [pc, #120]	; (800eae8 <HAL_PCD_MspInit+0xa0>)
 800ea70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea72:	4a1d      	ldr	r2, [pc, #116]	; (800eae8 <HAL_PCD_MspInit+0xa0>)
 800ea74:	f043 0301 	orr.w	r3, r3, #1
 800ea78:	6313      	str	r3, [r2, #48]	; 0x30
 800ea7a:	4b1b      	ldr	r3, [pc, #108]	; (800eae8 <HAL_PCD_MspInit+0xa0>)
 800ea7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea7e:	f003 0301 	and.w	r3, r3, #1
 800ea82:	613b      	str	r3, [r7, #16]
 800ea84:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ea86:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ea8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ea8c:	2302      	movs	r3, #2
 800ea8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ea90:	2300      	movs	r3, #0
 800ea92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ea94:	2303      	movs	r3, #3
 800ea96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ea98:	230a      	movs	r3, #10
 800ea9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ea9c:	f107 0314 	add.w	r3, r7, #20
 800eaa0:	4619      	mov	r1, r3
 800eaa2:	4812      	ldr	r0, [pc, #72]	; (800eaec <HAL_PCD_MspInit+0xa4>)
 800eaa4:	f7f6 fa18 	bl	8004ed8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800eaa8:	4b0f      	ldr	r3, [pc, #60]	; (800eae8 <HAL_PCD_MspInit+0xa0>)
 800eaaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eaac:	4a0e      	ldr	r2, [pc, #56]	; (800eae8 <HAL_PCD_MspInit+0xa0>)
 800eaae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eab2:	6353      	str	r3, [r2, #52]	; 0x34
 800eab4:	2300      	movs	r3, #0
 800eab6:	60fb      	str	r3, [r7, #12]
 800eab8:	4b0b      	ldr	r3, [pc, #44]	; (800eae8 <HAL_PCD_MspInit+0xa0>)
 800eaba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eabc:	4a0a      	ldr	r2, [pc, #40]	; (800eae8 <HAL_PCD_MspInit+0xa0>)
 800eabe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800eac2:	6453      	str	r3, [r2, #68]	; 0x44
 800eac4:	4b08      	ldr	r3, [pc, #32]	; (800eae8 <HAL_PCD_MspInit+0xa0>)
 800eac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eac8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800eacc:	60fb      	str	r3, [r7, #12]
 800eace:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800ead0:	2200      	movs	r2, #0
 800ead2:	2100      	movs	r1, #0
 800ead4:	2043      	movs	r0, #67	; 0x43
 800ead6:	f7f6 f998 	bl	8004e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800eada:	2043      	movs	r0, #67	; 0x43
 800eadc:	f7f6 f9b1 	bl	8004e42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800eae0:	bf00      	nop
 800eae2:	3728      	adds	r7, #40	; 0x28
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bd80      	pop	{r7, pc}
 800eae8:	40023800 	.word	0x40023800
 800eaec:	40020000 	.word	0x40020000

0800eaf0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b082      	sub	sp, #8
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800eb04:	4619      	mov	r1, r3
 800eb06:	4610      	mov	r0, r2
 800eb08:	f7fe fb59 	bl	800d1be <USBD_LL_SetupStage>
}
 800eb0c:	bf00      	nop
 800eb0e:	3708      	adds	r7, #8
 800eb10:	46bd      	mov	sp, r7
 800eb12:	bd80      	pop	{r7, pc}

0800eb14 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	b082      	sub	sp, #8
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	6078      	str	r0, [r7, #4]
 800eb1c:	460b      	mov	r3, r1
 800eb1e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800eb26:	78fa      	ldrb	r2, [r7, #3]
 800eb28:	6879      	ldr	r1, [r7, #4]
 800eb2a:	4613      	mov	r3, r2
 800eb2c:	00db      	lsls	r3, r3, #3
 800eb2e:	4413      	add	r3, r2
 800eb30:	009b      	lsls	r3, r3, #2
 800eb32:	440b      	add	r3, r1
 800eb34:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800eb38:	681a      	ldr	r2, [r3, #0]
 800eb3a:	78fb      	ldrb	r3, [r7, #3]
 800eb3c:	4619      	mov	r1, r3
 800eb3e:	f7fe fb93 	bl	800d268 <USBD_LL_DataOutStage>
}
 800eb42:	bf00      	nop
 800eb44:	3708      	adds	r7, #8
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}

0800eb4a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb4a:	b580      	push	{r7, lr}
 800eb4c:	b082      	sub	sp, #8
 800eb4e:	af00      	add	r7, sp, #0
 800eb50:	6078      	str	r0, [r7, #4]
 800eb52:	460b      	mov	r3, r1
 800eb54:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800eb5c:	78fa      	ldrb	r2, [r7, #3]
 800eb5e:	6879      	ldr	r1, [r7, #4]
 800eb60:	4613      	mov	r3, r2
 800eb62:	00db      	lsls	r3, r3, #3
 800eb64:	4413      	add	r3, r2
 800eb66:	009b      	lsls	r3, r3, #2
 800eb68:	440b      	add	r3, r1
 800eb6a:	334c      	adds	r3, #76	; 0x4c
 800eb6c:	681a      	ldr	r2, [r3, #0]
 800eb6e:	78fb      	ldrb	r3, [r7, #3]
 800eb70:	4619      	mov	r1, r3
 800eb72:	f7fe fc2c 	bl	800d3ce <USBD_LL_DataInStage>
}
 800eb76:	bf00      	nop
 800eb78:	3708      	adds	r7, #8
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	bd80      	pop	{r7, pc}

0800eb7e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb7e:	b580      	push	{r7, lr}
 800eb80:	b082      	sub	sp, #8
 800eb82:	af00      	add	r7, sp, #0
 800eb84:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	f7fe fd60 	bl	800d652 <USBD_LL_SOF>
}
 800eb92:	bf00      	nop
 800eb94:	3708      	adds	r7, #8
 800eb96:	46bd      	mov	sp, r7
 800eb98:	bd80      	pop	{r7, pc}

0800eb9a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb9a:	b580      	push	{r7, lr}
 800eb9c:	b084      	sub	sp, #16
 800eb9e:	af00      	add	r7, sp, #0
 800eba0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800eba2:	2301      	movs	r3, #1
 800eba4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	68db      	ldr	r3, [r3, #12]
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d102      	bne.n	800ebb4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ebae:	2300      	movs	r3, #0
 800ebb0:	73fb      	strb	r3, [r7, #15]
 800ebb2:	e008      	b.n	800ebc6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	68db      	ldr	r3, [r3, #12]
 800ebb8:	2b02      	cmp	r3, #2
 800ebba:	d102      	bne.n	800ebc2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ebbc:	2301      	movs	r3, #1
 800ebbe:	73fb      	strb	r3, [r7, #15]
 800ebc0:	e001      	b.n	800ebc6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ebc2:	f7f5 f987 	bl	8003ed4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ebcc:	7bfa      	ldrb	r2, [r7, #15]
 800ebce:	4611      	mov	r1, r2
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	f7fe fd00 	bl	800d5d6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ebdc:	4618      	mov	r0, r3
 800ebde:	f7fe fca8 	bl	800d532 <USBD_LL_Reset>
}
 800ebe2:	bf00      	nop
 800ebe4:	3710      	adds	r7, #16
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	bd80      	pop	{r7, pc}
	...

0800ebec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b082      	sub	sp, #8
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ebfa:	4618      	mov	r0, r3
 800ebfc:	f7fe fcfb 	bl	800d5f6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	687a      	ldr	r2, [r7, #4]
 800ec0c:	6812      	ldr	r2, [r2, #0]
 800ec0e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ec12:	f043 0301 	orr.w	r3, r3, #1
 800ec16:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	6a1b      	ldr	r3, [r3, #32]
 800ec1c:	2b00      	cmp	r3, #0
 800ec1e:	d005      	beq.n	800ec2c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ec20:	4b04      	ldr	r3, [pc, #16]	; (800ec34 <HAL_PCD_SuspendCallback+0x48>)
 800ec22:	691b      	ldr	r3, [r3, #16]
 800ec24:	4a03      	ldr	r2, [pc, #12]	; (800ec34 <HAL_PCD_SuspendCallback+0x48>)
 800ec26:	f043 0306 	orr.w	r3, r3, #6
 800ec2a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ec2c:	bf00      	nop
 800ec2e:	3708      	adds	r7, #8
 800ec30:	46bd      	mov	sp, r7
 800ec32:	bd80      	pop	{r7, pc}
 800ec34:	e000ed00 	.word	0xe000ed00

0800ec38 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b082      	sub	sp, #8
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ec40:	687b      	ldr	r3, [r7, #4]
 800ec42:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ec46:	4618      	mov	r0, r3
 800ec48:	f7fe fceb 	bl	800d622 <USBD_LL_Resume>
}
 800ec4c:	bf00      	nop
 800ec4e:	3708      	adds	r7, #8
 800ec50:	46bd      	mov	sp, r7
 800ec52:	bd80      	pop	{r7, pc}

0800ec54 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec54:	b580      	push	{r7, lr}
 800ec56:	b082      	sub	sp, #8
 800ec58:	af00      	add	r7, sp, #0
 800ec5a:	6078      	str	r0, [r7, #4]
 800ec5c:	460b      	mov	r3, r1
 800ec5e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ec66:	78fa      	ldrb	r2, [r7, #3]
 800ec68:	4611      	mov	r1, r2
 800ec6a:	4618      	mov	r0, r3
 800ec6c:	f7fe fd43 	bl	800d6f6 <USBD_LL_IsoOUTIncomplete>
}
 800ec70:	bf00      	nop
 800ec72:	3708      	adds	r7, #8
 800ec74:	46bd      	mov	sp, r7
 800ec76:	bd80      	pop	{r7, pc}

0800ec78 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec78:	b580      	push	{r7, lr}
 800ec7a:	b082      	sub	sp, #8
 800ec7c:	af00      	add	r7, sp, #0
 800ec7e:	6078      	str	r0, [r7, #4]
 800ec80:	460b      	mov	r3, r1
 800ec82:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ec8a:	78fa      	ldrb	r2, [r7, #3]
 800ec8c:	4611      	mov	r1, r2
 800ec8e:	4618      	mov	r0, r3
 800ec90:	f7fe fcff 	bl	800d692 <USBD_LL_IsoINIncomplete>
}
 800ec94:	bf00      	nop
 800ec96:	3708      	adds	r7, #8
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	bd80      	pop	{r7, pc}

0800ec9c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	b082      	sub	sp, #8
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ecaa:	4618      	mov	r0, r3
 800ecac:	f7fe fd55 	bl	800d75a <USBD_LL_DevConnected>
}
 800ecb0:	bf00      	nop
 800ecb2:	3708      	adds	r7, #8
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	bd80      	pop	{r7, pc}

0800ecb8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b082      	sub	sp, #8
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	f7fe fd52 	bl	800d770 <USBD_LL_DevDisconnected>
}
 800eccc:	bf00      	nop
 800ecce:	3708      	adds	r7, #8
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	bd80      	pop	{r7, pc}

0800ecd4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b082      	sub	sp, #8
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ecdc:	687b      	ldr	r3, [r7, #4]
 800ecde:	781b      	ldrb	r3, [r3, #0]
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d13c      	bne.n	800ed5e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ece4:	4a20      	ldr	r2, [pc, #128]	; (800ed68 <USBD_LL_Init+0x94>)
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	4a1e      	ldr	r2, [pc, #120]	; (800ed68 <USBD_LL_Init+0x94>)
 800ecf0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ecf4:	4b1c      	ldr	r3, [pc, #112]	; (800ed68 <USBD_LL_Init+0x94>)
 800ecf6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ecfa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ecfc:	4b1a      	ldr	r3, [pc, #104]	; (800ed68 <USBD_LL_Init+0x94>)
 800ecfe:	2204      	movs	r2, #4
 800ed00:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ed02:	4b19      	ldr	r3, [pc, #100]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed04:	2202      	movs	r2, #2
 800ed06:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ed08:	4b17      	ldr	r3, [pc, #92]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ed0e:	4b16      	ldr	r3, [pc, #88]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed10:	2202      	movs	r2, #2
 800ed12:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ed14:	4b14      	ldr	r3, [pc, #80]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed16:	2200      	movs	r2, #0
 800ed18:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ed1a:	4b13      	ldr	r3, [pc, #76]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ed20:	4b11      	ldr	r3, [pc, #68]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed22:	2200      	movs	r2, #0
 800ed24:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ed26:	4b10      	ldr	r3, [pc, #64]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed28:	2200      	movs	r2, #0
 800ed2a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ed2c:	4b0e      	ldr	r3, [pc, #56]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed2e:	2200      	movs	r2, #0
 800ed30:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800ed32:	480d      	ldr	r0, [pc, #52]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed34:	f7f8 ff99 	bl	8007c6a <HAL_PCD_Init>
 800ed38:	4603      	mov	r3, r0
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d001      	beq.n	800ed42 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ed3e:	f7f5 f8c9 	bl	8003ed4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ed42:	2180      	movs	r1, #128	; 0x80
 800ed44:	4808      	ldr	r0, [pc, #32]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed46:	f7fa f9f0 	bl	800912a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ed4a:	2240      	movs	r2, #64	; 0x40
 800ed4c:	2100      	movs	r1, #0
 800ed4e:	4806      	ldr	r0, [pc, #24]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed50:	f7fa f9a4 	bl	800909c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ed54:	2280      	movs	r2, #128	; 0x80
 800ed56:	2101      	movs	r1, #1
 800ed58:	4803      	ldr	r0, [pc, #12]	; (800ed68 <USBD_LL_Init+0x94>)
 800ed5a:	f7fa f99f 	bl	800909c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ed5e:	2300      	movs	r3, #0
}
 800ed60:	4618      	mov	r0, r3
 800ed62:	3708      	adds	r7, #8
 800ed64:	46bd      	mov	sp, r7
 800ed66:	bd80      	pop	{r7, pc}
 800ed68:	2000330c 	.word	0x2000330c

0800ed6c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ed6c:	b580      	push	{r7, lr}
 800ed6e:	b084      	sub	sp, #16
 800ed70:	af00      	add	r7, sp, #0
 800ed72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed74:	2300      	movs	r3, #0
 800ed76:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ed78:	2300      	movs	r3, #0
 800ed7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ed82:	4618      	mov	r0, r3
 800ed84:	f7f9 f88e 	bl	8007ea4 <HAL_PCD_Start>
 800ed88:	4603      	mov	r3, r0
 800ed8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ed8c:	7bfb      	ldrb	r3, [r7, #15]
 800ed8e:	4618      	mov	r0, r3
 800ed90:	f000 f942 	bl	800f018 <USBD_Get_USB_Status>
 800ed94:	4603      	mov	r3, r0
 800ed96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ed98:	7bbb      	ldrb	r3, [r7, #14]
}
 800ed9a:	4618      	mov	r0, r3
 800ed9c:	3710      	adds	r7, #16
 800ed9e:	46bd      	mov	sp, r7
 800eda0:	bd80      	pop	{r7, pc}

0800eda2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800eda2:	b580      	push	{r7, lr}
 800eda4:	b084      	sub	sp, #16
 800eda6:	af00      	add	r7, sp, #0
 800eda8:	6078      	str	r0, [r7, #4]
 800edaa:	4608      	mov	r0, r1
 800edac:	4611      	mov	r1, r2
 800edae:	461a      	mov	r2, r3
 800edb0:	4603      	mov	r3, r0
 800edb2:	70fb      	strb	r3, [r7, #3]
 800edb4:	460b      	mov	r3, r1
 800edb6:	70bb      	strb	r3, [r7, #2]
 800edb8:	4613      	mov	r3, r2
 800edba:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800edbc:	2300      	movs	r3, #0
 800edbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800edc0:	2300      	movs	r3, #0
 800edc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800edca:	78bb      	ldrb	r3, [r7, #2]
 800edcc:	883a      	ldrh	r2, [r7, #0]
 800edce:	78f9      	ldrb	r1, [r7, #3]
 800edd0:	f7f9 fd5f 	bl	8008892 <HAL_PCD_EP_Open>
 800edd4:	4603      	mov	r3, r0
 800edd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800edd8:	7bfb      	ldrb	r3, [r7, #15]
 800edda:	4618      	mov	r0, r3
 800eddc:	f000 f91c 	bl	800f018 <USBD_Get_USB_Status>
 800ede0:	4603      	mov	r3, r0
 800ede2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ede4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	3710      	adds	r7, #16
 800edea:	46bd      	mov	sp, r7
 800edec:	bd80      	pop	{r7, pc}

0800edee <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800edee:	b580      	push	{r7, lr}
 800edf0:	b084      	sub	sp, #16
 800edf2:	af00      	add	r7, sp, #0
 800edf4:	6078      	str	r0, [r7, #4]
 800edf6:	460b      	mov	r3, r1
 800edf8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800edfa:	2300      	movs	r3, #0
 800edfc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800edfe:	2300      	movs	r3, #0
 800ee00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ee08:	78fa      	ldrb	r2, [r7, #3]
 800ee0a:	4611      	mov	r1, r2
 800ee0c:	4618      	mov	r0, r3
 800ee0e:	f7f9 fda8 	bl	8008962 <HAL_PCD_EP_Close>
 800ee12:	4603      	mov	r3, r0
 800ee14:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee16:	7bfb      	ldrb	r3, [r7, #15]
 800ee18:	4618      	mov	r0, r3
 800ee1a:	f000 f8fd 	bl	800f018 <USBD_Get_USB_Status>
 800ee1e:	4603      	mov	r3, r0
 800ee20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee22:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee24:	4618      	mov	r0, r3
 800ee26:	3710      	adds	r7, #16
 800ee28:	46bd      	mov	sp, r7
 800ee2a:	bd80      	pop	{r7, pc}

0800ee2c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ee2c:	b580      	push	{r7, lr}
 800ee2e:	b084      	sub	sp, #16
 800ee30:	af00      	add	r7, sp, #0
 800ee32:	6078      	str	r0, [r7, #4]
 800ee34:	460b      	mov	r3, r1
 800ee36:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee38:	2300      	movs	r3, #0
 800ee3a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ee46:	78fa      	ldrb	r2, [r7, #3]
 800ee48:	4611      	mov	r1, r2
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	f7f9 fe80 	bl	8008b50 <HAL_PCD_EP_SetStall>
 800ee50:	4603      	mov	r3, r0
 800ee52:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee54:	7bfb      	ldrb	r3, [r7, #15]
 800ee56:	4618      	mov	r0, r3
 800ee58:	f000 f8de 	bl	800f018 <USBD_Get_USB_Status>
 800ee5c:	4603      	mov	r3, r0
 800ee5e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee60:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee62:	4618      	mov	r0, r3
 800ee64:	3710      	adds	r7, #16
 800ee66:	46bd      	mov	sp, r7
 800ee68:	bd80      	pop	{r7, pc}

0800ee6a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ee6a:	b580      	push	{r7, lr}
 800ee6c:	b084      	sub	sp, #16
 800ee6e:	af00      	add	r7, sp, #0
 800ee70:	6078      	str	r0, [r7, #4]
 800ee72:	460b      	mov	r3, r1
 800ee74:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee76:	2300      	movs	r3, #0
 800ee78:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee7a:	2300      	movs	r3, #0
 800ee7c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ee84:	78fa      	ldrb	r2, [r7, #3]
 800ee86:	4611      	mov	r1, r2
 800ee88:	4618      	mov	r0, r3
 800ee8a:	f7f9 fec5 	bl	8008c18 <HAL_PCD_EP_ClrStall>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee92:	7bfb      	ldrb	r3, [r7, #15]
 800ee94:	4618      	mov	r0, r3
 800ee96:	f000 f8bf 	bl	800f018 <USBD_Get_USB_Status>
 800ee9a:	4603      	mov	r3, r0
 800ee9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee9e:	7bbb      	ldrb	r3, [r7, #14]
}
 800eea0:	4618      	mov	r0, r3
 800eea2:	3710      	adds	r7, #16
 800eea4:	46bd      	mov	sp, r7
 800eea6:	bd80      	pop	{r7, pc}

0800eea8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eea8:	b480      	push	{r7}
 800eeaa:	b085      	sub	sp, #20
 800eeac:	af00      	add	r7, sp, #0
 800eeae:	6078      	str	r0, [r7, #4]
 800eeb0:	460b      	mov	r3, r1
 800eeb2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800eeba:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800eebc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	da0b      	bge.n	800eedc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800eec4:	78fb      	ldrb	r3, [r7, #3]
 800eec6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eeca:	68f9      	ldr	r1, [r7, #12]
 800eecc:	4613      	mov	r3, r2
 800eece:	00db      	lsls	r3, r3, #3
 800eed0:	4413      	add	r3, r2
 800eed2:	009b      	lsls	r3, r3, #2
 800eed4:	440b      	add	r3, r1
 800eed6:	333e      	adds	r3, #62	; 0x3e
 800eed8:	781b      	ldrb	r3, [r3, #0]
 800eeda:	e00b      	b.n	800eef4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800eedc:	78fb      	ldrb	r3, [r7, #3]
 800eede:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eee2:	68f9      	ldr	r1, [r7, #12]
 800eee4:	4613      	mov	r3, r2
 800eee6:	00db      	lsls	r3, r3, #3
 800eee8:	4413      	add	r3, r2
 800eeea:	009b      	lsls	r3, r3, #2
 800eeec:	440b      	add	r3, r1
 800eeee:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800eef2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	3714      	adds	r7, #20
 800eef8:	46bd      	mov	sp, r7
 800eefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefe:	4770      	bx	lr

0800ef00 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ef00:	b580      	push	{r7, lr}
 800ef02:	b084      	sub	sp, #16
 800ef04:	af00      	add	r7, sp, #0
 800ef06:	6078      	str	r0, [r7, #4]
 800ef08:	460b      	mov	r3, r1
 800ef0a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef10:	2300      	movs	r3, #0
 800ef12:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ef1a:	78fa      	ldrb	r2, [r7, #3]
 800ef1c:	4611      	mov	r1, r2
 800ef1e:	4618      	mov	r0, r3
 800ef20:	f7f9 fc92 	bl	8008848 <HAL_PCD_SetAddress>
 800ef24:	4603      	mov	r3, r0
 800ef26:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ef28:	7bfb      	ldrb	r3, [r7, #15]
 800ef2a:	4618      	mov	r0, r3
 800ef2c:	f000 f874 	bl	800f018 <USBD_Get_USB_Status>
 800ef30:	4603      	mov	r3, r0
 800ef32:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ef34:	7bbb      	ldrb	r3, [r7, #14]
}
 800ef36:	4618      	mov	r0, r3
 800ef38:	3710      	adds	r7, #16
 800ef3a:	46bd      	mov	sp, r7
 800ef3c:	bd80      	pop	{r7, pc}

0800ef3e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ef3e:	b580      	push	{r7, lr}
 800ef40:	b086      	sub	sp, #24
 800ef42:	af00      	add	r7, sp, #0
 800ef44:	60f8      	str	r0, [r7, #12]
 800ef46:	607a      	str	r2, [r7, #4]
 800ef48:	603b      	str	r3, [r7, #0]
 800ef4a:	460b      	mov	r3, r1
 800ef4c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef4e:	2300      	movs	r3, #0
 800ef50:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef52:	2300      	movs	r3, #0
 800ef54:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ef56:	68fb      	ldr	r3, [r7, #12]
 800ef58:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ef5c:	7af9      	ldrb	r1, [r7, #11]
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	687a      	ldr	r2, [r7, #4]
 800ef62:	f7f9 fdab 	bl	8008abc <HAL_PCD_EP_Transmit>
 800ef66:	4603      	mov	r3, r0
 800ef68:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ef6a:	7dfb      	ldrb	r3, [r7, #23]
 800ef6c:	4618      	mov	r0, r3
 800ef6e:	f000 f853 	bl	800f018 <USBD_Get_USB_Status>
 800ef72:	4603      	mov	r3, r0
 800ef74:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ef76:	7dbb      	ldrb	r3, [r7, #22]
}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	3718      	adds	r7, #24
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bd80      	pop	{r7, pc}

0800ef80 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b086      	sub	sp, #24
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	60f8      	str	r0, [r7, #12]
 800ef88:	607a      	str	r2, [r7, #4]
 800ef8a:	603b      	str	r3, [r7, #0]
 800ef8c:	460b      	mov	r3, r1
 800ef8e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef90:	2300      	movs	r3, #0
 800ef92:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef94:	2300      	movs	r3, #0
 800ef96:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ef98:	68fb      	ldr	r3, [r7, #12]
 800ef9a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ef9e:	7af9      	ldrb	r1, [r7, #11]
 800efa0:	683b      	ldr	r3, [r7, #0]
 800efa2:	687a      	ldr	r2, [r7, #4]
 800efa4:	f7f9 fd27 	bl	80089f6 <HAL_PCD_EP_Receive>
 800efa8:	4603      	mov	r3, r0
 800efaa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800efac:	7dfb      	ldrb	r3, [r7, #23]
 800efae:	4618      	mov	r0, r3
 800efb0:	f000 f832 	bl	800f018 <USBD_Get_USB_Status>
 800efb4:	4603      	mov	r3, r0
 800efb6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800efb8:	7dbb      	ldrb	r3, [r7, #22]
}
 800efba:	4618      	mov	r0, r3
 800efbc:	3718      	adds	r7, #24
 800efbe:	46bd      	mov	sp, r7
 800efc0:	bd80      	pop	{r7, pc}

0800efc2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800efc2:	b580      	push	{r7, lr}
 800efc4:	b082      	sub	sp, #8
 800efc6:	af00      	add	r7, sp, #0
 800efc8:	6078      	str	r0, [r7, #4]
 800efca:	460b      	mov	r3, r1
 800efcc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800efd4:	78fa      	ldrb	r2, [r7, #3]
 800efd6:	4611      	mov	r1, r2
 800efd8:	4618      	mov	r0, r3
 800efda:	f7f9 fd57 	bl	8008a8c <HAL_PCD_EP_GetRxCount>
 800efde:	4603      	mov	r3, r0
}
 800efe0:	4618      	mov	r0, r3
 800efe2:	3708      	adds	r7, #8
 800efe4:	46bd      	mov	sp, r7
 800efe6:	bd80      	pop	{r7, pc}

0800efe8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800efe8:	b480      	push	{r7}
 800efea:	b083      	sub	sp, #12
 800efec:	af00      	add	r7, sp, #0
 800efee:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800eff0:	4b03      	ldr	r3, [pc, #12]	; (800f000 <USBD_static_malloc+0x18>)
}
 800eff2:	4618      	mov	r0, r3
 800eff4:	370c      	adds	r7, #12
 800eff6:	46bd      	mov	sp, r7
 800eff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800effc:	4770      	bx	lr
 800effe:	bf00      	nop
 800f000:	20003818 	.word	0x20003818

0800f004 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f004:	b480      	push	{r7}
 800f006:	b083      	sub	sp, #12
 800f008:	af00      	add	r7, sp, #0
 800f00a:	6078      	str	r0, [r7, #4]

}
 800f00c:	bf00      	nop
 800f00e:	370c      	adds	r7, #12
 800f010:	46bd      	mov	sp, r7
 800f012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f016:	4770      	bx	lr

0800f018 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f018:	b480      	push	{r7}
 800f01a:	b085      	sub	sp, #20
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	4603      	mov	r3, r0
 800f020:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f022:	2300      	movs	r3, #0
 800f024:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f026:	79fb      	ldrb	r3, [r7, #7]
 800f028:	2b03      	cmp	r3, #3
 800f02a:	d817      	bhi.n	800f05c <USBD_Get_USB_Status+0x44>
 800f02c:	a201      	add	r2, pc, #4	; (adr r2, 800f034 <USBD_Get_USB_Status+0x1c>)
 800f02e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f032:	bf00      	nop
 800f034:	0800f045 	.word	0x0800f045
 800f038:	0800f04b 	.word	0x0800f04b
 800f03c:	0800f051 	.word	0x0800f051
 800f040:	0800f057 	.word	0x0800f057
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f044:	2300      	movs	r3, #0
 800f046:	73fb      	strb	r3, [r7, #15]
    break;
 800f048:	e00b      	b.n	800f062 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f04a:	2303      	movs	r3, #3
 800f04c:	73fb      	strb	r3, [r7, #15]
    break;
 800f04e:	e008      	b.n	800f062 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f050:	2301      	movs	r3, #1
 800f052:	73fb      	strb	r3, [r7, #15]
    break;
 800f054:	e005      	b.n	800f062 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f056:	2303      	movs	r3, #3
 800f058:	73fb      	strb	r3, [r7, #15]
    break;
 800f05a:	e002      	b.n	800f062 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f05c:	2303      	movs	r3, #3
 800f05e:	73fb      	strb	r3, [r7, #15]
    break;
 800f060:	bf00      	nop
  }
  return usb_status;
 800f062:	7bfb      	ldrb	r3, [r7, #15]
}
 800f064:	4618      	mov	r0, r3
 800f066:	3714      	adds	r7, #20
 800f068:	46bd      	mov	sp, r7
 800f06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f06e:	4770      	bx	lr

0800f070 <__errno>:
 800f070:	4b01      	ldr	r3, [pc, #4]	; (800f078 <__errno+0x8>)
 800f072:	6818      	ldr	r0, [r3, #0]
 800f074:	4770      	bx	lr
 800f076:	bf00      	nop
 800f078:	20000110 	.word	0x20000110

0800f07c <__libc_init_array>:
 800f07c:	b570      	push	{r4, r5, r6, lr}
 800f07e:	4d0d      	ldr	r5, [pc, #52]	; (800f0b4 <__libc_init_array+0x38>)
 800f080:	4c0d      	ldr	r4, [pc, #52]	; (800f0b8 <__libc_init_array+0x3c>)
 800f082:	1b64      	subs	r4, r4, r5
 800f084:	10a4      	asrs	r4, r4, #2
 800f086:	2600      	movs	r6, #0
 800f088:	42a6      	cmp	r6, r4
 800f08a:	d109      	bne.n	800f0a0 <__libc_init_array+0x24>
 800f08c:	4d0b      	ldr	r5, [pc, #44]	; (800f0bc <__libc_init_array+0x40>)
 800f08e:	4c0c      	ldr	r4, [pc, #48]	; (800f0c0 <__libc_init_array+0x44>)
 800f090:	f005 f9a2 	bl	80143d8 <_init>
 800f094:	1b64      	subs	r4, r4, r5
 800f096:	10a4      	asrs	r4, r4, #2
 800f098:	2600      	movs	r6, #0
 800f09a:	42a6      	cmp	r6, r4
 800f09c:	d105      	bne.n	800f0aa <__libc_init_array+0x2e>
 800f09e:	bd70      	pop	{r4, r5, r6, pc}
 800f0a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0a4:	4798      	blx	r3
 800f0a6:	3601      	adds	r6, #1
 800f0a8:	e7ee      	b.n	800f088 <__libc_init_array+0xc>
 800f0aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800f0ae:	4798      	blx	r3
 800f0b0:	3601      	adds	r6, #1
 800f0b2:	e7f2      	b.n	800f09a <__libc_init_array+0x1e>
 800f0b4:	08015554 	.word	0x08015554
 800f0b8:	08015554 	.word	0x08015554
 800f0bc:	08015554 	.word	0x08015554
 800f0c0:	08015558 	.word	0x08015558

0800f0c4 <memcpy>:
 800f0c4:	440a      	add	r2, r1
 800f0c6:	4291      	cmp	r1, r2
 800f0c8:	f100 33ff 	add.w	r3, r0, #4294967295
 800f0cc:	d100      	bne.n	800f0d0 <memcpy+0xc>
 800f0ce:	4770      	bx	lr
 800f0d0:	b510      	push	{r4, lr}
 800f0d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f0d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f0da:	4291      	cmp	r1, r2
 800f0dc:	d1f9      	bne.n	800f0d2 <memcpy+0xe>
 800f0de:	bd10      	pop	{r4, pc}

0800f0e0 <memmove>:
 800f0e0:	4288      	cmp	r0, r1
 800f0e2:	b510      	push	{r4, lr}
 800f0e4:	eb01 0402 	add.w	r4, r1, r2
 800f0e8:	d902      	bls.n	800f0f0 <memmove+0x10>
 800f0ea:	4284      	cmp	r4, r0
 800f0ec:	4623      	mov	r3, r4
 800f0ee:	d807      	bhi.n	800f100 <memmove+0x20>
 800f0f0:	1e43      	subs	r3, r0, #1
 800f0f2:	42a1      	cmp	r1, r4
 800f0f4:	d008      	beq.n	800f108 <memmove+0x28>
 800f0f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f0fa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f0fe:	e7f8      	b.n	800f0f2 <memmove+0x12>
 800f100:	4402      	add	r2, r0
 800f102:	4601      	mov	r1, r0
 800f104:	428a      	cmp	r2, r1
 800f106:	d100      	bne.n	800f10a <memmove+0x2a>
 800f108:	bd10      	pop	{r4, pc}
 800f10a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f10e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f112:	e7f7      	b.n	800f104 <memmove+0x24>

0800f114 <memset>:
 800f114:	4402      	add	r2, r0
 800f116:	4603      	mov	r3, r0
 800f118:	4293      	cmp	r3, r2
 800f11a:	d100      	bne.n	800f11e <memset+0xa>
 800f11c:	4770      	bx	lr
 800f11e:	f803 1b01 	strb.w	r1, [r3], #1
 800f122:	e7f9      	b.n	800f118 <memset+0x4>

0800f124 <__cvt>:
 800f124:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f128:	ec55 4b10 	vmov	r4, r5, d0
 800f12c:	2d00      	cmp	r5, #0
 800f12e:	460e      	mov	r6, r1
 800f130:	4619      	mov	r1, r3
 800f132:	462b      	mov	r3, r5
 800f134:	bfbb      	ittet	lt
 800f136:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f13a:	461d      	movlt	r5, r3
 800f13c:	2300      	movge	r3, #0
 800f13e:	232d      	movlt	r3, #45	; 0x2d
 800f140:	700b      	strb	r3, [r1, #0]
 800f142:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f144:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f148:	4691      	mov	r9, r2
 800f14a:	f023 0820 	bic.w	r8, r3, #32
 800f14e:	bfbc      	itt	lt
 800f150:	4622      	movlt	r2, r4
 800f152:	4614      	movlt	r4, r2
 800f154:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f158:	d005      	beq.n	800f166 <__cvt+0x42>
 800f15a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f15e:	d100      	bne.n	800f162 <__cvt+0x3e>
 800f160:	3601      	adds	r6, #1
 800f162:	2102      	movs	r1, #2
 800f164:	e000      	b.n	800f168 <__cvt+0x44>
 800f166:	2103      	movs	r1, #3
 800f168:	ab03      	add	r3, sp, #12
 800f16a:	9301      	str	r3, [sp, #4]
 800f16c:	ab02      	add	r3, sp, #8
 800f16e:	9300      	str	r3, [sp, #0]
 800f170:	ec45 4b10 	vmov	d0, r4, r5
 800f174:	4653      	mov	r3, sl
 800f176:	4632      	mov	r2, r6
 800f178:	f001 ffda 	bl	8011130 <_dtoa_r>
 800f17c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f180:	4607      	mov	r7, r0
 800f182:	d102      	bne.n	800f18a <__cvt+0x66>
 800f184:	f019 0f01 	tst.w	r9, #1
 800f188:	d022      	beq.n	800f1d0 <__cvt+0xac>
 800f18a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f18e:	eb07 0906 	add.w	r9, r7, r6
 800f192:	d110      	bne.n	800f1b6 <__cvt+0x92>
 800f194:	783b      	ldrb	r3, [r7, #0]
 800f196:	2b30      	cmp	r3, #48	; 0x30
 800f198:	d10a      	bne.n	800f1b0 <__cvt+0x8c>
 800f19a:	2200      	movs	r2, #0
 800f19c:	2300      	movs	r3, #0
 800f19e:	4620      	mov	r0, r4
 800f1a0:	4629      	mov	r1, r5
 800f1a2:	f7f1 fcb1 	bl	8000b08 <__aeabi_dcmpeq>
 800f1a6:	b918      	cbnz	r0, 800f1b0 <__cvt+0x8c>
 800f1a8:	f1c6 0601 	rsb	r6, r6, #1
 800f1ac:	f8ca 6000 	str.w	r6, [sl]
 800f1b0:	f8da 3000 	ldr.w	r3, [sl]
 800f1b4:	4499      	add	r9, r3
 800f1b6:	2200      	movs	r2, #0
 800f1b8:	2300      	movs	r3, #0
 800f1ba:	4620      	mov	r0, r4
 800f1bc:	4629      	mov	r1, r5
 800f1be:	f7f1 fca3 	bl	8000b08 <__aeabi_dcmpeq>
 800f1c2:	b108      	cbz	r0, 800f1c8 <__cvt+0xa4>
 800f1c4:	f8cd 900c 	str.w	r9, [sp, #12]
 800f1c8:	2230      	movs	r2, #48	; 0x30
 800f1ca:	9b03      	ldr	r3, [sp, #12]
 800f1cc:	454b      	cmp	r3, r9
 800f1ce:	d307      	bcc.n	800f1e0 <__cvt+0xbc>
 800f1d0:	9b03      	ldr	r3, [sp, #12]
 800f1d2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f1d4:	1bdb      	subs	r3, r3, r7
 800f1d6:	4638      	mov	r0, r7
 800f1d8:	6013      	str	r3, [r2, #0]
 800f1da:	b004      	add	sp, #16
 800f1dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1e0:	1c59      	adds	r1, r3, #1
 800f1e2:	9103      	str	r1, [sp, #12]
 800f1e4:	701a      	strb	r2, [r3, #0]
 800f1e6:	e7f0      	b.n	800f1ca <__cvt+0xa6>

0800f1e8 <__exponent>:
 800f1e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f1ea:	4603      	mov	r3, r0
 800f1ec:	2900      	cmp	r1, #0
 800f1ee:	bfb8      	it	lt
 800f1f0:	4249      	neglt	r1, r1
 800f1f2:	f803 2b02 	strb.w	r2, [r3], #2
 800f1f6:	bfb4      	ite	lt
 800f1f8:	222d      	movlt	r2, #45	; 0x2d
 800f1fa:	222b      	movge	r2, #43	; 0x2b
 800f1fc:	2909      	cmp	r1, #9
 800f1fe:	7042      	strb	r2, [r0, #1]
 800f200:	dd2a      	ble.n	800f258 <__exponent+0x70>
 800f202:	f10d 0407 	add.w	r4, sp, #7
 800f206:	46a4      	mov	ip, r4
 800f208:	270a      	movs	r7, #10
 800f20a:	46a6      	mov	lr, r4
 800f20c:	460a      	mov	r2, r1
 800f20e:	fb91 f6f7 	sdiv	r6, r1, r7
 800f212:	fb07 1516 	mls	r5, r7, r6, r1
 800f216:	3530      	adds	r5, #48	; 0x30
 800f218:	2a63      	cmp	r2, #99	; 0x63
 800f21a:	f104 34ff 	add.w	r4, r4, #4294967295
 800f21e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f222:	4631      	mov	r1, r6
 800f224:	dcf1      	bgt.n	800f20a <__exponent+0x22>
 800f226:	3130      	adds	r1, #48	; 0x30
 800f228:	f1ae 0502 	sub.w	r5, lr, #2
 800f22c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f230:	1c44      	adds	r4, r0, #1
 800f232:	4629      	mov	r1, r5
 800f234:	4561      	cmp	r1, ip
 800f236:	d30a      	bcc.n	800f24e <__exponent+0x66>
 800f238:	f10d 0209 	add.w	r2, sp, #9
 800f23c:	eba2 020e 	sub.w	r2, r2, lr
 800f240:	4565      	cmp	r5, ip
 800f242:	bf88      	it	hi
 800f244:	2200      	movhi	r2, #0
 800f246:	4413      	add	r3, r2
 800f248:	1a18      	subs	r0, r3, r0
 800f24a:	b003      	add	sp, #12
 800f24c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f24e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f252:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f256:	e7ed      	b.n	800f234 <__exponent+0x4c>
 800f258:	2330      	movs	r3, #48	; 0x30
 800f25a:	3130      	adds	r1, #48	; 0x30
 800f25c:	7083      	strb	r3, [r0, #2]
 800f25e:	70c1      	strb	r1, [r0, #3]
 800f260:	1d03      	adds	r3, r0, #4
 800f262:	e7f1      	b.n	800f248 <__exponent+0x60>

0800f264 <_printf_float>:
 800f264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f268:	ed2d 8b02 	vpush	{d8}
 800f26c:	b08d      	sub	sp, #52	; 0x34
 800f26e:	460c      	mov	r4, r1
 800f270:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f274:	4616      	mov	r6, r2
 800f276:	461f      	mov	r7, r3
 800f278:	4605      	mov	r5, r0
 800f27a:	f003 fa6d 	bl	8012758 <_localeconv_r>
 800f27e:	f8d0 a000 	ldr.w	sl, [r0]
 800f282:	4650      	mov	r0, sl
 800f284:	f7f0 ffbe 	bl	8000204 <strlen>
 800f288:	2300      	movs	r3, #0
 800f28a:	930a      	str	r3, [sp, #40]	; 0x28
 800f28c:	6823      	ldr	r3, [r4, #0]
 800f28e:	9305      	str	r3, [sp, #20]
 800f290:	f8d8 3000 	ldr.w	r3, [r8]
 800f294:	f894 b018 	ldrb.w	fp, [r4, #24]
 800f298:	3307      	adds	r3, #7
 800f29a:	f023 0307 	bic.w	r3, r3, #7
 800f29e:	f103 0208 	add.w	r2, r3, #8
 800f2a2:	f8c8 2000 	str.w	r2, [r8]
 800f2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2aa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f2ae:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f2b2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f2b6:	9307      	str	r3, [sp, #28]
 800f2b8:	f8cd 8018 	str.w	r8, [sp, #24]
 800f2bc:	ee08 0a10 	vmov	s16, r0
 800f2c0:	4b9f      	ldr	r3, [pc, #636]	; (800f540 <_printf_float+0x2dc>)
 800f2c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f2c6:	f04f 32ff 	mov.w	r2, #4294967295
 800f2ca:	f7f1 fc4f 	bl	8000b6c <__aeabi_dcmpun>
 800f2ce:	bb88      	cbnz	r0, 800f334 <_printf_float+0xd0>
 800f2d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f2d4:	4b9a      	ldr	r3, [pc, #616]	; (800f540 <_printf_float+0x2dc>)
 800f2d6:	f04f 32ff 	mov.w	r2, #4294967295
 800f2da:	f7f1 fc29 	bl	8000b30 <__aeabi_dcmple>
 800f2de:	bb48      	cbnz	r0, 800f334 <_printf_float+0xd0>
 800f2e0:	2200      	movs	r2, #0
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	4640      	mov	r0, r8
 800f2e6:	4649      	mov	r1, r9
 800f2e8:	f7f1 fc18 	bl	8000b1c <__aeabi_dcmplt>
 800f2ec:	b110      	cbz	r0, 800f2f4 <_printf_float+0x90>
 800f2ee:	232d      	movs	r3, #45	; 0x2d
 800f2f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f2f4:	4b93      	ldr	r3, [pc, #588]	; (800f544 <_printf_float+0x2e0>)
 800f2f6:	4894      	ldr	r0, [pc, #592]	; (800f548 <_printf_float+0x2e4>)
 800f2f8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f2fc:	bf94      	ite	ls
 800f2fe:	4698      	movls	r8, r3
 800f300:	4680      	movhi	r8, r0
 800f302:	2303      	movs	r3, #3
 800f304:	6123      	str	r3, [r4, #16]
 800f306:	9b05      	ldr	r3, [sp, #20]
 800f308:	f023 0204 	bic.w	r2, r3, #4
 800f30c:	6022      	str	r2, [r4, #0]
 800f30e:	f04f 0900 	mov.w	r9, #0
 800f312:	9700      	str	r7, [sp, #0]
 800f314:	4633      	mov	r3, r6
 800f316:	aa0b      	add	r2, sp, #44	; 0x2c
 800f318:	4621      	mov	r1, r4
 800f31a:	4628      	mov	r0, r5
 800f31c:	f000 f9d8 	bl	800f6d0 <_printf_common>
 800f320:	3001      	adds	r0, #1
 800f322:	f040 8090 	bne.w	800f446 <_printf_float+0x1e2>
 800f326:	f04f 30ff 	mov.w	r0, #4294967295
 800f32a:	b00d      	add	sp, #52	; 0x34
 800f32c:	ecbd 8b02 	vpop	{d8}
 800f330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f334:	4642      	mov	r2, r8
 800f336:	464b      	mov	r3, r9
 800f338:	4640      	mov	r0, r8
 800f33a:	4649      	mov	r1, r9
 800f33c:	f7f1 fc16 	bl	8000b6c <__aeabi_dcmpun>
 800f340:	b140      	cbz	r0, 800f354 <_printf_float+0xf0>
 800f342:	464b      	mov	r3, r9
 800f344:	2b00      	cmp	r3, #0
 800f346:	bfbc      	itt	lt
 800f348:	232d      	movlt	r3, #45	; 0x2d
 800f34a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f34e:	487f      	ldr	r0, [pc, #508]	; (800f54c <_printf_float+0x2e8>)
 800f350:	4b7f      	ldr	r3, [pc, #508]	; (800f550 <_printf_float+0x2ec>)
 800f352:	e7d1      	b.n	800f2f8 <_printf_float+0x94>
 800f354:	6863      	ldr	r3, [r4, #4]
 800f356:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f35a:	9206      	str	r2, [sp, #24]
 800f35c:	1c5a      	adds	r2, r3, #1
 800f35e:	d13f      	bne.n	800f3e0 <_printf_float+0x17c>
 800f360:	2306      	movs	r3, #6
 800f362:	6063      	str	r3, [r4, #4]
 800f364:	9b05      	ldr	r3, [sp, #20]
 800f366:	6861      	ldr	r1, [r4, #4]
 800f368:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f36c:	2300      	movs	r3, #0
 800f36e:	9303      	str	r3, [sp, #12]
 800f370:	ab0a      	add	r3, sp, #40	; 0x28
 800f372:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f376:	ab09      	add	r3, sp, #36	; 0x24
 800f378:	ec49 8b10 	vmov	d0, r8, r9
 800f37c:	9300      	str	r3, [sp, #0]
 800f37e:	6022      	str	r2, [r4, #0]
 800f380:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f384:	4628      	mov	r0, r5
 800f386:	f7ff fecd 	bl	800f124 <__cvt>
 800f38a:	9b06      	ldr	r3, [sp, #24]
 800f38c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f38e:	2b47      	cmp	r3, #71	; 0x47
 800f390:	4680      	mov	r8, r0
 800f392:	d108      	bne.n	800f3a6 <_printf_float+0x142>
 800f394:	1cc8      	adds	r0, r1, #3
 800f396:	db02      	blt.n	800f39e <_printf_float+0x13a>
 800f398:	6863      	ldr	r3, [r4, #4]
 800f39a:	4299      	cmp	r1, r3
 800f39c:	dd41      	ble.n	800f422 <_printf_float+0x1be>
 800f39e:	f1ab 0b02 	sub.w	fp, fp, #2
 800f3a2:	fa5f fb8b 	uxtb.w	fp, fp
 800f3a6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f3aa:	d820      	bhi.n	800f3ee <_printf_float+0x18a>
 800f3ac:	3901      	subs	r1, #1
 800f3ae:	465a      	mov	r2, fp
 800f3b0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f3b4:	9109      	str	r1, [sp, #36]	; 0x24
 800f3b6:	f7ff ff17 	bl	800f1e8 <__exponent>
 800f3ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f3bc:	1813      	adds	r3, r2, r0
 800f3be:	2a01      	cmp	r2, #1
 800f3c0:	4681      	mov	r9, r0
 800f3c2:	6123      	str	r3, [r4, #16]
 800f3c4:	dc02      	bgt.n	800f3cc <_printf_float+0x168>
 800f3c6:	6822      	ldr	r2, [r4, #0]
 800f3c8:	07d2      	lsls	r2, r2, #31
 800f3ca:	d501      	bpl.n	800f3d0 <_printf_float+0x16c>
 800f3cc:	3301      	adds	r3, #1
 800f3ce:	6123      	str	r3, [r4, #16]
 800f3d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d09c      	beq.n	800f312 <_printf_float+0xae>
 800f3d8:	232d      	movs	r3, #45	; 0x2d
 800f3da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f3de:	e798      	b.n	800f312 <_printf_float+0xae>
 800f3e0:	9a06      	ldr	r2, [sp, #24]
 800f3e2:	2a47      	cmp	r2, #71	; 0x47
 800f3e4:	d1be      	bne.n	800f364 <_printf_float+0x100>
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	d1bc      	bne.n	800f364 <_printf_float+0x100>
 800f3ea:	2301      	movs	r3, #1
 800f3ec:	e7b9      	b.n	800f362 <_printf_float+0xfe>
 800f3ee:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f3f2:	d118      	bne.n	800f426 <_printf_float+0x1c2>
 800f3f4:	2900      	cmp	r1, #0
 800f3f6:	6863      	ldr	r3, [r4, #4]
 800f3f8:	dd0b      	ble.n	800f412 <_printf_float+0x1ae>
 800f3fa:	6121      	str	r1, [r4, #16]
 800f3fc:	b913      	cbnz	r3, 800f404 <_printf_float+0x1a0>
 800f3fe:	6822      	ldr	r2, [r4, #0]
 800f400:	07d0      	lsls	r0, r2, #31
 800f402:	d502      	bpl.n	800f40a <_printf_float+0x1a6>
 800f404:	3301      	adds	r3, #1
 800f406:	440b      	add	r3, r1
 800f408:	6123      	str	r3, [r4, #16]
 800f40a:	65a1      	str	r1, [r4, #88]	; 0x58
 800f40c:	f04f 0900 	mov.w	r9, #0
 800f410:	e7de      	b.n	800f3d0 <_printf_float+0x16c>
 800f412:	b913      	cbnz	r3, 800f41a <_printf_float+0x1b6>
 800f414:	6822      	ldr	r2, [r4, #0]
 800f416:	07d2      	lsls	r2, r2, #31
 800f418:	d501      	bpl.n	800f41e <_printf_float+0x1ba>
 800f41a:	3302      	adds	r3, #2
 800f41c:	e7f4      	b.n	800f408 <_printf_float+0x1a4>
 800f41e:	2301      	movs	r3, #1
 800f420:	e7f2      	b.n	800f408 <_printf_float+0x1a4>
 800f422:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f426:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f428:	4299      	cmp	r1, r3
 800f42a:	db05      	blt.n	800f438 <_printf_float+0x1d4>
 800f42c:	6823      	ldr	r3, [r4, #0]
 800f42e:	6121      	str	r1, [r4, #16]
 800f430:	07d8      	lsls	r0, r3, #31
 800f432:	d5ea      	bpl.n	800f40a <_printf_float+0x1a6>
 800f434:	1c4b      	adds	r3, r1, #1
 800f436:	e7e7      	b.n	800f408 <_printf_float+0x1a4>
 800f438:	2900      	cmp	r1, #0
 800f43a:	bfd4      	ite	le
 800f43c:	f1c1 0202 	rsble	r2, r1, #2
 800f440:	2201      	movgt	r2, #1
 800f442:	4413      	add	r3, r2
 800f444:	e7e0      	b.n	800f408 <_printf_float+0x1a4>
 800f446:	6823      	ldr	r3, [r4, #0]
 800f448:	055a      	lsls	r2, r3, #21
 800f44a:	d407      	bmi.n	800f45c <_printf_float+0x1f8>
 800f44c:	6923      	ldr	r3, [r4, #16]
 800f44e:	4642      	mov	r2, r8
 800f450:	4631      	mov	r1, r6
 800f452:	4628      	mov	r0, r5
 800f454:	47b8      	blx	r7
 800f456:	3001      	adds	r0, #1
 800f458:	d12c      	bne.n	800f4b4 <_printf_float+0x250>
 800f45a:	e764      	b.n	800f326 <_printf_float+0xc2>
 800f45c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f460:	f240 80e0 	bls.w	800f624 <_printf_float+0x3c0>
 800f464:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f468:	2200      	movs	r2, #0
 800f46a:	2300      	movs	r3, #0
 800f46c:	f7f1 fb4c 	bl	8000b08 <__aeabi_dcmpeq>
 800f470:	2800      	cmp	r0, #0
 800f472:	d034      	beq.n	800f4de <_printf_float+0x27a>
 800f474:	4a37      	ldr	r2, [pc, #220]	; (800f554 <_printf_float+0x2f0>)
 800f476:	2301      	movs	r3, #1
 800f478:	4631      	mov	r1, r6
 800f47a:	4628      	mov	r0, r5
 800f47c:	47b8      	blx	r7
 800f47e:	3001      	adds	r0, #1
 800f480:	f43f af51 	beq.w	800f326 <_printf_float+0xc2>
 800f484:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f488:	429a      	cmp	r2, r3
 800f48a:	db02      	blt.n	800f492 <_printf_float+0x22e>
 800f48c:	6823      	ldr	r3, [r4, #0]
 800f48e:	07d8      	lsls	r0, r3, #31
 800f490:	d510      	bpl.n	800f4b4 <_printf_float+0x250>
 800f492:	ee18 3a10 	vmov	r3, s16
 800f496:	4652      	mov	r2, sl
 800f498:	4631      	mov	r1, r6
 800f49a:	4628      	mov	r0, r5
 800f49c:	47b8      	blx	r7
 800f49e:	3001      	adds	r0, #1
 800f4a0:	f43f af41 	beq.w	800f326 <_printf_float+0xc2>
 800f4a4:	f04f 0800 	mov.w	r8, #0
 800f4a8:	f104 091a 	add.w	r9, r4, #26
 800f4ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4ae:	3b01      	subs	r3, #1
 800f4b0:	4543      	cmp	r3, r8
 800f4b2:	dc09      	bgt.n	800f4c8 <_printf_float+0x264>
 800f4b4:	6823      	ldr	r3, [r4, #0]
 800f4b6:	079b      	lsls	r3, r3, #30
 800f4b8:	f100 8105 	bmi.w	800f6c6 <_printf_float+0x462>
 800f4bc:	68e0      	ldr	r0, [r4, #12]
 800f4be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f4c0:	4298      	cmp	r0, r3
 800f4c2:	bfb8      	it	lt
 800f4c4:	4618      	movlt	r0, r3
 800f4c6:	e730      	b.n	800f32a <_printf_float+0xc6>
 800f4c8:	2301      	movs	r3, #1
 800f4ca:	464a      	mov	r2, r9
 800f4cc:	4631      	mov	r1, r6
 800f4ce:	4628      	mov	r0, r5
 800f4d0:	47b8      	blx	r7
 800f4d2:	3001      	adds	r0, #1
 800f4d4:	f43f af27 	beq.w	800f326 <_printf_float+0xc2>
 800f4d8:	f108 0801 	add.w	r8, r8, #1
 800f4dc:	e7e6      	b.n	800f4ac <_printf_float+0x248>
 800f4de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	dc39      	bgt.n	800f558 <_printf_float+0x2f4>
 800f4e4:	4a1b      	ldr	r2, [pc, #108]	; (800f554 <_printf_float+0x2f0>)
 800f4e6:	2301      	movs	r3, #1
 800f4e8:	4631      	mov	r1, r6
 800f4ea:	4628      	mov	r0, r5
 800f4ec:	47b8      	blx	r7
 800f4ee:	3001      	adds	r0, #1
 800f4f0:	f43f af19 	beq.w	800f326 <_printf_float+0xc2>
 800f4f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f4f8:	4313      	orrs	r3, r2
 800f4fa:	d102      	bne.n	800f502 <_printf_float+0x29e>
 800f4fc:	6823      	ldr	r3, [r4, #0]
 800f4fe:	07d9      	lsls	r1, r3, #31
 800f500:	d5d8      	bpl.n	800f4b4 <_printf_float+0x250>
 800f502:	ee18 3a10 	vmov	r3, s16
 800f506:	4652      	mov	r2, sl
 800f508:	4631      	mov	r1, r6
 800f50a:	4628      	mov	r0, r5
 800f50c:	47b8      	blx	r7
 800f50e:	3001      	adds	r0, #1
 800f510:	f43f af09 	beq.w	800f326 <_printf_float+0xc2>
 800f514:	f04f 0900 	mov.w	r9, #0
 800f518:	f104 0a1a 	add.w	sl, r4, #26
 800f51c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f51e:	425b      	negs	r3, r3
 800f520:	454b      	cmp	r3, r9
 800f522:	dc01      	bgt.n	800f528 <_printf_float+0x2c4>
 800f524:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f526:	e792      	b.n	800f44e <_printf_float+0x1ea>
 800f528:	2301      	movs	r3, #1
 800f52a:	4652      	mov	r2, sl
 800f52c:	4631      	mov	r1, r6
 800f52e:	4628      	mov	r0, r5
 800f530:	47b8      	blx	r7
 800f532:	3001      	adds	r0, #1
 800f534:	f43f aef7 	beq.w	800f326 <_printf_float+0xc2>
 800f538:	f109 0901 	add.w	r9, r9, #1
 800f53c:	e7ee      	b.n	800f51c <_printf_float+0x2b8>
 800f53e:	bf00      	nop
 800f540:	7fefffff 	.word	0x7fefffff
 800f544:	08015194 	.word	0x08015194
 800f548:	08015198 	.word	0x08015198
 800f54c:	080151a0 	.word	0x080151a0
 800f550:	0801519c 	.word	0x0801519c
 800f554:	080154f9 	.word	0x080154f9
 800f558:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f55a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f55c:	429a      	cmp	r2, r3
 800f55e:	bfa8      	it	ge
 800f560:	461a      	movge	r2, r3
 800f562:	2a00      	cmp	r2, #0
 800f564:	4691      	mov	r9, r2
 800f566:	dc37      	bgt.n	800f5d8 <_printf_float+0x374>
 800f568:	f04f 0b00 	mov.w	fp, #0
 800f56c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f570:	f104 021a 	add.w	r2, r4, #26
 800f574:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f576:	9305      	str	r3, [sp, #20]
 800f578:	eba3 0309 	sub.w	r3, r3, r9
 800f57c:	455b      	cmp	r3, fp
 800f57e:	dc33      	bgt.n	800f5e8 <_printf_float+0x384>
 800f580:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f584:	429a      	cmp	r2, r3
 800f586:	db3b      	blt.n	800f600 <_printf_float+0x39c>
 800f588:	6823      	ldr	r3, [r4, #0]
 800f58a:	07da      	lsls	r2, r3, #31
 800f58c:	d438      	bmi.n	800f600 <_printf_float+0x39c>
 800f58e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f590:	9a05      	ldr	r2, [sp, #20]
 800f592:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f594:	1a9a      	subs	r2, r3, r2
 800f596:	eba3 0901 	sub.w	r9, r3, r1
 800f59a:	4591      	cmp	r9, r2
 800f59c:	bfa8      	it	ge
 800f59e:	4691      	movge	r9, r2
 800f5a0:	f1b9 0f00 	cmp.w	r9, #0
 800f5a4:	dc35      	bgt.n	800f612 <_printf_float+0x3ae>
 800f5a6:	f04f 0800 	mov.w	r8, #0
 800f5aa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f5ae:	f104 0a1a 	add.w	sl, r4, #26
 800f5b2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f5b6:	1a9b      	subs	r3, r3, r2
 800f5b8:	eba3 0309 	sub.w	r3, r3, r9
 800f5bc:	4543      	cmp	r3, r8
 800f5be:	f77f af79 	ble.w	800f4b4 <_printf_float+0x250>
 800f5c2:	2301      	movs	r3, #1
 800f5c4:	4652      	mov	r2, sl
 800f5c6:	4631      	mov	r1, r6
 800f5c8:	4628      	mov	r0, r5
 800f5ca:	47b8      	blx	r7
 800f5cc:	3001      	adds	r0, #1
 800f5ce:	f43f aeaa 	beq.w	800f326 <_printf_float+0xc2>
 800f5d2:	f108 0801 	add.w	r8, r8, #1
 800f5d6:	e7ec      	b.n	800f5b2 <_printf_float+0x34e>
 800f5d8:	4613      	mov	r3, r2
 800f5da:	4631      	mov	r1, r6
 800f5dc:	4642      	mov	r2, r8
 800f5de:	4628      	mov	r0, r5
 800f5e0:	47b8      	blx	r7
 800f5e2:	3001      	adds	r0, #1
 800f5e4:	d1c0      	bne.n	800f568 <_printf_float+0x304>
 800f5e6:	e69e      	b.n	800f326 <_printf_float+0xc2>
 800f5e8:	2301      	movs	r3, #1
 800f5ea:	4631      	mov	r1, r6
 800f5ec:	4628      	mov	r0, r5
 800f5ee:	9205      	str	r2, [sp, #20]
 800f5f0:	47b8      	blx	r7
 800f5f2:	3001      	adds	r0, #1
 800f5f4:	f43f ae97 	beq.w	800f326 <_printf_float+0xc2>
 800f5f8:	9a05      	ldr	r2, [sp, #20]
 800f5fa:	f10b 0b01 	add.w	fp, fp, #1
 800f5fe:	e7b9      	b.n	800f574 <_printf_float+0x310>
 800f600:	ee18 3a10 	vmov	r3, s16
 800f604:	4652      	mov	r2, sl
 800f606:	4631      	mov	r1, r6
 800f608:	4628      	mov	r0, r5
 800f60a:	47b8      	blx	r7
 800f60c:	3001      	adds	r0, #1
 800f60e:	d1be      	bne.n	800f58e <_printf_float+0x32a>
 800f610:	e689      	b.n	800f326 <_printf_float+0xc2>
 800f612:	9a05      	ldr	r2, [sp, #20]
 800f614:	464b      	mov	r3, r9
 800f616:	4442      	add	r2, r8
 800f618:	4631      	mov	r1, r6
 800f61a:	4628      	mov	r0, r5
 800f61c:	47b8      	blx	r7
 800f61e:	3001      	adds	r0, #1
 800f620:	d1c1      	bne.n	800f5a6 <_printf_float+0x342>
 800f622:	e680      	b.n	800f326 <_printf_float+0xc2>
 800f624:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f626:	2a01      	cmp	r2, #1
 800f628:	dc01      	bgt.n	800f62e <_printf_float+0x3ca>
 800f62a:	07db      	lsls	r3, r3, #31
 800f62c:	d538      	bpl.n	800f6a0 <_printf_float+0x43c>
 800f62e:	2301      	movs	r3, #1
 800f630:	4642      	mov	r2, r8
 800f632:	4631      	mov	r1, r6
 800f634:	4628      	mov	r0, r5
 800f636:	47b8      	blx	r7
 800f638:	3001      	adds	r0, #1
 800f63a:	f43f ae74 	beq.w	800f326 <_printf_float+0xc2>
 800f63e:	ee18 3a10 	vmov	r3, s16
 800f642:	4652      	mov	r2, sl
 800f644:	4631      	mov	r1, r6
 800f646:	4628      	mov	r0, r5
 800f648:	47b8      	blx	r7
 800f64a:	3001      	adds	r0, #1
 800f64c:	f43f ae6b 	beq.w	800f326 <_printf_float+0xc2>
 800f650:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f654:	2200      	movs	r2, #0
 800f656:	2300      	movs	r3, #0
 800f658:	f7f1 fa56 	bl	8000b08 <__aeabi_dcmpeq>
 800f65c:	b9d8      	cbnz	r0, 800f696 <_printf_float+0x432>
 800f65e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f660:	f108 0201 	add.w	r2, r8, #1
 800f664:	3b01      	subs	r3, #1
 800f666:	4631      	mov	r1, r6
 800f668:	4628      	mov	r0, r5
 800f66a:	47b8      	blx	r7
 800f66c:	3001      	adds	r0, #1
 800f66e:	d10e      	bne.n	800f68e <_printf_float+0x42a>
 800f670:	e659      	b.n	800f326 <_printf_float+0xc2>
 800f672:	2301      	movs	r3, #1
 800f674:	4652      	mov	r2, sl
 800f676:	4631      	mov	r1, r6
 800f678:	4628      	mov	r0, r5
 800f67a:	47b8      	blx	r7
 800f67c:	3001      	adds	r0, #1
 800f67e:	f43f ae52 	beq.w	800f326 <_printf_float+0xc2>
 800f682:	f108 0801 	add.w	r8, r8, #1
 800f686:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f688:	3b01      	subs	r3, #1
 800f68a:	4543      	cmp	r3, r8
 800f68c:	dcf1      	bgt.n	800f672 <_printf_float+0x40e>
 800f68e:	464b      	mov	r3, r9
 800f690:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f694:	e6dc      	b.n	800f450 <_printf_float+0x1ec>
 800f696:	f04f 0800 	mov.w	r8, #0
 800f69a:	f104 0a1a 	add.w	sl, r4, #26
 800f69e:	e7f2      	b.n	800f686 <_printf_float+0x422>
 800f6a0:	2301      	movs	r3, #1
 800f6a2:	4642      	mov	r2, r8
 800f6a4:	e7df      	b.n	800f666 <_printf_float+0x402>
 800f6a6:	2301      	movs	r3, #1
 800f6a8:	464a      	mov	r2, r9
 800f6aa:	4631      	mov	r1, r6
 800f6ac:	4628      	mov	r0, r5
 800f6ae:	47b8      	blx	r7
 800f6b0:	3001      	adds	r0, #1
 800f6b2:	f43f ae38 	beq.w	800f326 <_printf_float+0xc2>
 800f6b6:	f108 0801 	add.w	r8, r8, #1
 800f6ba:	68e3      	ldr	r3, [r4, #12]
 800f6bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f6be:	1a5b      	subs	r3, r3, r1
 800f6c0:	4543      	cmp	r3, r8
 800f6c2:	dcf0      	bgt.n	800f6a6 <_printf_float+0x442>
 800f6c4:	e6fa      	b.n	800f4bc <_printf_float+0x258>
 800f6c6:	f04f 0800 	mov.w	r8, #0
 800f6ca:	f104 0919 	add.w	r9, r4, #25
 800f6ce:	e7f4      	b.n	800f6ba <_printf_float+0x456>

0800f6d0 <_printf_common>:
 800f6d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f6d4:	4616      	mov	r6, r2
 800f6d6:	4699      	mov	r9, r3
 800f6d8:	688a      	ldr	r2, [r1, #8]
 800f6da:	690b      	ldr	r3, [r1, #16]
 800f6dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f6e0:	4293      	cmp	r3, r2
 800f6e2:	bfb8      	it	lt
 800f6e4:	4613      	movlt	r3, r2
 800f6e6:	6033      	str	r3, [r6, #0]
 800f6e8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f6ec:	4607      	mov	r7, r0
 800f6ee:	460c      	mov	r4, r1
 800f6f0:	b10a      	cbz	r2, 800f6f6 <_printf_common+0x26>
 800f6f2:	3301      	adds	r3, #1
 800f6f4:	6033      	str	r3, [r6, #0]
 800f6f6:	6823      	ldr	r3, [r4, #0]
 800f6f8:	0699      	lsls	r1, r3, #26
 800f6fa:	bf42      	ittt	mi
 800f6fc:	6833      	ldrmi	r3, [r6, #0]
 800f6fe:	3302      	addmi	r3, #2
 800f700:	6033      	strmi	r3, [r6, #0]
 800f702:	6825      	ldr	r5, [r4, #0]
 800f704:	f015 0506 	ands.w	r5, r5, #6
 800f708:	d106      	bne.n	800f718 <_printf_common+0x48>
 800f70a:	f104 0a19 	add.w	sl, r4, #25
 800f70e:	68e3      	ldr	r3, [r4, #12]
 800f710:	6832      	ldr	r2, [r6, #0]
 800f712:	1a9b      	subs	r3, r3, r2
 800f714:	42ab      	cmp	r3, r5
 800f716:	dc26      	bgt.n	800f766 <_printf_common+0x96>
 800f718:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f71c:	1e13      	subs	r3, r2, #0
 800f71e:	6822      	ldr	r2, [r4, #0]
 800f720:	bf18      	it	ne
 800f722:	2301      	movne	r3, #1
 800f724:	0692      	lsls	r2, r2, #26
 800f726:	d42b      	bmi.n	800f780 <_printf_common+0xb0>
 800f728:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f72c:	4649      	mov	r1, r9
 800f72e:	4638      	mov	r0, r7
 800f730:	47c0      	blx	r8
 800f732:	3001      	adds	r0, #1
 800f734:	d01e      	beq.n	800f774 <_printf_common+0xa4>
 800f736:	6823      	ldr	r3, [r4, #0]
 800f738:	68e5      	ldr	r5, [r4, #12]
 800f73a:	6832      	ldr	r2, [r6, #0]
 800f73c:	f003 0306 	and.w	r3, r3, #6
 800f740:	2b04      	cmp	r3, #4
 800f742:	bf08      	it	eq
 800f744:	1aad      	subeq	r5, r5, r2
 800f746:	68a3      	ldr	r3, [r4, #8]
 800f748:	6922      	ldr	r2, [r4, #16]
 800f74a:	bf0c      	ite	eq
 800f74c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f750:	2500      	movne	r5, #0
 800f752:	4293      	cmp	r3, r2
 800f754:	bfc4      	itt	gt
 800f756:	1a9b      	subgt	r3, r3, r2
 800f758:	18ed      	addgt	r5, r5, r3
 800f75a:	2600      	movs	r6, #0
 800f75c:	341a      	adds	r4, #26
 800f75e:	42b5      	cmp	r5, r6
 800f760:	d11a      	bne.n	800f798 <_printf_common+0xc8>
 800f762:	2000      	movs	r0, #0
 800f764:	e008      	b.n	800f778 <_printf_common+0xa8>
 800f766:	2301      	movs	r3, #1
 800f768:	4652      	mov	r2, sl
 800f76a:	4649      	mov	r1, r9
 800f76c:	4638      	mov	r0, r7
 800f76e:	47c0      	blx	r8
 800f770:	3001      	adds	r0, #1
 800f772:	d103      	bne.n	800f77c <_printf_common+0xac>
 800f774:	f04f 30ff 	mov.w	r0, #4294967295
 800f778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f77c:	3501      	adds	r5, #1
 800f77e:	e7c6      	b.n	800f70e <_printf_common+0x3e>
 800f780:	18e1      	adds	r1, r4, r3
 800f782:	1c5a      	adds	r2, r3, #1
 800f784:	2030      	movs	r0, #48	; 0x30
 800f786:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f78a:	4422      	add	r2, r4
 800f78c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f790:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f794:	3302      	adds	r3, #2
 800f796:	e7c7      	b.n	800f728 <_printf_common+0x58>
 800f798:	2301      	movs	r3, #1
 800f79a:	4622      	mov	r2, r4
 800f79c:	4649      	mov	r1, r9
 800f79e:	4638      	mov	r0, r7
 800f7a0:	47c0      	blx	r8
 800f7a2:	3001      	adds	r0, #1
 800f7a4:	d0e6      	beq.n	800f774 <_printf_common+0xa4>
 800f7a6:	3601      	adds	r6, #1
 800f7a8:	e7d9      	b.n	800f75e <_printf_common+0x8e>
	...

0800f7ac <_printf_i>:
 800f7ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f7b0:	7e0f      	ldrb	r7, [r1, #24]
 800f7b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f7b4:	2f78      	cmp	r7, #120	; 0x78
 800f7b6:	4691      	mov	r9, r2
 800f7b8:	4680      	mov	r8, r0
 800f7ba:	460c      	mov	r4, r1
 800f7bc:	469a      	mov	sl, r3
 800f7be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f7c2:	d807      	bhi.n	800f7d4 <_printf_i+0x28>
 800f7c4:	2f62      	cmp	r7, #98	; 0x62
 800f7c6:	d80a      	bhi.n	800f7de <_printf_i+0x32>
 800f7c8:	2f00      	cmp	r7, #0
 800f7ca:	f000 80d8 	beq.w	800f97e <_printf_i+0x1d2>
 800f7ce:	2f58      	cmp	r7, #88	; 0x58
 800f7d0:	f000 80a3 	beq.w	800f91a <_printf_i+0x16e>
 800f7d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f7d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f7dc:	e03a      	b.n	800f854 <_printf_i+0xa8>
 800f7de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f7e2:	2b15      	cmp	r3, #21
 800f7e4:	d8f6      	bhi.n	800f7d4 <_printf_i+0x28>
 800f7e6:	a101      	add	r1, pc, #4	; (adr r1, 800f7ec <_printf_i+0x40>)
 800f7e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f7ec:	0800f845 	.word	0x0800f845
 800f7f0:	0800f859 	.word	0x0800f859
 800f7f4:	0800f7d5 	.word	0x0800f7d5
 800f7f8:	0800f7d5 	.word	0x0800f7d5
 800f7fc:	0800f7d5 	.word	0x0800f7d5
 800f800:	0800f7d5 	.word	0x0800f7d5
 800f804:	0800f859 	.word	0x0800f859
 800f808:	0800f7d5 	.word	0x0800f7d5
 800f80c:	0800f7d5 	.word	0x0800f7d5
 800f810:	0800f7d5 	.word	0x0800f7d5
 800f814:	0800f7d5 	.word	0x0800f7d5
 800f818:	0800f965 	.word	0x0800f965
 800f81c:	0800f889 	.word	0x0800f889
 800f820:	0800f947 	.word	0x0800f947
 800f824:	0800f7d5 	.word	0x0800f7d5
 800f828:	0800f7d5 	.word	0x0800f7d5
 800f82c:	0800f987 	.word	0x0800f987
 800f830:	0800f7d5 	.word	0x0800f7d5
 800f834:	0800f889 	.word	0x0800f889
 800f838:	0800f7d5 	.word	0x0800f7d5
 800f83c:	0800f7d5 	.word	0x0800f7d5
 800f840:	0800f94f 	.word	0x0800f94f
 800f844:	682b      	ldr	r3, [r5, #0]
 800f846:	1d1a      	adds	r2, r3, #4
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	602a      	str	r2, [r5, #0]
 800f84c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f850:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f854:	2301      	movs	r3, #1
 800f856:	e0a3      	b.n	800f9a0 <_printf_i+0x1f4>
 800f858:	6820      	ldr	r0, [r4, #0]
 800f85a:	6829      	ldr	r1, [r5, #0]
 800f85c:	0606      	lsls	r6, r0, #24
 800f85e:	f101 0304 	add.w	r3, r1, #4
 800f862:	d50a      	bpl.n	800f87a <_printf_i+0xce>
 800f864:	680e      	ldr	r6, [r1, #0]
 800f866:	602b      	str	r3, [r5, #0]
 800f868:	2e00      	cmp	r6, #0
 800f86a:	da03      	bge.n	800f874 <_printf_i+0xc8>
 800f86c:	232d      	movs	r3, #45	; 0x2d
 800f86e:	4276      	negs	r6, r6
 800f870:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f874:	485e      	ldr	r0, [pc, #376]	; (800f9f0 <_printf_i+0x244>)
 800f876:	230a      	movs	r3, #10
 800f878:	e019      	b.n	800f8ae <_printf_i+0x102>
 800f87a:	680e      	ldr	r6, [r1, #0]
 800f87c:	602b      	str	r3, [r5, #0]
 800f87e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f882:	bf18      	it	ne
 800f884:	b236      	sxthne	r6, r6
 800f886:	e7ef      	b.n	800f868 <_printf_i+0xbc>
 800f888:	682b      	ldr	r3, [r5, #0]
 800f88a:	6820      	ldr	r0, [r4, #0]
 800f88c:	1d19      	adds	r1, r3, #4
 800f88e:	6029      	str	r1, [r5, #0]
 800f890:	0601      	lsls	r1, r0, #24
 800f892:	d501      	bpl.n	800f898 <_printf_i+0xec>
 800f894:	681e      	ldr	r6, [r3, #0]
 800f896:	e002      	b.n	800f89e <_printf_i+0xf2>
 800f898:	0646      	lsls	r6, r0, #25
 800f89a:	d5fb      	bpl.n	800f894 <_printf_i+0xe8>
 800f89c:	881e      	ldrh	r6, [r3, #0]
 800f89e:	4854      	ldr	r0, [pc, #336]	; (800f9f0 <_printf_i+0x244>)
 800f8a0:	2f6f      	cmp	r7, #111	; 0x6f
 800f8a2:	bf0c      	ite	eq
 800f8a4:	2308      	moveq	r3, #8
 800f8a6:	230a      	movne	r3, #10
 800f8a8:	2100      	movs	r1, #0
 800f8aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f8ae:	6865      	ldr	r5, [r4, #4]
 800f8b0:	60a5      	str	r5, [r4, #8]
 800f8b2:	2d00      	cmp	r5, #0
 800f8b4:	bfa2      	ittt	ge
 800f8b6:	6821      	ldrge	r1, [r4, #0]
 800f8b8:	f021 0104 	bicge.w	r1, r1, #4
 800f8bc:	6021      	strge	r1, [r4, #0]
 800f8be:	b90e      	cbnz	r6, 800f8c4 <_printf_i+0x118>
 800f8c0:	2d00      	cmp	r5, #0
 800f8c2:	d04d      	beq.n	800f960 <_printf_i+0x1b4>
 800f8c4:	4615      	mov	r5, r2
 800f8c6:	fbb6 f1f3 	udiv	r1, r6, r3
 800f8ca:	fb03 6711 	mls	r7, r3, r1, r6
 800f8ce:	5dc7      	ldrb	r7, [r0, r7]
 800f8d0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f8d4:	4637      	mov	r7, r6
 800f8d6:	42bb      	cmp	r3, r7
 800f8d8:	460e      	mov	r6, r1
 800f8da:	d9f4      	bls.n	800f8c6 <_printf_i+0x11a>
 800f8dc:	2b08      	cmp	r3, #8
 800f8de:	d10b      	bne.n	800f8f8 <_printf_i+0x14c>
 800f8e0:	6823      	ldr	r3, [r4, #0]
 800f8e2:	07de      	lsls	r6, r3, #31
 800f8e4:	d508      	bpl.n	800f8f8 <_printf_i+0x14c>
 800f8e6:	6923      	ldr	r3, [r4, #16]
 800f8e8:	6861      	ldr	r1, [r4, #4]
 800f8ea:	4299      	cmp	r1, r3
 800f8ec:	bfde      	ittt	le
 800f8ee:	2330      	movle	r3, #48	; 0x30
 800f8f0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f8f4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f8f8:	1b52      	subs	r2, r2, r5
 800f8fa:	6122      	str	r2, [r4, #16]
 800f8fc:	f8cd a000 	str.w	sl, [sp]
 800f900:	464b      	mov	r3, r9
 800f902:	aa03      	add	r2, sp, #12
 800f904:	4621      	mov	r1, r4
 800f906:	4640      	mov	r0, r8
 800f908:	f7ff fee2 	bl	800f6d0 <_printf_common>
 800f90c:	3001      	adds	r0, #1
 800f90e:	d14c      	bne.n	800f9aa <_printf_i+0x1fe>
 800f910:	f04f 30ff 	mov.w	r0, #4294967295
 800f914:	b004      	add	sp, #16
 800f916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f91a:	4835      	ldr	r0, [pc, #212]	; (800f9f0 <_printf_i+0x244>)
 800f91c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f920:	6829      	ldr	r1, [r5, #0]
 800f922:	6823      	ldr	r3, [r4, #0]
 800f924:	f851 6b04 	ldr.w	r6, [r1], #4
 800f928:	6029      	str	r1, [r5, #0]
 800f92a:	061d      	lsls	r5, r3, #24
 800f92c:	d514      	bpl.n	800f958 <_printf_i+0x1ac>
 800f92e:	07df      	lsls	r7, r3, #31
 800f930:	bf44      	itt	mi
 800f932:	f043 0320 	orrmi.w	r3, r3, #32
 800f936:	6023      	strmi	r3, [r4, #0]
 800f938:	b91e      	cbnz	r6, 800f942 <_printf_i+0x196>
 800f93a:	6823      	ldr	r3, [r4, #0]
 800f93c:	f023 0320 	bic.w	r3, r3, #32
 800f940:	6023      	str	r3, [r4, #0]
 800f942:	2310      	movs	r3, #16
 800f944:	e7b0      	b.n	800f8a8 <_printf_i+0xfc>
 800f946:	6823      	ldr	r3, [r4, #0]
 800f948:	f043 0320 	orr.w	r3, r3, #32
 800f94c:	6023      	str	r3, [r4, #0]
 800f94e:	2378      	movs	r3, #120	; 0x78
 800f950:	4828      	ldr	r0, [pc, #160]	; (800f9f4 <_printf_i+0x248>)
 800f952:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f956:	e7e3      	b.n	800f920 <_printf_i+0x174>
 800f958:	0659      	lsls	r1, r3, #25
 800f95a:	bf48      	it	mi
 800f95c:	b2b6      	uxthmi	r6, r6
 800f95e:	e7e6      	b.n	800f92e <_printf_i+0x182>
 800f960:	4615      	mov	r5, r2
 800f962:	e7bb      	b.n	800f8dc <_printf_i+0x130>
 800f964:	682b      	ldr	r3, [r5, #0]
 800f966:	6826      	ldr	r6, [r4, #0]
 800f968:	6961      	ldr	r1, [r4, #20]
 800f96a:	1d18      	adds	r0, r3, #4
 800f96c:	6028      	str	r0, [r5, #0]
 800f96e:	0635      	lsls	r5, r6, #24
 800f970:	681b      	ldr	r3, [r3, #0]
 800f972:	d501      	bpl.n	800f978 <_printf_i+0x1cc>
 800f974:	6019      	str	r1, [r3, #0]
 800f976:	e002      	b.n	800f97e <_printf_i+0x1d2>
 800f978:	0670      	lsls	r0, r6, #25
 800f97a:	d5fb      	bpl.n	800f974 <_printf_i+0x1c8>
 800f97c:	8019      	strh	r1, [r3, #0]
 800f97e:	2300      	movs	r3, #0
 800f980:	6123      	str	r3, [r4, #16]
 800f982:	4615      	mov	r5, r2
 800f984:	e7ba      	b.n	800f8fc <_printf_i+0x150>
 800f986:	682b      	ldr	r3, [r5, #0]
 800f988:	1d1a      	adds	r2, r3, #4
 800f98a:	602a      	str	r2, [r5, #0]
 800f98c:	681d      	ldr	r5, [r3, #0]
 800f98e:	6862      	ldr	r2, [r4, #4]
 800f990:	2100      	movs	r1, #0
 800f992:	4628      	mov	r0, r5
 800f994:	f7f0 fc44 	bl	8000220 <memchr>
 800f998:	b108      	cbz	r0, 800f99e <_printf_i+0x1f2>
 800f99a:	1b40      	subs	r0, r0, r5
 800f99c:	6060      	str	r0, [r4, #4]
 800f99e:	6863      	ldr	r3, [r4, #4]
 800f9a0:	6123      	str	r3, [r4, #16]
 800f9a2:	2300      	movs	r3, #0
 800f9a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f9a8:	e7a8      	b.n	800f8fc <_printf_i+0x150>
 800f9aa:	6923      	ldr	r3, [r4, #16]
 800f9ac:	462a      	mov	r2, r5
 800f9ae:	4649      	mov	r1, r9
 800f9b0:	4640      	mov	r0, r8
 800f9b2:	47d0      	blx	sl
 800f9b4:	3001      	adds	r0, #1
 800f9b6:	d0ab      	beq.n	800f910 <_printf_i+0x164>
 800f9b8:	6823      	ldr	r3, [r4, #0]
 800f9ba:	079b      	lsls	r3, r3, #30
 800f9bc:	d413      	bmi.n	800f9e6 <_printf_i+0x23a>
 800f9be:	68e0      	ldr	r0, [r4, #12]
 800f9c0:	9b03      	ldr	r3, [sp, #12]
 800f9c2:	4298      	cmp	r0, r3
 800f9c4:	bfb8      	it	lt
 800f9c6:	4618      	movlt	r0, r3
 800f9c8:	e7a4      	b.n	800f914 <_printf_i+0x168>
 800f9ca:	2301      	movs	r3, #1
 800f9cc:	4632      	mov	r2, r6
 800f9ce:	4649      	mov	r1, r9
 800f9d0:	4640      	mov	r0, r8
 800f9d2:	47d0      	blx	sl
 800f9d4:	3001      	adds	r0, #1
 800f9d6:	d09b      	beq.n	800f910 <_printf_i+0x164>
 800f9d8:	3501      	adds	r5, #1
 800f9da:	68e3      	ldr	r3, [r4, #12]
 800f9dc:	9903      	ldr	r1, [sp, #12]
 800f9de:	1a5b      	subs	r3, r3, r1
 800f9e0:	42ab      	cmp	r3, r5
 800f9e2:	dcf2      	bgt.n	800f9ca <_printf_i+0x21e>
 800f9e4:	e7eb      	b.n	800f9be <_printf_i+0x212>
 800f9e6:	2500      	movs	r5, #0
 800f9e8:	f104 0619 	add.w	r6, r4, #25
 800f9ec:	e7f5      	b.n	800f9da <_printf_i+0x22e>
 800f9ee:	bf00      	nop
 800f9f0:	080151a4 	.word	0x080151a4
 800f9f4:	080151b5 	.word	0x080151b5

0800f9f8 <_scanf_float>:
 800f9f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9fc:	b087      	sub	sp, #28
 800f9fe:	4617      	mov	r7, r2
 800fa00:	9303      	str	r3, [sp, #12]
 800fa02:	688b      	ldr	r3, [r1, #8]
 800fa04:	1e5a      	subs	r2, r3, #1
 800fa06:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800fa0a:	bf83      	ittte	hi
 800fa0c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800fa10:	195b      	addhi	r3, r3, r5
 800fa12:	9302      	strhi	r3, [sp, #8]
 800fa14:	2300      	movls	r3, #0
 800fa16:	bf86      	itte	hi
 800fa18:	f240 135d 	movwhi	r3, #349	; 0x15d
 800fa1c:	608b      	strhi	r3, [r1, #8]
 800fa1e:	9302      	strls	r3, [sp, #8]
 800fa20:	680b      	ldr	r3, [r1, #0]
 800fa22:	468b      	mov	fp, r1
 800fa24:	2500      	movs	r5, #0
 800fa26:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800fa2a:	f84b 3b1c 	str.w	r3, [fp], #28
 800fa2e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800fa32:	4680      	mov	r8, r0
 800fa34:	460c      	mov	r4, r1
 800fa36:	465e      	mov	r6, fp
 800fa38:	46aa      	mov	sl, r5
 800fa3a:	46a9      	mov	r9, r5
 800fa3c:	9501      	str	r5, [sp, #4]
 800fa3e:	68a2      	ldr	r2, [r4, #8]
 800fa40:	b152      	cbz	r2, 800fa58 <_scanf_float+0x60>
 800fa42:	683b      	ldr	r3, [r7, #0]
 800fa44:	781b      	ldrb	r3, [r3, #0]
 800fa46:	2b4e      	cmp	r3, #78	; 0x4e
 800fa48:	d864      	bhi.n	800fb14 <_scanf_float+0x11c>
 800fa4a:	2b40      	cmp	r3, #64	; 0x40
 800fa4c:	d83c      	bhi.n	800fac8 <_scanf_float+0xd0>
 800fa4e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800fa52:	b2c8      	uxtb	r0, r1
 800fa54:	280e      	cmp	r0, #14
 800fa56:	d93a      	bls.n	800face <_scanf_float+0xd6>
 800fa58:	f1b9 0f00 	cmp.w	r9, #0
 800fa5c:	d003      	beq.n	800fa66 <_scanf_float+0x6e>
 800fa5e:	6823      	ldr	r3, [r4, #0]
 800fa60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800fa64:	6023      	str	r3, [r4, #0]
 800fa66:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fa6a:	f1ba 0f01 	cmp.w	sl, #1
 800fa6e:	f200 8113 	bhi.w	800fc98 <_scanf_float+0x2a0>
 800fa72:	455e      	cmp	r6, fp
 800fa74:	f200 8105 	bhi.w	800fc82 <_scanf_float+0x28a>
 800fa78:	2501      	movs	r5, #1
 800fa7a:	4628      	mov	r0, r5
 800fa7c:	b007      	add	sp, #28
 800fa7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa82:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800fa86:	2a0d      	cmp	r2, #13
 800fa88:	d8e6      	bhi.n	800fa58 <_scanf_float+0x60>
 800fa8a:	a101      	add	r1, pc, #4	; (adr r1, 800fa90 <_scanf_float+0x98>)
 800fa8c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800fa90:	0800fbcf 	.word	0x0800fbcf
 800fa94:	0800fa59 	.word	0x0800fa59
 800fa98:	0800fa59 	.word	0x0800fa59
 800fa9c:	0800fa59 	.word	0x0800fa59
 800faa0:	0800fc2f 	.word	0x0800fc2f
 800faa4:	0800fc07 	.word	0x0800fc07
 800faa8:	0800fa59 	.word	0x0800fa59
 800faac:	0800fa59 	.word	0x0800fa59
 800fab0:	0800fbdd 	.word	0x0800fbdd
 800fab4:	0800fa59 	.word	0x0800fa59
 800fab8:	0800fa59 	.word	0x0800fa59
 800fabc:	0800fa59 	.word	0x0800fa59
 800fac0:	0800fa59 	.word	0x0800fa59
 800fac4:	0800fb95 	.word	0x0800fb95
 800fac8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800facc:	e7db      	b.n	800fa86 <_scanf_float+0x8e>
 800face:	290e      	cmp	r1, #14
 800fad0:	d8c2      	bhi.n	800fa58 <_scanf_float+0x60>
 800fad2:	a001      	add	r0, pc, #4	; (adr r0, 800fad8 <_scanf_float+0xe0>)
 800fad4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800fad8:	0800fb87 	.word	0x0800fb87
 800fadc:	0800fa59 	.word	0x0800fa59
 800fae0:	0800fb87 	.word	0x0800fb87
 800fae4:	0800fc1b 	.word	0x0800fc1b
 800fae8:	0800fa59 	.word	0x0800fa59
 800faec:	0800fb35 	.word	0x0800fb35
 800faf0:	0800fb71 	.word	0x0800fb71
 800faf4:	0800fb71 	.word	0x0800fb71
 800faf8:	0800fb71 	.word	0x0800fb71
 800fafc:	0800fb71 	.word	0x0800fb71
 800fb00:	0800fb71 	.word	0x0800fb71
 800fb04:	0800fb71 	.word	0x0800fb71
 800fb08:	0800fb71 	.word	0x0800fb71
 800fb0c:	0800fb71 	.word	0x0800fb71
 800fb10:	0800fb71 	.word	0x0800fb71
 800fb14:	2b6e      	cmp	r3, #110	; 0x6e
 800fb16:	d809      	bhi.n	800fb2c <_scanf_float+0x134>
 800fb18:	2b60      	cmp	r3, #96	; 0x60
 800fb1a:	d8b2      	bhi.n	800fa82 <_scanf_float+0x8a>
 800fb1c:	2b54      	cmp	r3, #84	; 0x54
 800fb1e:	d077      	beq.n	800fc10 <_scanf_float+0x218>
 800fb20:	2b59      	cmp	r3, #89	; 0x59
 800fb22:	d199      	bne.n	800fa58 <_scanf_float+0x60>
 800fb24:	2d07      	cmp	r5, #7
 800fb26:	d197      	bne.n	800fa58 <_scanf_float+0x60>
 800fb28:	2508      	movs	r5, #8
 800fb2a:	e029      	b.n	800fb80 <_scanf_float+0x188>
 800fb2c:	2b74      	cmp	r3, #116	; 0x74
 800fb2e:	d06f      	beq.n	800fc10 <_scanf_float+0x218>
 800fb30:	2b79      	cmp	r3, #121	; 0x79
 800fb32:	e7f6      	b.n	800fb22 <_scanf_float+0x12a>
 800fb34:	6821      	ldr	r1, [r4, #0]
 800fb36:	05c8      	lsls	r0, r1, #23
 800fb38:	d51a      	bpl.n	800fb70 <_scanf_float+0x178>
 800fb3a:	9b02      	ldr	r3, [sp, #8]
 800fb3c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800fb40:	6021      	str	r1, [r4, #0]
 800fb42:	f109 0901 	add.w	r9, r9, #1
 800fb46:	b11b      	cbz	r3, 800fb50 <_scanf_float+0x158>
 800fb48:	3b01      	subs	r3, #1
 800fb4a:	3201      	adds	r2, #1
 800fb4c:	9302      	str	r3, [sp, #8]
 800fb4e:	60a2      	str	r2, [r4, #8]
 800fb50:	68a3      	ldr	r3, [r4, #8]
 800fb52:	3b01      	subs	r3, #1
 800fb54:	60a3      	str	r3, [r4, #8]
 800fb56:	6923      	ldr	r3, [r4, #16]
 800fb58:	3301      	adds	r3, #1
 800fb5a:	6123      	str	r3, [r4, #16]
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	3b01      	subs	r3, #1
 800fb60:	2b00      	cmp	r3, #0
 800fb62:	607b      	str	r3, [r7, #4]
 800fb64:	f340 8084 	ble.w	800fc70 <_scanf_float+0x278>
 800fb68:	683b      	ldr	r3, [r7, #0]
 800fb6a:	3301      	adds	r3, #1
 800fb6c:	603b      	str	r3, [r7, #0]
 800fb6e:	e766      	b.n	800fa3e <_scanf_float+0x46>
 800fb70:	eb1a 0f05 	cmn.w	sl, r5
 800fb74:	f47f af70 	bne.w	800fa58 <_scanf_float+0x60>
 800fb78:	6822      	ldr	r2, [r4, #0]
 800fb7a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800fb7e:	6022      	str	r2, [r4, #0]
 800fb80:	f806 3b01 	strb.w	r3, [r6], #1
 800fb84:	e7e4      	b.n	800fb50 <_scanf_float+0x158>
 800fb86:	6822      	ldr	r2, [r4, #0]
 800fb88:	0610      	lsls	r0, r2, #24
 800fb8a:	f57f af65 	bpl.w	800fa58 <_scanf_float+0x60>
 800fb8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800fb92:	e7f4      	b.n	800fb7e <_scanf_float+0x186>
 800fb94:	f1ba 0f00 	cmp.w	sl, #0
 800fb98:	d10e      	bne.n	800fbb8 <_scanf_float+0x1c0>
 800fb9a:	f1b9 0f00 	cmp.w	r9, #0
 800fb9e:	d10e      	bne.n	800fbbe <_scanf_float+0x1c6>
 800fba0:	6822      	ldr	r2, [r4, #0]
 800fba2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800fba6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800fbaa:	d108      	bne.n	800fbbe <_scanf_float+0x1c6>
 800fbac:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800fbb0:	6022      	str	r2, [r4, #0]
 800fbb2:	f04f 0a01 	mov.w	sl, #1
 800fbb6:	e7e3      	b.n	800fb80 <_scanf_float+0x188>
 800fbb8:	f1ba 0f02 	cmp.w	sl, #2
 800fbbc:	d055      	beq.n	800fc6a <_scanf_float+0x272>
 800fbbe:	2d01      	cmp	r5, #1
 800fbc0:	d002      	beq.n	800fbc8 <_scanf_float+0x1d0>
 800fbc2:	2d04      	cmp	r5, #4
 800fbc4:	f47f af48 	bne.w	800fa58 <_scanf_float+0x60>
 800fbc8:	3501      	adds	r5, #1
 800fbca:	b2ed      	uxtb	r5, r5
 800fbcc:	e7d8      	b.n	800fb80 <_scanf_float+0x188>
 800fbce:	f1ba 0f01 	cmp.w	sl, #1
 800fbd2:	f47f af41 	bne.w	800fa58 <_scanf_float+0x60>
 800fbd6:	f04f 0a02 	mov.w	sl, #2
 800fbda:	e7d1      	b.n	800fb80 <_scanf_float+0x188>
 800fbdc:	b97d      	cbnz	r5, 800fbfe <_scanf_float+0x206>
 800fbde:	f1b9 0f00 	cmp.w	r9, #0
 800fbe2:	f47f af3c 	bne.w	800fa5e <_scanf_float+0x66>
 800fbe6:	6822      	ldr	r2, [r4, #0]
 800fbe8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800fbec:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800fbf0:	f47f af39 	bne.w	800fa66 <_scanf_float+0x6e>
 800fbf4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800fbf8:	6022      	str	r2, [r4, #0]
 800fbfa:	2501      	movs	r5, #1
 800fbfc:	e7c0      	b.n	800fb80 <_scanf_float+0x188>
 800fbfe:	2d03      	cmp	r5, #3
 800fc00:	d0e2      	beq.n	800fbc8 <_scanf_float+0x1d0>
 800fc02:	2d05      	cmp	r5, #5
 800fc04:	e7de      	b.n	800fbc4 <_scanf_float+0x1cc>
 800fc06:	2d02      	cmp	r5, #2
 800fc08:	f47f af26 	bne.w	800fa58 <_scanf_float+0x60>
 800fc0c:	2503      	movs	r5, #3
 800fc0e:	e7b7      	b.n	800fb80 <_scanf_float+0x188>
 800fc10:	2d06      	cmp	r5, #6
 800fc12:	f47f af21 	bne.w	800fa58 <_scanf_float+0x60>
 800fc16:	2507      	movs	r5, #7
 800fc18:	e7b2      	b.n	800fb80 <_scanf_float+0x188>
 800fc1a:	6822      	ldr	r2, [r4, #0]
 800fc1c:	0591      	lsls	r1, r2, #22
 800fc1e:	f57f af1b 	bpl.w	800fa58 <_scanf_float+0x60>
 800fc22:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800fc26:	6022      	str	r2, [r4, #0]
 800fc28:	f8cd 9004 	str.w	r9, [sp, #4]
 800fc2c:	e7a8      	b.n	800fb80 <_scanf_float+0x188>
 800fc2e:	6822      	ldr	r2, [r4, #0]
 800fc30:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800fc34:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800fc38:	d006      	beq.n	800fc48 <_scanf_float+0x250>
 800fc3a:	0550      	lsls	r0, r2, #21
 800fc3c:	f57f af0c 	bpl.w	800fa58 <_scanf_float+0x60>
 800fc40:	f1b9 0f00 	cmp.w	r9, #0
 800fc44:	f43f af0f 	beq.w	800fa66 <_scanf_float+0x6e>
 800fc48:	0591      	lsls	r1, r2, #22
 800fc4a:	bf58      	it	pl
 800fc4c:	9901      	ldrpl	r1, [sp, #4]
 800fc4e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800fc52:	bf58      	it	pl
 800fc54:	eba9 0101 	subpl.w	r1, r9, r1
 800fc58:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800fc5c:	bf58      	it	pl
 800fc5e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800fc62:	6022      	str	r2, [r4, #0]
 800fc64:	f04f 0900 	mov.w	r9, #0
 800fc68:	e78a      	b.n	800fb80 <_scanf_float+0x188>
 800fc6a:	f04f 0a03 	mov.w	sl, #3
 800fc6e:	e787      	b.n	800fb80 <_scanf_float+0x188>
 800fc70:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800fc74:	4639      	mov	r1, r7
 800fc76:	4640      	mov	r0, r8
 800fc78:	4798      	blx	r3
 800fc7a:	2800      	cmp	r0, #0
 800fc7c:	f43f aedf 	beq.w	800fa3e <_scanf_float+0x46>
 800fc80:	e6ea      	b.n	800fa58 <_scanf_float+0x60>
 800fc82:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fc86:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fc8a:	463a      	mov	r2, r7
 800fc8c:	4640      	mov	r0, r8
 800fc8e:	4798      	blx	r3
 800fc90:	6923      	ldr	r3, [r4, #16]
 800fc92:	3b01      	subs	r3, #1
 800fc94:	6123      	str	r3, [r4, #16]
 800fc96:	e6ec      	b.n	800fa72 <_scanf_float+0x7a>
 800fc98:	1e6b      	subs	r3, r5, #1
 800fc9a:	2b06      	cmp	r3, #6
 800fc9c:	d825      	bhi.n	800fcea <_scanf_float+0x2f2>
 800fc9e:	2d02      	cmp	r5, #2
 800fca0:	d836      	bhi.n	800fd10 <_scanf_float+0x318>
 800fca2:	455e      	cmp	r6, fp
 800fca4:	f67f aee8 	bls.w	800fa78 <_scanf_float+0x80>
 800fca8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fcac:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fcb0:	463a      	mov	r2, r7
 800fcb2:	4640      	mov	r0, r8
 800fcb4:	4798      	blx	r3
 800fcb6:	6923      	ldr	r3, [r4, #16]
 800fcb8:	3b01      	subs	r3, #1
 800fcba:	6123      	str	r3, [r4, #16]
 800fcbc:	e7f1      	b.n	800fca2 <_scanf_float+0x2aa>
 800fcbe:	9802      	ldr	r0, [sp, #8]
 800fcc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fcc4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800fcc8:	9002      	str	r0, [sp, #8]
 800fcca:	463a      	mov	r2, r7
 800fccc:	4640      	mov	r0, r8
 800fcce:	4798      	blx	r3
 800fcd0:	6923      	ldr	r3, [r4, #16]
 800fcd2:	3b01      	subs	r3, #1
 800fcd4:	6123      	str	r3, [r4, #16]
 800fcd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fcda:	fa5f fa8a 	uxtb.w	sl, sl
 800fcde:	f1ba 0f02 	cmp.w	sl, #2
 800fce2:	d1ec      	bne.n	800fcbe <_scanf_float+0x2c6>
 800fce4:	3d03      	subs	r5, #3
 800fce6:	b2ed      	uxtb	r5, r5
 800fce8:	1b76      	subs	r6, r6, r5
 800fcea:	6823      	ldr	r3, [r4, #0]
 800fcec:	05da      	lsls	r2, r3, #23
 800fcee:	d52f      	bpl.n	800fd50 <_scanf_float+0x358>
 800fcf0:	055b      	lsls	r3, r3, #21
 800fcf2:	d510      	bpl.n	800fd16 <_scanf_float+0x31e>
 800fcf4:	455e      	cmp	r6, fp
 800fcf6:	f67f aebf 	bls.w	800fa78 <_scanf_float+0x80>
 800fcfa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fcfe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800fd02:	463a      	mov	r2, r7
 800fd04:	4640      	mov	r0, r8
 800fd06:	4798      	blx	r3
 800fd08:	6923      	ldr	r3, [r4, #16]
 800fd0a:	3b01      	subs	r3, #1
 800fd0c:	6123      	str	r3, [r4, #16]
 800fd0e:	e7f1      	b.n	800fcf4 <_scanf_float+0x2fc>
 800fd10:	46aa      	mov	sl, r5
 800fd12:	9602      	str	r6, [sp, #8]
 800fd14:	e7df      	b.n	800fcd6 <_scanf_float+0x2de>
 800fd16:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800fd1a:	6923      	ldr	r3, [r4, #16]
 800fd1c:	2965      	cmp	r1, #101	; 0x65
 800fd1e:	f103 33ff 	add.w	r3, r3, #4294967295
 800fd22:	f106 35ff 	add.w	r5, r6, #4294967295
 800fd26:	6123      	str	r3, [r4, #16]
 800fd28:	d00c      	beq.n	800fd44 <_scanf_float+0x34c>
 800fd2a:	2945      	cmp	r1, #69	; 0x45
 800fd2c:	d00a      	beq.n	800fd44 <_scanf_float+0x34c>
 800fd2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fd32:	463a      	mov	r2, r7
 800fd34:	4640      	mov	r0, r8
 800fd36:	4798      	blx	r3
 800fd38:	6923      	ldr	r3, [r4, #16]
 800fd3a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800fd3e:	3b01      	subs	r3, #1
 800fd40:	1eb5      	subs	r5, r6, #2
 800fd42:	6123      	str	r3, [r4, #16]
 800fd44:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800fd48:	463a      	mov	r2, r7
 800fd4a:	4640      	mov	r0, r8
 800fd4c:	4798      	blx	r3
 800fd4e:	462e      	mov	r6, r5
 800fd50:	6825      	ldr	r5, [r4, #0]
 800fd52:	f015 0510 	ands.w	r5, r5, #16
 800fd56:	d159      	bne.n	800fe0c <_scanf_float+0x414>
 800fd58:	7035      	strb	r5, [r6, #0]
 800fd5a:	6823      	ldr	r3, [r4, #0]
 800fd5c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800fd60:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fd64:	d11b      	bne.n	800fd9e <_scanf_float+0x3a6>
 800fd66:	9b01      	ldr	r3, [sp, #4]
 800fd68:	454b      	cmp	r3, r9
 800fd6a:	eba3 0209 	sub.w	r2, r3, r9
 800fd6e:	d123      	bne.n	800fdb8 <_scanf_float+0x3c0>
 800fd70:	2200      	movs	r2, #0
 800fd72:	4659      	mov	r1, fp
 800fd74:	4640      	mov	r0, r8
 800fd76:	f000 ffe1 	bl	8010d3c <_strtod_r>
 800fd7a:	6822      	ldr	r2, [r4, #0]
 800fd7c:	9b03      	ldr	r3, [sp, #12]
 800fd7e:	f012 0f02 	tst.w	r2, #2
 800fd82:	ec57 6b10 	vmov	r6, r7, d0
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	d021      	beq.n	800fdce <_scanf_float+0x3d6>
 800fd8a:	9903      	ldr	r1, [sp, #12]
 800fd8c:	1d1a      	adds	r2, r3, #4
 800fd8e:	600a      	str	r2, [r1, #0]
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	e9c3 6700 	strd	r6, r7, [r3]
 800fd96:	68e3      	ldr	r3, [r4, #12]
 800fd98:	3301      	adds	r3, #1
 800fd9a:	60e3      	str	r3, [r4, #12]
 800fd9c:	e66d      	b.n	800fa7a <_scanf_float+0x82>
 800fd9e:	9b04      	ldr	r3, [sp, #16]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	d0e5      	beq.n	800fd70 <_scanf_float+0x378>
 800fda4:	9905      	ldr	r1, [sp, #20]
 800fda6:	230a      	movs	r3, #10
 800fda8:	462a      	mov	r2, r5
 800fdaa:	3101      	adds	r1, #1
 800fdac:	4640      	mov	r0, r8
 800fdae:	f001 f84d 	bl	8010e4c <_strtol_r>
 800fdb2:	9b04      	ldr	r3, [sp, #16]
 800fdb4:	9e05      	ldr	r6, [sp, #20]
 800fdb6:	1ac2      	subs	r2, r0, r3
 800fdb8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800fdbc:	429e      	cmp	r6, r3
 800fdbe:	bf28      	it	cs
 800fdc0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800fdc4:	4912      	ldr	r1, [pc, #72]	; (800fe10 <_scanf_float+0x418>)
 800fdc6:	4630      	mov	r0, r6
 800fdc8:	f000 f8ee 	bl	800ffa8 <siprintf>
 800fdcc:	e7d0      	b.n	800fd70 <_scanf_float+0x378>
 800fdce:	9903      	ldr	r1, [sp, #12]
 800fdd0:	f012 0f04 	tst.w	r2, #4
 800fdd4:	f103 0204 	add.w	r2, r3, #4
 800fdd8:	600a      	str	r2, [r1, #0]
 800fdda:	d1d9      	bne.n	800fd90 <_scanf_float+0x398>
 800fddc:	f8d3 8000 	ldr.w	r8, [r3]
 800fde0:	ee10 2a10 	vmov	r2, s0
 800fde4:	ee10 0a10 	vmov	r0, s0
 800fde8:	463b      	mov	r3, r7
 800fdea:	4639      	mov	r1, r7
 800fdec:	f7f0 febe 	bl	8000b6c <__aeabi_dcmpun>
 800fdf0:	b128      	cbz	r0, 800fdfe <_scanf_float+0x406>
 800fdf2:	4808      	ldr	r0, [pc, #32]	; (800fe14 <_scanf_float+0x41c>)
 800fdf4:	f000 f89e 	bl	800ff34 <nanf>
 800fdf8:	ed88 0a00 	vstr	s0, [r8]
 800fdfc:	e7cb      	b.n	800fd96 <_scanf_float+0x39e>
 800fdfe:	4630      	mov	r0, r6
 800fe00:	4639      	mov	r1, r7
 800fe02:	f7f0 ff11 	bl	8000c28 <__aeabi_d2f>
 800fe06:	f8c8 0000 	str.w	r0, [r8]
 800fe0a:	e7c4      	b.n	800fd96 <_scanf_float+0x39e>
 800fe0c:	2500      	movs	r5, #0
 800fe0e:	e634      	b.n	800fa7a <_scanf_float+0x82>
 800fe10:	080151c6 	.word	0x080151c6
 800fe14:	0801554b 	.word	0x0801554b

0800fe18 <iprintf>:
 800fe18:	b40f      	push	{r0, r1, r2, r3}
 800fe1a:	4b0a      	ldr	r3, [pc, #40]	; (800fe44 <iprintf+0x2c>)
 800fe1c:	b513      	push	{r0, r1, r4, lr}
 800fe1e:	681c      	ldr	r4, [r3, #0]
 800fe20:	b124      	cbz	r4, 800fe2c <iprintf+0x14>
 800fe22:	69a3      	ldr	r3, [r4, #24]
 800fe24:	b913      	cbnz	r3, 800fe2c <iprintf+0x14>
 800fe26:	4620      	mov	r0, r4
 800fe28:	f002 f88a 	bl	8011f40 <__sinit>
 800fe2c:	ab05      	add	r3, sp, #20
 800fe2e:	9a04      	ldr	r2, [sp, #16]
 800fe30:	68a1      	ldr	r1, [r4, #8]
 800fe32:	9301      	str	r3, [sp, #4]
 800fe34:	4620      	mov	r0, r4
 800fe36:	f003 fe39 	bl	8013aac <_vfiprintf_r>
 800fe3a:	b002      	add	sp, #8
 800fe3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fe40:	b004      	add	sp, #16
 800fe42:	4770      	bx	lr
 800fe44:	20000110 	.word	0x20000110

0800fe48 <_puts_r>:
 800fe48:	b570      	push	{r4, r5, r6, lr}
 800fe4a:	460e      	mov	r6, r1
 800fe4c:	4605      	mov	r5, r0
 800fe4e:	b118      	cbz	r0, 800fe58 <_puts_r+0x10>
 800fe50:	6983      	ldr	r3, [r0, #24]
 800fe52:	b90b      	cbnz	r3, 800fe58 <_puts_r+0x10>
 800fe54:	f002 f874 	bl	8011f40 <__sinit>
 800fe58:	69ab      	ldr	r3, [r5, #24]
 800fe5a:	68ac      	ldr	r4, [r5, #8]
 800fe5c:	b913      	cbnz	r3, 800fe64 <_puts_r+0x1c>
 800fe5e:	4628      	mov	r0, r5
 800fe60:	f002 f86e 	bl	8011f40 <__sinit>
 800fe64:	4b2c      	ldr	r3, [pc, #176]	; (800ff18 <_puts_r+0xd0>)
 800fe66:	429c      	cmp	r4, r3
 800fe68:	d120      	bne.n	800feac <_puts_r+0x64>
 800fe6a:	686c      	ldr	r4, [r5, #4]
 800fe6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fe6e:	07db      	lsls	r3, r3, #31
 800fe70:	d405      	bmi.n	800fe7e <_puts_r+0x36>
 800fe72:	89a3      	ldrh	r3, [r4, #12]
 800fe74:	0598      	lsls	r0, r3, #22
 800fe76:	d402      	bmi.n	800fe7e <_puts_r+0x36>
 800fe78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fe7a:	f002 fc72 	bl	8012762 <__retarget_lock_acquire_recursive>
 800fe7e:	89a3      	ldrh	r3, [r4, #12]
 800fe80:	0719      	lsls	r1, r3, #28
 800fe82:	d51d      	bpl.n	800fec0 <_puts_r+0x78>
 800fe84:	6923      	ldr	r3, [r4, #16]
 800fe86:	b1db      	cbz	r3, 800fec0 <_puts_r+0x78>
 800fe88:	3e01      	subs	r6, #1
 800fe8a:	68a3      	ldr	r3, [r4, #8]
 800fe8c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fe90:	3b01      	subs	r3, #1
 800fe92:	60a3      	str	r3, [r4, #8]
 800fe94:	bb39      	cbnz	r1, 800fee6 <_puts_r+0x9e>
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	da38      	bge.n	800ff0c <_puts_r+0xc4>
 800fe9a:	4622      	mov	r2, r4
 800fe9c:	210a      	movs	r1, #10
 800fe9e:	4628      	mov	r0, r5
 800fea0:	f000 ffd6 	bl	8010e50 <__swbuf_r>
 800fea4:	3001      	adds	r0, #1
 800fea6:	d011      	beq.n	800fecc <_puts_r+0x84>
 800fea8:	250a      	movs	r5, #10
 800feaa:	e011      	b.n	800fed0 <_puts_r+0x88>
 800feac:	4b1b      	ldr	r3, [pc, #108]	; (800ff1c <_puts_r+0xd4>)
 800feae:	429c      	cmp	r4, r3
 800feb0:	d101      	bne.n	800feb6 <_puts_r+0x6e>
 800feb2:	68ac      	ldr	r4, [r5, #8]
 800feb4:	e7da      	b.n	800fe6c <_puts_r+0x24>
 800feb6:	4b1a      	ldr	r3, [pc, #104]	; (800ff20 <_puts_r+0xd8>)
 800feb8:	429c      	cmp	r4, r3
 800feba:	bf08      	it	eq
 800febc:	68ec      	ldreq	r4, [r5, #12]
 800febe:	e7d5      	b.n	800fe6c <_puts_r+0x24>
 800fec0:	4621      	mov	r1, r4
 800fec2:	4628      	mov	r0, r5
 800fec4:	f001 f828 	bl	8010f18 <__swsetup_r>
 800fec8:	2800      	cmp	r0, #0
 800feca:	d0dd      	beq.n	800fe88 <_puts_r+0x40>
 800fecc:	f04f 35ff 	mov.w	r5, #4294967295
 800fed0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fed2:	07da      	lsls	r2, r3, #31
 800fed4:	d405      	bmi.n	800fee2 <_puts_r+0x9a>
 800fed6:	89a3      	ldrh	r3, [r4, #12]
 800fed8:	059b      	lsls	r3, r3, #22
 800feda:	d402      	bmi.n	800fee2 <_puts_r+0x9a>
 800fedc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fede:	f002 fc41 	bl	8012764 <__retarget_lock_release_recursive>
 800fee2:	4628      	mov	r0, r5
 800fee4:	bd70      	pop	{r4, r5, r6, pc}
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	da04      	bge.n	800fef4 <_puts_r+0xac>
 800feea:	69a2      	ldr	r2, [r4, #24]
 800feec:	429a      	cmp	r2, r3
 800feee:	dc06      	bgt.n	800fefe <_puts_r+0xb6>
 800fef0:	290a      	cmp	r1, #10
 800fef2:	d004      	beq.n	800fefe <_puts_r+0xb6>
 800fef4:	6823      	ldr	r3, [r4, #0]
 800fef6:	1c5a      	adds	r2, r3, #1
 800fef8:	6022      	str	r2, [r4, #0]
 800fefa:	7019      	strb	r1, [r3, #0]
 800fefc:	e7c5      	b.n	800fe8a <_puts_r+0x42>
 800fefe:	4622      	mov	r2, r4
 800ff00:	4628      	mov	r0, r5
 800ff02:	f000 ffa5 	bl	8010e50 <__swbuf_r>
 800ff06:	3001      	adds	r0, #1
 800ff08:	d1bf      	bne.n	800fe8a <_puts_r+0x42>
 800ff0a:	e7df      	b.n	800fecc <_puts_r+0x84>
 800ff0c:	6823      	ldr	r3, [r4, #0]
 800ff0e:	250a      	movs	r5, #10
 800ff10:	1c5a      	adds	r2, r3, #1
 800ff12:	6022      	str	r2, [r4, #0]
 800ff14:	701d      	strb	r5, [r3, #0]
 800ff16:	e7db      	b.n	800fed0 <_puts_r+0x88>
 800ff18:	080152d0 	.word	0x080152d0
 800ff1c:	080152f0 	.word	0x080152f0
 800ff20:	080152b0 	.word	0x080152b0

0800ff24 <puts>:
 800ff24:	4b02      	ldr	r3, [pc, #8]	; (800ff30 <puts+0xc>)
 800ff26:	4601      	mov	r1, r0
 800ff28:	6818      	ldr	r0, [r3, #0]
 800ff2a:	f7ff bf8d 	b.w	800fe48 <_puts_r>
 800ff2e:	bf00      	nop
 800ff30:	20000110 	.word	0x20000110

0800ff34 <nanf>:
 800ff34:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ff3c <nanf+0x8>
 800ff38:	4770      	bx	lr
 800ff3a:	bf00      	nop
 800ff3c:	7fc00000 	.word	0x7fc00000

0800ff40 <sniprintf>:
 800ff40:	b40c      	push	{r2, r3}
 800ff42:	b530      	push	{r4, r5, lr}
 800ff44:	4b17      	ldr	r3, [pc, #92]	; (800ffa4 <sniprintf+0x64>)
 800ff46:	1e0c      	subs	r4, r1, #0
 800ff48:	681d      	ldr	r5, [r3, #0]
 800ff4a:	b09d      	sub	sp, #116	; 0x74
 800ff4c:	da08      	bge.n	800ff60 <sniprintf+0x20>
 800ff4e:	238b      	movs	r3, #139	; 0x8b
 800ff50:	602b      	str	r3, [r5, #0]
 800ff52:	f04f 30ff 	mov.w	r0, #4294967295
 800ff56:	b01d      	add	sp, #116	; 0x74
 800ff58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ff5c:	b002      	add	sp, #8
 800ff5e:	4770      	bx	lr
 800ff60:	f44f 7302 	mov.w	r3, #520	; 0x208
 800ff64:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ff68:	bf14      	ite	ne
 800ff6a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ff6e:	4623      	moveq	r3, r4
 800ff70:	9304      	str	r3, [sp, #16]
 800ff72:	9307      	str	r3, [sp, #28]
 800ff74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ff78:	9002      	str	r0, [sp, #8]
 800ff7a:	9006      	str	r0, [sp, #24]
 800ff7c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ff80:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800ff82:	ab21      	add	r3, sp, #132	; 0x84
 800ff84:	a902      	add	r1, sp, #8
 800ff86:	4628      	mov	r0, r5
 800ff88:	9301      	str	r3, [sp, #4]
 800ff8a:	f003 fa93 	bl	80134b4 <_svfiprintf_r>
 800ff8e:	1c43      	adds	r3, r0, #1
 800ff90:	bfbc      	itt	lt
 800ff92:	238b      	movlt	r3, #139	; 0x8b
 800ff94:	602b      	strlt	r3, [r5, #0]
 800ff96:	2c00      	cmp	r4, #0
 800ff98:	d0dd      	beq.n	800ff56 <sniprintf+0x16>
 800ff9a:	9b02      	ldr	r3, [sp, #8]
 800ff9c:	2200      	movs	r2, #0
 800ff9e:	701a      	strb	r2, [r3, #0]
 800ffa0:	e7d9      	b.n	800ff56 <sniprintf+0x16>
 800ffa2:	bf00      	nop
 800ffa4:	20000110 	.word	0x20000110

0800ffa8 <siprintf>:
 800ffa8:	b40e      	push	{r1, r2, r3}
 800ffaa:	b500      	push	{lr}
 800ffac:	b09c      	sub	sp, #112	; 0x70
 800ffae:	ab1d      	add	r3, sp, #116	; 0x74
 800ffb0:	9002      	str	r0, [sp, #8]
 800ffb2:	9006      	str	r0, [sp, #24]
 800ffb4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ffb8:	4809      	ldr	r0, [pc, #36]	; (800ffe0 <siprintf+0x38>)
 800ffba:	9107      	str	r1, [sp, #28]
 800ffbc:	9104      	str	r1, [sp, #16]
 800ffbe:	4909      	ldr	r1, [pc, #36]	; (800ffe4 <siprintf+0x3c>)
 800ffc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800ffc4:	9105      	str	r1, [sp, #20]
 800ffc6:	6800      	ldr	r0, [r0, #0]
 800ffc8:	9301      	str	r3, [sp, #4]
 800ffca:	a902      	add	r1, sp, #8
 800ffcc:	f003 fa72 	bl	80134b4 <_svfiprintf_r>
 800ffd0:	9b02      	ldr	r3, [sp, #8]
 800ffd2:	2200      	movs	r2, #0
 800ffd4:	701a      	strb	r2, [r3, #0]
 800ffd6:	b01c      	add	sp, #112	; 0x70
 800ffd8:	f85d eb04 	ldr.w	lr, [sp], #4
 800ffdc:	b003      	add	sp, #12
 800ffde:	4770      	bx	lr
 800ffe0:	20000110 	.word	0x20000110
 800ffe4:	ffff0208 	.word	0xffff0208

0800ffe8 <siscanf>:
 800ffe8:	b40e      	push	{r1, r2, r3}
 800ffea:	b510      	push	{r4, lr}
 800ffec:	b09f      	sub	sp, #124	; 0x7c
 800ffee:	ac21      	add	r4, sp, #132	; 0x84
 800fff0:	f44f 7101 	mov.w	r1, #516	; 0x204
 800fff4:	f854 2b04 	ldr.w	r2, [r4], #4
 800fff8:	9201      	str	r2, [sp, #4]
 800fffa:	f8ad 101c 	strh.w	r1, [sp, #28]
 800fffe:	9004      	str	r0, [sp, #16]
 8010000:	9008      	str	r0, [sp, #32]
 8010002:	f7f0 f8ff 	bl	8000204 <strlen>
 8010006:	4b0c      	ldr	r3, [pc, #48]	; (8010038 <siscanf+0x50>)
 8010008:	9005      	str	r0, [sp, #20]
 801000a:	9009      	str	r0, [sp, #36]	; 0x24
 801000c:	930d      	str	r3, [sp, #52]	; 0x34
 801000e:	480b      	ldr	r0, [pc, #44]	; (801003c <siscanf+0x54>)
 8010010:	9a01      	ldr	r2, [sp, #4]
 8010012:	6800      	ldr	r0, [r0, #0]
 8010014:	9403      	str	r4, [sp, #12]
 8010016:	2300      	movs	r3, #0
 8010018:	9311      	str	r3, [sp, #68]	; 0x44
 801001a:	9316      	str	r3, [sp, #88]	; 0x58
 801001c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010020:	f8ad 301e 	strh.w	r3, [sp, #30]
 8010024:	a904      	add	r1, sp, #16
 8010026:	4623      	mov	r3, r4
 8010028:	f003 fb9e 	bl	8013768 <__ssvfiscanf_r>
 801002c:	b01f      	add	sp, #124	; 0x7c
 801002e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010032:	b003      	add	sp, #12
 8010034:	4770      	bx	lr
 8010036:	bf00      	nop
 8010038:	08010063 	.word	0x08010063
 801003c:	20000110 	.word	0x20000110

08010040 <__sread>:
 8010040:	b510      	push	{r4, lr}
 8010042:	460c      	mov	r4, r1
 8010044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010048:	f003 ffb2 	bl	8013fb0 <_read_r>
 801004c:	2800      	cmp	r0, #0
 801004e:	bfab      	itete	ge
 8010050:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8010052:	89a3      	ldrhlt	r3, [r4, #12]
 8010054:	181b      	addge	r3, r3, r0
 8010056:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801005a:	bfac      	ite	ge
 801005c:	6563      	strge	r3, [r4, #84]	; 0x54
 801005e:	81a3      	strhlt	r3, [r4, #12]
 8010060:	bd10      	pop	{r4, pc}

08010062 <__seofread>:
 8010062:	2000      	movs	r0, #0
 8010064:	4770      	bx	lr

08010066 <__swrite>:
 8010066:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801006a:	461f      	mov	r7, r3
 801006c:	898b      	ldrh	r3, [r1, #12]
 801006e:	05db      	lsls	r3, r3, #23
 8010070:	4605      	mov	r5, r0
 8010072:	460c      	mov	r4, r1
 8010074:	4616      	mov	r6, r2
 8010076:	d505      	bpl.n	8010084 <__swrite+0x1e>
 8010078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801007c:	2302      	movs	r3, #2
 801007e:	2200      	movs	r2, #0
 8010080:	f002 fb72 	bl	8012768 <_lseek_r>
 8010084:	89a3      	ldrh	r3, [r4, #12]
 8010086:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801008a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801008e:	81a3      	strh	r3, [r4, #12]
 8010090:	4632      	mov	r2, r6
 8010092:	463b      	mov	r3, r7
 8010094:	4628      	mov	r0, r5
 8010096:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801009a:	f000 bf2b 	b.w	8010ef4 <_write_r>

0801009e <__sseek>:
 801009e:	b510      	push	{r4, lr}
 80100a0:	460c      	mov	r4, r1
 80100a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80100a6:	f002 fb5f 	bl	8012768 <_lseek_r>
 80100aa:	1c43      	adds	r3, r0, #1
 80100ac:	89a3      	ldrh	r3, [r4, #12]
 80100ae:	bf15      	itete	ne
 80100b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80100b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80100b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80100ba:	81a3      	strheq	r3, [r4, #12]
 80100bc:	bf18      	it	ne
 80100be:	81a3      	strhne	r3, [r4, #12]
 80100c0:	bd10      	pop	{r4, pc}

080100c2 <__sclose>:
 80100c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80100c6:	f000 bf95 	b.w	8010ff4 <_close_r>

080100ca <strstr>:
 80100ca:	780a      	ldrb	r2, [r1, #0]
 80100cc:	b570      	push	{r4, r5, r6, lr}
 80100ce:	b96a      	cbnz	r2, 80100ec <strstr+0x22>
 80100d0:	bd70      	pop	{r4, r5, r6, pc}
 80100d2:	429a      	cmp	r2, r3
 80100d4:	d109      	bne.n	80100ea <strstr+0x20>
 80100d6:	460c      	mov	r4, r1
 80100d8:	4605      	mov	r5, r0
 80100da:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d0f6      	beq.n	80100d0 <strstr+0x6>
 80100e2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80100e6:	429e      	cmp	r6, r3
 80100e8:	d0f7      	beq.n	80100da <strstr+0x10>
 80100ea:	3001      	adds	r0, #1
 80100ec:	7803      	ldrb	r3, [r0, #0]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d1ef      	bne.n	80100d2 <strstr+0x8>
 80100f2:	4618      	mov	r0, r3
 80100f4:	e7ec      	b.n	80100d0 <strstr+0x6>

080100f6 <sulp>:
 80100f6:	b570      	push	{r4, r5, r6, lr}
 80100f8:	4604      	mov	r4, r0
 80100fa:	460d      	mov	r5, r1
 80100fc:	ec45 4b10 	vmov	d0, r4, r5
 8010100:	4616      	mov	r6, r2
 8010102:	f002 ff35 	bl	8012f70 <__ulp>
 8010106:	ec51 0b10 	vmov	r0, r1, d0
 801010a:	b17e      	cbz	r6, 801012c <sulp+0x36>
 801010c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010110:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8010114:	2b00      	cmp	r3, #0
 8010116:	dd09      	ble.n	801012c <sulp+0x36>
 8010118:	051b      	lsls	r3, r3, #20
 801011a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801011e:	2400      	movs	r4, #0
 8010120:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8010124:	4622      	mov	r2, r4
 8010126:	462b      	mov	r3, r5
 8010128:	f7f0 fa86 	bl	8000638 <__aeabi_dmul>
 801012c:	bd70      	pop	{r4, r5, r6, pc}
	...

08010130 <_strtod_l>:
 8010130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010134:	ed2d 8b02 	vpush	{d8}
 8010138:	b09d      	sub	sp, #116	; 0x74
 801013a:	461f      	mov	r7, r3
 801013c:	2300      	movs	r3, #0
 801013e:	9318      	str	r3, [sp, #96]	; 0x60
 8010140:	4ba2      	ldr	r3, [pc, #648]	; (80103cc <_strtod_l+0x29c>)
 8010142:	9213      	str	r2, [sp, #76]	; 0x4c
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	9305      	str	r3, [sp, #20]
 8010148:	4604      	mov	r4, r0
 801014a:	4618      	mov	r0, r3
 801014c:	4688      	mov	r8, r1
 801014e:	f7f0 f859 	bl	8000204 <strlen>
 8010152:	f04f 0a00 	mov.w	sl, #0
 8010156:	4605      	mov	r5, r0
 8010158:	f04f 0b00 	mov.w	fp, #0
 801015c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8010160:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010162:	781a      	ldrb	r2, [r3, #0]
 8010164:	2a2b      	cmp	r2, #43	; 0x2b
 8010166:	d04e      	beq.n	8010206 <_strtod_l+0xd6>
 8010168:	d83b      	bhi.n	80101e2 <_strtod_l+0xb2>
 801016a:	2a0d      	cmp	r2, #13
 801016c:	d834      	bhi.n	80101d8 <_strtod_l+0xa8>
 801016e:	2a08      	cmp	r2, #8
 8010170:	d834      	bhi.n	80101dc <_strtod_l+0xac>
 8010172:	2a00      	cmp	r2, #0
 8010174:	d03e      	beq.n	80101f4 <_strtod_l+0xc4>
 8010176:	2300      	movs	r3, #0
 8010178:	930a      	str	r3, [sp, #40]	; 0x28
 801017a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801017c:	7833      	ldrb	r3, [r6, #0]
 801017e:	2b30      	cmp	r3, #48	; 0x30
 8010180:	f040 80b0 	bne.w	80102e4 <_strtod_l+0x1b4>
 8010184:	7873      	ldrb	r3, [r6, #1]
 8010186:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801018a:	2b58      	cmp	r3, #88	; 0x58
 801018c:	d168      	bne.n	8010260 <_strtod_l+0x130>
 801018e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010190:	9301      	str	r3, [sp, #4]
 8010192:	ab18      	add	r3, sp, #96	; 0x60
 8010194:	9702      	str	r7, [sp, #8]
 8010196:	9300      	str	r3, [sp, #0]
 8010198:	4a8d      	ldr	r2, [pc, #564]	; (80103d0 <_strtod_l+0x2a0>)
 801019a:	ab19      	add	r3, sp, #100	; 0x64
 801019c:	a917      	add	r1, sp, #92	; 0x5c
 801019e:	4620      	mov	r0, r4
 80101a0:	f001 ffd2 	bl	8012148 <__gethex>
 80101a4:	f010 0707 	ands.w	r7, r0, #7
 80101a8:	4605      	mov	r5, r0
 80101aa:	d005      	beq.n	80101b8 <_strtod_l+0x88>
 80101ac:	2f06      	cmp	r7, #6
 80101ae:	d12c      	bne.n	801020a <_strtod_l+0xda>
 80101b0:	3601      	adds	r6, #1
 80101b2:	2300      	movs	r3, #0
 80101b4:	9617      	str	r6, [sp, #92]	; 0x5c
 80101b6:	930a      	str	r3, [sp, #40]	; 0x28
 80101b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	f040 8590 	bne.w	8010ce0 <_strtod_l+0xbb0>
 80101c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101c2:	b1eb      	cbz	r3, 8010200 <_strtod_l+0xd0>
 80101c4:	4652      	mov	r2, sl
 80101c6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80101ca:	ec43 2b10 	vmov	d0, r2, r3
 80101ce:	b01d      	add	sp, #116	; 0x74
 80101d0:	ecbd 8b02 	vpop	{d8}
 80101d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101d8:	2a20      	cmp	r2, #32
 80101da:	d1cc      	bne.n	8010176 <_strtod_l+0x46>
 80101dc:	3301      	adds	r3, #1
 80101de:	9317      	str	r3, [sp, #92]	; 0x5c
 80101e0:	e7be      	b.n	8010160 <_strtod_l+0x30>
 80101e2:	2a2d      	cmp	r2, #45	; 0x2d
 80101e4:	d1c7      	bne.n	8010176 <_strtod_l+0x46>
 80101e6:	2201      	movs	r2, #1
 80101e8:	920a      	str	r2, [sp, #40]	; 0x28
 80101ea:	1c5a      	adds	r2, r3, #1
 80101ec:	9217      	str	r2, [sp, #92]	; 0x5c
 80101ee:	785b      	ldrb	r3, [r3, #1]
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d1c2      	bne.n	801017a <_strtod_l+0x4a>
 80101f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80101f6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	f040 856e 	bne.w	8010cdc <_strtod_l+0xbac>
 8010200:	4652      	mov	r2, sl
 8010202:	465b      	mov	r3, fp
 8010204:	e7e1      	b.n	80101ca <_strtod_l+0x9a>
 8010206:	2200      	movs	r2, #0
 8010208:	e7ee      	b.n	80101e8 <_strtod_l+0xb8>
 801020a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801020c:	b13a      	cbz	r2, 801021e <_strtod_l+0xee>
 801020e:	2135      	movs	r1, #53	; 0x35
 8010210:	a81a      	add	r0, sp, #104	; 0x68
 8010212:	f002 ffb8 	bl	8013186 <__copybits>
 8010216:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010218:	4620      	mov	r0, r4
 801021a:	f002 fb77 	bl	801290c <_Bfree>
 801021e:	3f01      	subs	r7, #1
 8010220:	2f04      	cmp	r7, #4
 8010222:	d806      	bhi.n	8010232 <_strtod_l+0x102>
 8010224:	e8df f007 	tbb	[pc, r7]
 8010228:	1714030a 	.word	0x1714030a
 801022c:	0a          	.byte	0x0a
 801022d:	00          	.byte	0x00
 801022e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8010232:	0728      	lsls	r0, r5, #28
 8010234:	d5c0      	bpl.n	80101b8 <_strtod_l+0x88>
 8010236:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801023a:	e7bd      	b.n	80101b8 <_strtod_l+0x88>
 801023c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8010240:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010242:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010246:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801024a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801024e:	e7f0      	b.n	8010232 <_strtod_l+0x102>
 8010250:	f8df b180 	ldr.w	fp, [pc, #384]	; 80103d4 <_strtod_l+0x2a4>
 8010254:	e7ed      	b.n	8010232 <_strtod_l+0x102>
 8010256:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801025a:	f04f 3aff 	mov.w	sl, #4294967295
 801025e:	e7e8      	b.n	8010232 <_strtod_l+0x102>
 8010260:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010262:	1c5a      	adds	r2, r3, #1
 8010264:	9217      	str	r2, [sp, #92]	; 0x5c
 8010266:	785b      	ldrb	r3, [r3, #1]
 8010268:	2b30      	cmp	r3, #48	; 0x30
 801026a:	d0f9      	beq.n	8010260 <_strtod_l+0x130>
 801026c:	2b00      	cmp	r3, #0
 801026e:	d0a3      	beq.n	80101b8 <_strtod_l+0x88>
 8010270:	2301      	movs	r3, #1
 8010272:	f04f 0900 	mov.w	r9, #0
 8010276:	9304      	str	r3, [sp, #16]
 8010278:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801027a:	9308      	str	r3, [sp, #32]
 801027c:	f8cd 901c 	str.w	r9, [sp, #28]
 8010280:	464f      	mov	r7, r9
 8010282:	220a      	movs	r2, #10
 8010284:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8010286:	7806      	ldrb	r6, [r0, #0]
 8010288:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801028c:	b2d9      	uxtb	r1, r3
 801028e:	2909      	cmp	r1, #9
 8010290:	d92a      	bls.n	80102e8 <_strtod_l+0x1b8>
 8010292:	9905      	ldr	r1, [sp, #20]
 8010294:	462a      	mov	r2, r5
 8010296:	f003 feef 	bl	8014078 <strncmp>
 801029a:	b398      	cbz	r0, 8010304 <_strtod_l+0x1d4>
 801029c:	2000      	movs	r0, #0
 801029e:	4632      	mov	r2, r6
 80102a0:	463d      	mov	r5, r7
 80102a2:	9005      	str	r0, [sp, #20]
 80102a4:	4603      	mov	r3, r0
 80102a6:	2a65      	cmp	r2, #101	; 0x65
 80102a8:	d001      	beq.n	80102ae <_strtod_l+0x17e>
 80102aa:	2a45      	cmp	r2, #69	; 0x45
 80102ac:	d118      	bne.n	80102e0 <_strtod_l+0x1b0>
 80102ae:	b91d      	cbnz	r5, 80102b8 <_strtod_l+0x188>
 80102b0:	9a04      	ldr	r2, [sp, #16]
 80102b2:	4302      	orrs	r2, r0
 80102b4:	d09e      	beq.n	80101f4 <_strtod_l+0xc4>
 80102b6:	2500      	movs	r5, #0
 80102b8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80102bc:	f108 0201 	add.w	r2, r8, #1
 80102c0:	9217      	str	r2, [sp, #92]	; 0x5c
 80102c2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80102c6:	2a2b      	cmp	r2, #43	; 0x2b
 80102c8:	d075      	beq.n	80103b6 <_strtod_l+0x286>
 80102ca:	2a2d      	cmp	r2, #45	; 0x2d
 80102cc:	d07b      	beq.n	80103c6 <_strtod_l+0x296>
 80102ce:	f04f 0c00 	mov.w	ip, #0
 80102d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80102d6:	2909      	cmp	r1, #9
 80102d8:	f240 8082 	bls.w	80103e0 <_strtod_l+0x2b0>
 80102dc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80102e0:	2600      	movs	r6, #0
 80102e2:	e09d      	b.n	8010420 <_strtod_l+0x2f0>
 80102e4:	2300      	movs	r3, #0
 80102e6:	e7c4      	b.n	8010272 <_strtod_l+0x142>
 80102e8:	2f08      	cmp	r7, #8
 80102ea:	bfd8      	it	le
 80102ec:	9907      	ldrle	r1, [sp, #28]
 80102ee:	f100 0001 	add.w	r0, r0, #1
 80102f2:	bfda      	itte	le
 80102f4:	fb02 3301 	mlale	r3, r2, r1, r3
 80102f8:	9307      	strle	r3, [sp, #28]
 80102fa:	fb02 3909 	mlagt	r9, r2, r9, r3
 80102fe:	3701      	adds	r7, #1
 8010300:	9017      	str	r0, [sp, #92]	; 0x5c
 8010302:	e7bf      	b.n	8010284 <_strtod_l+0x154>
 8010304:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010306:	195a      	adds	r2, r3, r5
 8010308:	9217      	str	r2, [sp, #92]	; 0x5c
 801030a:	5d5a      	ldrb	r2, [r3, r5]
 801030c:	2f00      	cmp	r7, #0
 801030e:	d037      	beq.n	8010380 <_strtod_l+0x250>
 8010310:	9005      	str	r0, [sp, #20]
 8010312:	463d      	mov	r5, r7
 8010314:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8010318:	2b09      	cmp	r3, #9
 801031a:	d912      	bls.n	8010342 <_strtod_l+0x212>
 801031c:	2301      	movs	r3, #1
 801031e:	e7c2      	b.n	80102a6 <_strtod_l+0x176>
 8010320:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010322:	1c5a      	adds	r2, r3, #1
 8010324:	9217      	str	r2, [sp, #92]	; 0x5c
 8010326:	785a      	ldrb	r2, [r3, #1]
 8010328:	3001      	adds	r0, #1
 801032a:	2a30      	cmp	r2, #48	; 0x30
 801032c:	d0f8      	beq.n	8010320 <_strtod_l+0x1f0>
 801032e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8010332:	2b08      	cmp	r3, #8
 8010334:	f200 84d9 	bhi.w	8010cea <_strtod_l+0xbba>
 8010338:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801033a:	9005      	str	r0, [sp, #20]
 801033c:	2000      	movs	r0, #0
 801033e:	9308      	str	r3, [sp, #32]
 8010340:	4605      	mov	r5, r0
 8010342:	3a30      	subs	r2, #48	; 0x30
 8010344:	f100 0301 	add.w	r3, r0, #1
 8010348:	d014      	beq.n	8010374 <_strtod_l+0x244>
 801034a:	9905      	ldr	r1, [sp, #20]
 801034c:	4419      	add	r1, r3
 801034e:	9105      	str	r1, [sp, #20]
 8010350:	462b      	mov	r3, r5
 8010352:	eb00 0e05 	add.w	lr, r0, r5
 8010356:	210a      	movs	r1, #10
 8010358:	4573      	cmp	r3, lr
 801035a:	d113      	bne.n	8010384 <_strtod_l+0x254>
 801035c:	182b      	adds	r3, r5, r0
 801035e:	2b08      	cmp	r3, #8
 8010360:	f105 0501 	add.w	r5, r5, #1
 8010364:	4405      	add	r5, r0
 8010366:	dc1c      	bgt.n	80103a2 <_strtod_l+0x272>
 8010368:	9907      	ldr	r1, [sp, #28]
 801036a:	230a      	movs	r3, #10
 801036c:	fb03 2301 	mla	r3, r3, r1, r2
 8010370:	9307      	str	r3, [sp, #28]
 8010372:	2300      	movs	r3, #0
 8010374:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010376:	1c51      	adds	r1, r2, #1
 8010378:	9117      	str	r1, [sp, #92]	; 0x5c
 801037a:	7852      	ldrb	r2, [r2, #1]
 801037c:	4618      	mov	r0, r3
 801037e:	e7c9      	b.n	8010314 <_strtod_l+0x1e4>
 8010380:	4638      	mov	r0, r7
 8010382:	e7d2      	b.n	801032a <_strtod_l+0x1fa>
 8010384:	2b08      	cmp	r3, #8
 8010386:	dc04      	bgt.n	8010392 <_strtod_l+0x262>
 8010388:	9e07      	ldr	r6, [sp, #28]
 801038a:	434e      	muls	r6, r1
 801038c:	9607      	str	r6, [sp, #28]
 801038e:	3301      	adds	r3, #1
 8010390:	e7e2      	b.n	8010358 <_strtod_l+0x228>
 8010392:	f103 0c01 	add.w	ip, r3, #1
 8010396:	f1bc 0f10 	cmp.w	ip, #16
 801039a:	bfd8      	it	le
 801039c:	fb01 f909 	mulle.w	r9, r1, r9
 80103a0:	e7f5      	b.n	801038e <_strtod_l+0x25e>
 80103a2:	2d10      	cmp	r5, #16
 80103a4:	bfdc      	itt	le
 80103a6:	230a      	movle	r3, #10
 80103a8:	fb03 2909 	mlale	r9, r3, r9, r2
 80103ac:	e7e1      	b.n	8010372 <_strtod_l+0x242>
 80103ae:	2300      	movs	r3, #0
 80103b0:	9305      	str	r3, [sp, #20]
 80103b2:	2301      	movs	r3, #1
 80103b4:	e77c      	b.n	80102b0 <_strtod_l+0x180>
 80103b6:	f04f 0c00 	mov.w	ip, #0
 80103ba:	f108 0202 	add.w	r2, r8, #2
 80103be:	9217      	str	r2, [sp, #92]	; 0x5c
 80103c0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80103c4:	e785      	b.n	80102d2 <_strtod_l+0x1a2>
 80103c6:	f04f 0c01 	mov.w	ip, #1
 80103ca:	e7f6      	b.n	80103ba <_strtod_l+0x28a>
 80103cc:	08015378 	.word	0x08015378
 80103d0:	080151cc 	.word	0x080151cc
 80103d4:	7ff00000 	.word	0x7ff00000
 80103d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80103da:	1c51      	adds	r1, r2, #1
 80103dc:	9117      	str	r1, [sp, #92]	; 0x5c
 80103de:	7852      	ldrb	r2, [r2, #1]
 80103e0:	2a30      	cmp	r2, #48	; 0x30
 80103e2:	d0f9      	beq.n	80103d8 <_strtod_l+0x2a8>
 80103e4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80103e8:	2908      	cmp	r1, #8
 80103ea:	f63f af79 	bhi.w	80102e0 <_strtod_l+0x1b0>
 80103ee:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80103f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80103f4:	9206      	str	r2, [sp, #24]
 80103f6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80103f8:	1c51      	adds	r1, r2, #1
 80103fa:	9117      	str	r1, [sp, #92]	; 0x5c
 80103fc:	7852      	ldrb	r2, [r2, #1]
 80103fe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8010402:	2e09      	cmp	r6, #9
 8010404:	d937      	bls.n	8010476 <_strtod_l+0x346>
 8010406:	9e06      	ldr	r6, [sp, #24]
 8010408:	1b89      	subs	r1, r1, r6
 801040a:	2908      	cmp	r1, #8
 801040c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8010410:	dc02      	bgt.n	8010418 <_strtod_l+0x2e8>
 8010412:	4576      	cmp	r6, lr
 8010414:	bfa8      	it	ge
 8010416:	4676      	movge	r6, lr
 8010418:	f1bc 0f00 	cmp.w	ip, #0
 801041c:	d000      	beq.n	8010420 <_strtod_l+0x2f0>
 801041e:	4276      	negs	r6, r6
 8010420:	2d00      	cmp	r5, #0
 8010422:	d14d      	bne.n	80104c0 <_strtod_l+0x390>
 8010424:	9904      	ldr	r1, [sp, #16]
 8010426:	4301      	orrs	r1, r0
 8010428:	f47f aec6 	bne.w	80101b8 <_strtod_l+0x88>
 801042c:	2b00      	cmp	r3, #0
 801042e:	f47f aee1 	bne.w	80101f4 <_strtod_l+0xc4>
 8010432:	2a69      	cmp	r2, #105	; 0x69
 8010434:	d027      	beq.n	8010486 <_strtod_l+0x356>
 8010436:	dc24      	bgt.n	8010482 <_strtod_l+0x352>
 8010438:	2a49      	cmp	r2, #73	; 0x49
 801043a:	d024      	beq.n	8010486 <_strtod_l+0x356>
 801043c:	2a4e      	cmp	r2, #78	; 0x4e
 801043e:	f47f aed9 	bne.w	80101f4 <_strtod_l+0xc4>
 8010442:	499f      	ldr	r1, [pc, #636]	; (80106c0 <_strtod_l+0x590>)
 8010444:	a817      	add	r0, sp, #92	; 0x5c
 8010446:	f002 f8d7 	bl	80125f8 <__match>
 801044a:	2800      	cmp	r0, #0
 801044c:	f43f aed2 	beq.w	80101f4 <_strtod_l+0xc4>
 8010450:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010452:	781b      	ldrb	r3, [r3, #0]
 8010454:	2b28      	cmp	r3, #40	; 0x28
 8010456:	d12d      	bne.n	80104b4 <_strtod_l+0x384>
 8010458:	499a      	ldr	r1, [pc, #616]	; (80106c4 <_strtod_l+0x594>)
 801045a:	aa1a      	add	r2, sp, #104	; 0x68
 801045c:	a817      	add	r0, sp, #92	; 0x5c
 801045e:	f002 f8df 	bl	8012620 <__hexnan>
 8010462:	2805      	cmp	r0, #5
 8010464:	d126      	bne.n	80104b4 <_strtod_l+0x384>
 8010466:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010468:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 801046c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8010470:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8010474:	e6a0      	b.n	80101b8 <_strtod_l+0x88>
 8010476:	210a      	movs	r1, #10
 8010478:	fb01 2e0e 	mla	lr, r1, lr, r2
 801047c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8010480:	e7b9      	b.n	80103f6 <_strtod_l+0x2c6>
 8010482:	2a6e      	cmp	r2, #110	; 0x6e
 8010484:	e7db      	b.n	801043e <_strtod_l+0x30e>
 8010486:	4990      	ldr	r1, [pc, #576]	; (80106c8 <_strtod_l+0x598>)
 8010488:	a817      	add	r0, sp, #92	; 0x5c
 801048a:	f002 f8b5 	bl	80125f8 <__match>
 801048e:	2800      	cmp	r0, #0
 8010490:	f43f aeb0 	beq.w	80101f4 <_strtod_l+0xc4>
 8010494:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010496:	498d      	ldr	r1, [pc, #564]	; (80106cc <_strtod_l+0x59c>)
 8010498:	3b01      	subs	r3, #1
 801049a:	a817      	add	r0, sp, #92	; 0x5c
 801049c:	9317      	str	r3, [sp, #92]	; 0x5c
 801049e:	f002 f8ab 	bl	80125f8 <__match>
 80104a2:	b910      	cbnz	r0, 80104aa <_strtod_l+0x37a>
 80104a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80104a6:	3301      	adds	r3, #1
 80104a8:	9317      	str	r3, [sp, #92]	; 0x5c
 80104aa:	f8df b230 	ldr.w	fp, [pc, #560]	; 80106dc <_strtod_l+0x5ac>
 80104ae:	f04f 0a00 	mov.w	sl, #0
 80104b2:	e681      	b.n	80101b8 <_strtod_l+0x88>
 80104b4:	4886      	ldr	r0, [pc, #536]	; (80106d0 <_strtod_l+0x5a0>)
 80104b6:	f003 fd8f 	bl	8013fd8 <nan>
 80104ba:	ec5b ab10 	vmov	sl, fp, d0
 80104be:	e67b      	b.n	80101b8 <_strtod_l+0x88>
 80104c0:	9b05      	ldr	r3, [sp, #20]
 80104c2:	9807      	ldr	r0, [sp, #28]
 80104c4:	1af3      	subs	r3, r6, r3
 80104c6:	2f00      	cmp	r7, #0
 80104c8:	bf08      	it	eq
 80104ca:	462f      	moveq	r7, r5
 80104cc:	2d10      	cmp	r5, #16
 80104ce:	9306      	str	r3, [sp, #24]
 80104d0:	46a8      	mov	r8, r5
 80104d2:	bfa8      	it	ge
 80104d4:	f04f 0810 	movge.w	r8, #16
 80104d8:	f7f0 f834 	bl	8000544 <__aeabi_ui2d>
 80104dc:	2d09      	cmp	r5, #9
 80104de:	4682      	mov	sl, r0
 80104e0:	468b      	mov	fp, r1
 80104e2:	dd13      	ble.n	801050c <_strtod_l+0x3dc>
 80104e4:	4b7b      	ldr	r3, [pc, #492]	; (80106d4 <_strtod_l+0x5a4>)
 80104e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80104ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80104ee:	f7f0 f8a3 	bl	8000638 <__aeabi_dmul>
 80104f2:	4682      	mov	sl, r0
 80104f4:	4648      	mov	r0, r9
 80104f6:	468b      	mov	fp, r1
 80104f8:	f7f0 f824 	bl	8000544 <__aeabi_ui2d>
 80104fc:	4602      	mov	r2, r0
 80104fe:	460b      	mov	r3, r1
 8010500:	4650      	mov	r0, sl
 8010502:	4659      	mov	r1, fp
 8010504:	f7ef fee2 	bl	80002cc <__adddf3>
 8010508:	4682      	mov	sl, r0
 801050a:	468b      	mov	fp, r1
 801050c:	2d0f      	cmp	r5, #15
 801050e:	dc38      	bgt.n	8010582 <_strtod_l+0x452>
 8010510:	9b06      	ldr	r3, [sp, #24]
 8010512:	2b00      	cmp	r3, #0
 8010514:	f43f ae50 	beq.w	80101b8 <_strtod_l+0x88>
 8010518:	dd24      	ble.n	8010564 <_strtod_l+0x434>
 801051a:	2b16      	cmp	r3, #22
 801051c:	dc0b      	bgt.n	8010536 <_strtod_l+0x406>
 801051e:	496d      	ldr	r1, [pc, #436]	; (80106d4 <_strtod_l+0x5a4>)
 8010520:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010524:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010528:	4652      	mov	r2, sl
 801052a:	465b      	mov	r3, fp
 801052c:	f7f0 f884 	bl	8000638 <__aeabi_dmul>
 8010530:	4682      	mov	sl, r0
 8010532:	468b      	mov	fp, r1
 8010534:	e640      	b.n	80101b8 <_strtod_l+0x88>
 8010536:	9a06      	ldr	r2, [sp, #24]
 8010538:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801053c:	4293      	cmp	r3, r2
 801053e:	db20      	blt.n	8010582 <_strtod_l+0x452>
 8010540:	4c64      	ldr	r4, [pc, #400]	; (80106d4 <_strtod_l+0x5a4>)
 8010542:	f1c5 050f 	rsb	r5, r5, #15
 8010546:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801054a:	4652      	mov	r2, sl
 801054c:	465b      	mov	r3, fp
 801054e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010552:	f7f0 f871 	bl	8000638 <__aeabi_dmul>
 8010556:	9b06      	ldr	r3, [sp, #24]
 8010558:	1b5d      	subs	r5, r3, r5
 801055a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801055e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010562:	e7e3      	b.n	801052c <_strtod_l+0x3fc>
 8010564:	9b06      	ldr	r3, [sp, #24]
 8010566:	3316      	adds	r3, #22
 8010568:	db0b      	blt.n	8010582 <_strtod_l+0x452>
 801056a:	9b05      	ldr	r3, [sp, #20]
 801056c:	1b9e      	subs	r6, r3, r6
 801056e:	4b59      	ldr	r3, [pc, #356]	; (80106d4 <_strtod_l+0x5a4>)
 8010570:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8010574:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010578:	4650      	mov	r0, sl
 801057a:	4659      	mov	r1, fp
 801057c:	f7f0 f986 	bl	800088c <__aeabi_ddiv>
 8010580:	e7d6      	b.n	8010530 <_strtod_l+0x400>
 8010582:	9b06      	ldr	r3, [sp, #24]
 8010584:	eba5 0808 	sub.w	r8, r5, r8
 8010588:	4498      	add	r8, r3
 801058a:	f1b8 0f00 	cmp.w	r8, #0
 801058e:	dd74      	ble.n	801067a <_strtod_l+0x54a>
 8010590:	f018 030f 	ands.w	r3, r8, #15
 8010594:	d00a      	beq.n	80105ac <_strtod_l+0x47c>
 8010596:	494f      	ldr	r1, [pc, #316]	; (80106d4 <_strtod_l+0x5a4>)
 8010598:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801059c:	4652      	mov	r2, sl
 801059e:	465b      	mov	r3, fp
 80105a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80105a4:	f7f0 f848 	bl	8000638 <__aeabi_dmul>
 80105a8:	4682      	mov	sl, r0
 80105aa:	468b      	mov	fp, r1
 80105ac:	f038 080f 	bics.w	r8, r8, #15
 80105b0:	d04f      	beq.n	8010652 <_strtod_l+0x522>
 80105b2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80105b6:	dd22      	ble.n	80105fe <_strtod_l+0x4ce>
 80105b8:	2500      	movs	r5, #0
 80105ba:	462e      	mov	r6, r5
 80105bc:	9507      	str	r5, [sp, #28]
 80105be:	9505      	str	r5, [sp, #20]
 80105c0:	2322      	movs	r3, #34	; 0x22
 80105c2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80106dc <_strtod_l+0x5ac>
 80105c6:	6023      	str	r3, [r4, #0]
 80105c8:	f04f 0a00 	mov.w	sl, #0
 80105cc:	9b07      	ldr	r3, [sp, #28]
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	f43f adf2 	beq.w	80101b8 <_strtod_l+0x88>
 80105d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80105d6:	4620      	mov	r0, r4
 80105d8:	f002 f998 	bl	801290c <_Bfree>
 80105dc:	9905      	ldr	r1, [sp, #20]
 80105de:	4620      	mov	r0, r4
 80105e0:	f002 f994 	bl	801290c <_Bfree>
 80105e4:	4631      	mov	r1, r6
 80105e6:	4620      	mov	r0, r4
 80105e8:	f002 f990 	bl	801290c <_Bfree>
 80105ec:	9907      	ldr	r1, [sp, #28]
 80105ee:	4620      	mov	r0, r4
 80105f0:	f002 f98c 	bl	801290c <_Bfree>
 80105f4:	4629      	mov	r1, r5
 80105f6:	4620      	mov	r0, r4
 80105f8:	f002 f988 	bl	801290c <_Bfree>
 80105fc:	e5dc      	b.n	80101b8 <_strtod_l+0x88>
 80105fe:	4b36      	ldr	r3, [pc, #216]	; (80106d8 <_strtod_l+0x5a8>)
 8010600:	9304      	str	r3, [sp, #16]
 8010602:	2300      	movs	r3, #0
 8010604:	ea4f 1828 	mov.w	r8, r8, asr #4
 8010608:	4650      	mov	r0, sl
 801060a:	4659      	mov	r1, fp
 801060c:	4699      	mov	r9, r3
 801060e:	f1b8 0f01 	cmp.w	r8, #1
 8010612:	dc21      	bgt.n	8010658 <_strtod_l+0x528>
 8010614:	b10b      	cbz	r3, 801061a <_strtod_l+0x4ea>
 8010616:	4682      	mov	sl, r0
 8010618:	468b      	mov	fp, r1
 801061a:	4b2f      	ldr	r3, [pc, #188]	; (80106d8 <_strtod_l+0x5a8>)
 801061c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010620:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8010624:	4652      	mov	r2, sl
 8010626:	465b      	mov	r3, fp
 8010628:	e9d9 0100 	ldrd	r0, r1, [r9]
 801062c:	f7f0 f804 	bl	8000638 <__aeabi_dmul>
 8010630:	4b2a      	ldr	r3, [pc, #168]	; (80106dc <_strtod_l+0x5ac>)
 8010632:	460a      	mov	r2, r1
 8010634:	400b      	ands	r3, r1
 8010636:	492a      	ldr	r1, [pc, #168]	; (80106e0 <_strtod_l+0x5b0>)
 8010638:	428b      	cmp	r3, r1
 801063a:	4682      	mov	sl, r0
 801063c:	d8bc      	bhi.n	80105b8 <_strtod_l+0x488>
 801063e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010642:	428b      	cmp	r3, r1
 8010644:	bf86      	itte	hi
 8010646:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80106e4 <_strtod_l+0x5b4>
 801064a:	f04f 3aff 	movhi.w	sl, #4294967295
 801064e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8010652:	2300      	movs	r3, #0
 8010654:	9304      	str	r3, [sp, #16]
 8010656:	e084      	b.n	8010762 <_strtod_l+0x632>
 8010658:	f018 0f01 	tst.w	r8, #1
 801065c:	d005      	beq.n	801066a <_strtod_l+0x53a>
 801065e:	9b04      	ldr	r3, [sp, #16]
 8010660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010664:	f7ef ffe8 	bl	8000638 <__aeabi_dmul>
 8010668:	2301      	movs	r3, #1
 801066a:	9a04      	ldr	r2, [sp, #16]
 801066c:	3208      	adds	r2, #8
 801066e:	f109 0901 	add.w	r9, r9, #1
 8010672:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010676:	9204      	str	r2, [sp, #16]
 8010678:	e7c9      	b.n	801060e <_strtod_l+0x4de>
 801067a:	d0ea      	beq.n	8010652 <_strtod_l+0x522>
 801067c:	f1c8 0800 	rsb	r8, r8, #0
 8010680:	f018 020f 	ands.w	r2, r8, #15
 8010684:	d00a      	beq.n	801069c <_strtod_l+0x56c>
 8010686:	4b13      	ldr	r3, [pc, #76]	; (80106d4 <_strtod_l+0x5a4>)
 8010688:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801068c:	4650      	mov	r0, sl
 801068e:	4659      	mov	r1, fp
 8010690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010694:	f7f0 f8fa 	bl	800088c <__aeabi_ddiv>
 8010698:	4682      	mov	sl, r0
 801069a:	468b      	mov	fp, r1
 801069c:	ea5f 1828 	movs.w	r8, r8, asr #4
 80106a0:	d0d7      	beq.n	8010652 <_strtod_l+0x522>
 80106a2:	f1b8 0f1f 	cmp.w	r8, #31
 80106a6:	dd1f      	ble.n	80106e8 <_strtod_l+0x5b8>
 80106a8:	2500      	movs	r5, #0
 80106aa:	462e      	mov	r6, r5
 80106ac:	9507      	str	r5, [sp, #28]
 80106ae:	9505      	str	r5, [sp, #20]
 80106b0:	2322      	movs	r3, #34	; 0x22
 80106b2:	f04f 0a00 	mov.w	sl, #0
 80106b6:	f04f 0b00 	mov.w	fp, #0
 80106ba:	6023      	str	r3, [r4, #0]
 80106bc:	e786      	b.n	80105cc <_strtod_l+0x49c>
 80106be:	bf00      	nop
 80106c0:	080151a1 	.word	0x080151a1
 80106c4:	080151e0 	.word	0x080151e0
 80106c8:	08015199 	.word	0x08015199
 80106cc:	08015223 	.word	0x08015223
 80106d0:	0801554b 	.word	0x0801554b
 80106d4:	08015410 	.word	0x08015410
 80106d8:	080153e8 	.word	0x080153e8
 80106dc:	7ff00000 	.word	0x7ff00000
 80106e0:	7ca00000 	.word	0x7ca00000
 80106e4:	7fefffff 	.word	0x7fefffff
 80106e8:	f018 0310 	ands.w	r3, r8, #16
 80106ec:	bf18      	it	ne
 80106ee:	236a      	movne	r3, #106	; 0x6a
 80106f0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8010aa0 <_strtod_l+0x970>
 80106f4:	9304      	str	r3, [sp, #16]
 80106f6:	4650      	mov	r0, sl
 80106f8:	4659      	mov	r1, fp
 80106fa:	2300      	movs	r3, #0
 80106fc:	f018 0f01 	tst.w	r8, #1
 8010700:	d004      	beq.n	801070c <_strtod_l+0x5dc>
 8010702:	e9d9 2300 	ldrd	r2, r3, [r9]
 8010706:	f7ef ff97 	bl	8000638 <__aeabi_dmul>
 801070a:	2301      	movs	r3, #1
 801070c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8010710:	f109 0908 	add.w	r9, r9, #8
 8010714:	d1f2      	bne.n	80106fc <_strtod_l+0x5cc>
 8010716:	b10b      	cbz	r3, 801071c <_strtod_l+0x5ec>
 8010718:	4682      	mov	sl, r0
 801071a:	468b      	mov	fp, r1
 801071c:	9b04      	ldr	r3, [sp, #16]
 801071e:	b1c3      	cbz	r3, 8010752 <_strtod_l+0x622>
 8010720:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010724:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8010728:	2b00      	cmp	r3, #0
 801072a:	4659      	mov	r1, fp
 801072c:	dd11      	ble.n	8010752 <_strtod_l+0x622>
 801072e:	2b1f      	cmp	r3, #31
 8010730:	f340 8124 	ble.w	801097c <_strtod_l+0x84c>
 8010734:	2b34      	cmp	r3, #52	; 0x34
 8010736:	bfde      	ittt	le
 8010738:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801073c:	f04f 33ff 	movle.w	r3, #4294967295
 8010740:	fa03 f202 	lslle.w	r2, r3, r2
 8010744:	f04f 0a00 	mov.w	sl, #0
 8010748:	bfcc      	ite	gt
 801074a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801074e:	ea02 0b01 	andle.w	fp, r2, r1
 8010752:	2200      	movs	r2, #0
 8010754:	2300      	movs	r3, #0
 8010756:	4650      	mov	r0, sl
 8010758:	4659      	mov	r1, fp
 801075a:	f7f0 f9d5 	bl	8000b08 <__aeabi_dcmpeq>
 801075e:	2800      	cmp	r0, #0
 8010760:	d1a2      	bne.n	80106a8 <_strtod_l+0x578>
 8010762:	9b07      	ldr	r3, [sp, #28]
 8010764:	9300      	str	r3, [sp, #0]
 8010766:	9908      	ldr	r1, [sp, #32]
 8010768:	462b      	mov	r3, r5
 801076a:	463a      	mov	r2, r7
 801076c:	4620      	mov	r0, r4
 801076e:	f002 f935 	bl	80129dc <__s2b>
 8010772:	9007      	str	r0, [sp, #28]
 8010774:	2800      	cmp	r0, #0
 8010776:	f43f af1f 	beq.w	80105b8 <_strtod_l+0x488>
 801077a:	9b05      	ldr	r3, [sp, #20]
 801077c:	1b9e      	subs	r6, r3, r6
 801077e:	9b06      	ldr	r3, [sp, #24]
 8010780:	2b00      	cmp	r3, #0
 8010782:	bfb4      	ite	lt
 8010784:	4633      	movlt	r3, r6
 8010786:	2300      	movge	r3, #0
 8010788:	930c      	str	r3, [sp, #48]	; 0x30
 801078a:	9b06      	ldr	r3, [sp, #24]
 801078c:	2500      	movs	r5, #0
 801078e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010792:	9312      	str	r3, [sp, #72]	; 0x48
 8010794:	462e      	mov	r6, r5
 8010796:	9b07      	ldr	r3, [sp, #28]
 8010798:	4620      	mov	r0, r4
 801079a:	6859      	ldr	r1, [r3, #4]
 801079c:	f002 f876 	bl	801288c <_Balloc>
 80107a0:	9005      	str	r0, [sp, #20]
 80107a2:	2800      	cmp	r0, #0
 80107a4:	f43f af0c 	beq.w	80105c0 <_strtod_l+0x490>
 80107a8:	9b07      	ldr	r3, [sp, #28]
 80107aa:	691a      	ldr	r2, [r3, #16]
 80107ac:	3202      	adds	r2, #2
 80107ae:	f103 010c 	add.w	r1, r3, #12
 80107b2:	0092      	lsls	r2, r2, #2
 80107b4:	300c      	adds	r0, #12
 80107b6:	f7fe fc85 	bl	800f0c4 <memcpy>
 80107ba:	ec4b ab10 	vmov	d0, sl, fp
 80107be:	aa1a      	add	r2, sp, #104	; 0x68
 80107c0:	a919      	add	r1, sp, #100	; 0x64
 80107c2:	4620      	mov	r0, r4
 80107c4:	f002 fc50 	bl	8013068 <__d2b>
 80107c8:	ec4b ab18 	vmov	d8, sl, fp
 80107cc:	9018      	str	r0, [sp, #96]	; 0x60
 80107ce:	2800      	cmp	r0, #0
 80107d0:	f43f aef6 	beq.w	80105c0 <_strtod_l+0x490>
 80107d4:	2101      	movs	r1, #1
 80107d6:	4620      	mov	r0, r4
 80107d8:	f002 f99a 	bl	8012b10 <__i2b>
 80107dc:	4606      	mov	r6, r0
 80107de:	2800      	cmp	r0, #0
 80107e0:	f43f aeee 	beq.w	80105c0 <_strtod_l+0x490>
 80107e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80107e6:	9904      	ldr	r1, [sp, #16]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	bfab      	itete	ge
 80107ec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80107ee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80107f0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80107f2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80107f6:	bfac      	ite	ge
 80107f8:	eb03 0902 	addge.w	r9, r3, r2
 80107fc:	1ad7      	sublt	r7, r2, r3
 80107fe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8010800:	eba3 0801 	sub.w	r8, r3, r1
 8010804:	4490      	add	r8, r2
 8010806:	4ba1      	ldr	r3, [pc, #644]	; (8010a8c <_strtod_l+0x95c>)
 8010808:	f108 38ff 	add.w	r8, r8, #4294967295
 801080c:	4598      	cmp	r8, r3
 801080e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8010812:	f280 80c7 	bge.w	80109a4 <_strtod_l+0x874>
 8010816:	eba3 0308 	sub.w	r3, r3, r8
 801081a:	2b1f      	cmp	r3, #31
 801081c:	eba2 0203 	sub.w	r2, r2, r3
 8010820:	f04f 0101 	mov.w	r1, #1
 8010824:	f300 80b1 	bgt.w	801098a <_strtod_l+0x85a>
 8010828:	fa01 f303 	lsl.w	r3, r1, r3
 801082c:	930d      	str	r3, [sp, #52]	; 0x34
 801082e:	2300      	movs	r3, #0
 8010830:	9308      	str	r3, [sp, #32]
 8010832:	eb09 0802 	add.w	r8, r9, r2
 8010836:	9b04      	ldr	r3, [sp, #16]
 8010838:	45c1      	cmp	r9, r8
 801083a:	4417      	add	r7, r2
 801083c:	441f      	add	r7, r3
 801083e:	464b      	mov	r3, r9
 8010840:	bfa8      	it	ge
 8010842:	4643      	movge	r3, r8
 8010844:	42bb      	cmp	r3, r7
 8010846:	bfa8      	it	ge
 8010848:	463b      	movge	r3, r7
 801084a:	2b00      	cmp	r3, #0
 801084c:	bfc2      	ittt	gt
 801084e:	eba8 0803 	subgt.w	r8, r8, r3
 8010852:	1aff      	subgt	r7, r7, r3
 8010854:	eba9 0903 	subgt.w	r9, r9, r3
 8010858:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801085a:	2b00      	cmp	r3, #0
 801085c:	dd17      	ble.n	801088e <_strtod_l+0x75e>
 801085e:	4631      	mov	r1, r6
 8010860:	461a      	mov	r2, r3
 8010862:	4620      	mov	r0, r4
 8010864:	f002 fa14 	bl	8012c90 <__pow5mult>
 8010868:	4606      	mov	r6, r0
 801086a:	2800      	cmp	r0, #0
 801086c:	f43f aea8 	beq.w	80105c0 <_strtod_l+0x490>
 8010870:	4601      	mov	r1, r0
 8010872:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8010874:	4620      	mov	r0, r4
 8010876:	f002 f961 	bl	8012b3c <__multiply>
 801087a:	900b      	str	r0, [sp, #44]	; 0x2c
 801087c:	2800      	cmp	r0, #0
 801087e:	f43f ae9f 	beq.w	80105c0 <_strtod_l+0x490>
 8010882:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010884:	4620      	mov	r0, r4
 8010886:	f002 f841 	bl	801290c <_Bfree>
 801088a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801088c:	9318      	str	r3, [sp, #96]	; 0x60
 801088e:	f1b8 0f00 	cmp.w	r8, #0
 8010892:	f300 808c 	bgt.w	80109ae <_strtod_l+0x87e>
 8010896:	9b06      	ldr	r3, [sp, #24]
 8010898:	2b00      	cmp	r3, #0
 801089a:	dd08      	ble.n	80108ae <_strtod_l+0x77e>
 801089c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801089e:	9905      	ldr	r1, [sp, #20]
 80108a0:	4620      	mov	r0, r4
 80108a2:	f002 f9f5 	bl	8012c90 <__pow5mult>
 80108a6:	9005      	str	r0, [sp, #20]
 80108a8:	2800      	cmp	r0, #0
 80108aa:	f43f ae89 	beq.w	80105c0 <_strtod_l+0x490>
 80108ae:	2f00      	cmp	r7, #0
 80108b0:	dd08      	ble.n	80108c4 <_strtod_l+0x794>
 80108b2:	9905      	ldr	r1, [sp, #20]
 80108b4:	463a      	mov	r2, r7
 80108b6:	4620      	mov	r0, r4
 80108b8:	f002 fa44 	bl	8012d44 <__lshift>
 80108bc:	9005      	str	r0, [sp, #20]
 80108be:	2800      	cmp	r0, #0
 80108c0:	f43f ae7e 	beq.w	80105c0 <_strtod_l+0x490>
 80108c4:	f1b9 0f00 	cmp.w	r9, #0
 80108c8:	dd08      	ble.n	80108dc <_strtod_l+0x7ac>
 80108ca:	4631      	mov	r1, r6
 80108cc:	464a      	mov	r2, r9
 80108ce:	4620      	mov	r0, r4
 80108d0:	f002 fa38 	bl	8012d44 <__lshift>
 80108d4:	4606      	mov	r6, r0
 80108d6:	2800      	cmp	r0, #0
 80108d8:	f43f ae72 	beq.w	80105c0 <_strtod_l+0x490>
 80108dc:	9a05      	ldr	r2, [sp, #20]
 80108de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80108e0:	4620      	mov	r0, r4
 80108e2:	f002 fabb 	bl	8012e5c <__mdiff>
 80108e6:	4605      	mov	r5, r0
 80108e8:	2800      	cmp	r0, #0
 80108ea:	f43f ae69 	beq.w	80105c0 <_strtod_l+0x490>
 80108ee:	68c3      	ldr	r3, [r0, #12]
 80108f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80108f2:	2300      	movs	r3, #0
 80108f4:	60c3      	str	r3, [r0, #12]
 80108f6:	4631      	mov	r1, r6
 80108f8:	f002 fa94 	bl	8012e24 <__mcmp>
 80108fc:	2800      	cmp	r0, #0
 80108fe:	da60      	bge.n	80109c2 <_strtod_l+0x892>
 8010900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010902:	ea53 030a 	orrs.w	r3, r3, sl
 8010906:	f040 8082 	bne.w	8010a0e <_strtod_l+0x8de>
 801090a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801090e:	2b00      	cmp	r3, #0
 8010910:	d17d      	bne.n	8010a0e <_strtod_l+0x8de>
 8010912:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010916:	0d1b      	lsrs	r3, r3, #20
 8010918:	051b      	lsls	r3, r3, #20
 801091a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801091e:	d976      	bls.n	8010a0e <_strtod_l+0x8de>
 8010920:	696b      	ldr	r3, [r5, #20]
 8010922:	b913      	cbnz	r3, 801092a <_strtod_l+0x7fa>
 8010924:	692b      	ldr	r3, [r5, #16]
 8010926:	2b01      	cmp	r3, #1
 8010928:	dd71      	ble.n	8010a0e <_strtod_l+0x8de>
 801092a:	4629      	mov	r1, r5
 801092c:	2201      	movs	r2, #1
 801092e:	4620      	mov	r0, r4
 8010930:	f002 fa08 	bl	8012d44 <__lshift>
 8010934:	4631      	mov	r1, r6
 8010936:	4605      	mov	r5, r0
 8010938:	f002 fa74 	bl	8012e24 <__mcmp>
 801093c:	2800      	cmp	r0, #0
 801093e:	dd66      	ble.n	8010a0e <_strtod_l+0x8de>
 8010940:	9904      	ldr	r1, [sp, #16]
 8010942:	4a53      	ldr	r2, [pc, #332]	; (8010a90 <_strtod_l+0x960>)
 8010944:	465b      	mov	r3, fp
 8010946:	2900      	cmp	r1, #0
 8010948:	f000 8081 	beq.w	8010a4e <_strtod_l+0x91e>
 801094c:	ea02 010b 	and.w	r1, r2, fp
 8010950:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8010954:	dc7b      	bgt.n	8010a4e <_strtod_l+0x91e>
 8010956:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801095a:	f77f aea9 	ble.w	80106b0 <_strtod_l+0x580>
 801095e:	4b4d      	ldr	r3, [pc, #308]	; (8010a94 <_strtod_l+0x964>)
 8010960:	4650      	mov	r0, sl
 8010962:	4659      	mov	r1, fp
 8010964:	2200      	movs	r2, #0
 8010966:	f7ef fe67 	bl	8000638 <__aeabi_dmul>
 801096a:	460b      	mov	r3, r1
 801096c:	4303      	orrs	r3, r0
 801096e:	bf08      	it	eq
 8010970:	2322      	moveq	r3, #34	; 0x22
 8010972:	4682      	mov	sl, r0
 8010974:	468b      	mov	fp, r1
 8010976:	bf08      	it	eq
 8010978:	6023      	streq	r3, [r4, #0]
 801097a:	e62b      	b.n	80105d4 <_strtod_l+0x4a4>
 801097c:	f04f 32ff 	mov.w	r2, #4294967295
 8010980:	fa02 f303 	lsl.w	r3, r2, r3
 8010984:	ea03 0a0a 	and.w	sl, r3, sl
 8010988:	e6e3      	b.n	8010752 <_strtod_l+0x622>
 801098a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801098e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8010992:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8010996:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801099a:	fa01 f308 	lsl.w	r3, r1, r8
 801099e:	9308      	str	r3, [sp, #32]
 80109a0:	910d      	str	r1, [sp, #52]	; 0x34
 80109a2:	e746      	b.n	8010832 <_strtod_l+0x702>
 80109a4:	2300      	movs	r3, #0
 80109a6:	9308      	str	r3, [sp, #32]
 80109a8:	2301      	movs	r3, #1
 80109aa:	930d      	str	r3, [sp, #52]	; 0x34
 80109ac:	e741      	b.n	8010832 <_strtod_l+0x702>
 80109ae:	9918      	ldr	r1, [sp, #96]	; 0x60
 80109b0:	4642      	mov	r2, r8
 80109b2:	4620      	mov	r0, r4
 80109b4:	f002 f9c6 	bl	8012d44 <__lshift>
 80109b8:	9018      	str	r0, [sp, #96]	; 0x60
 80109ba:	2800      	cmp	r0, #0
 80109bc:	f47f af6b 	bne.w	8010896 <_strtod_l+0x766>
 80109c0:	e5fe      	b.n	80105c0 <_strtod_l+0x490>
 80109c2:	465f      	mov	r7, fp
 80109c4:	d16e      	bne.n	8010aa4 <_strtod_l+0x974>
 80109c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80109c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80109cc:	b342      	cbz	r2, 8010a20 <_strtod_l+0x8f0>
 80109ce:	4a32      	ldr	r2, [pc, #200]	; (8010a98 <_strtod_l+0x968>)
 80109d0:	4293      	cmp	r3, r2
 80109d2:	d128      	bne.n	8010a26 <_strtod_l+0x8f6>
 80109d4:	9b04      	ldr	r3, [sp, #16]
 80109d6:	4651      	mov	r1, sl
 80109d8:	b1eb      	cbz	r3, 8010a16 <_strtod_l+0x8e6>
 80109da:	4b2d      	ldr	r3, [pc, #180]	; (8010a90 <_strtod_l+0x960>)
 80109dc:	403b      	ands	r3, r7
 80109de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80109e2:	f04f 32ff 	mov.w	r2, #4294967295
 80109e6:	d819      	bhi.n	8010a1c <_strtod_l+0x8ec>
 80109e8:	0d1b      	lsrs	r3, r3, #20
 80109ea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80109ee:	fa02 f303 	lsl.w	r3, r2, r3
 80109f2:	4299      	cmp	r1, r3
 80109f4:	d117      	bne.n	8010a26 <_strtod_l+0x8f6>
 80109f6:	4b29      	ldr	r3, [pc, #164]	; (8010a9c <_strtod_l+0x96c>)
 80109f8:	429f      	cmp	r7, r3
 80109fa:	d102      	bne.n	8010a02 <_strtod_l+0x8d2>
 80109fc:	3101      	adds	r1, #1
 80109fe:	f43f addf 	beq.w	80105c0 <_strtod_l+0x490>
 8010a02:	4b23      	ldr	r3, [pc, #140]	; (8010a90 <_strtod_l+0x960>)
 8010a04:	403b      	ands	r3, r7
 8010a06:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8010a0a:	f04f 0a00 	mov.w	sl, #0
 8010a0e:	9b04      	ldr	r3, [sp, #16]
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d1a4      	bne.n	801095e <_strtod_l+0x82e>
 8010a14:	e5de      	b.n	80105d4 <_strtod_l+0x4a4>
 8010a16:	f04f 33ff 	mov.w	r3, #4294967295
 8010a1a:	e7ea      	b.n	80109f2 <_strtod_l+0x8c2>
 8010a1c:	4613      	mov	r3, r2
 8010a1e:	e7e8      	b.n	80109f2 <_strtod_l+0x8c2>
 8010a20:	ea53 030a 	orrs.w	r3, r3, sl
 8010a24:	d08c      	beq.n	8010940 <_strtod_l+0x810>
 8010a26:	9b08      	ldr	r3, [sp, #32]
 8010a28:	b1db      	cbz	r3, 8010a62 <_strtod_l+0x932>
 8010a2a:	423b      	tst	r3, r7
 8010a2c:	d0ef      	beq.n	8010a0e <_strtod_l+0x8de>
 8010a2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a30:	9a04      	ldr	r2, [sp, #16]
 8010a32:	4650      	mov	r0, sl
 8010a34:	4659      	mov	r1, fp
 8010a36:	b1c3      	cbz	r3, 8010a6a <_strtod_l+0x93a>
 8010a38:	f7ff fb5d 	bl	80100f6 <sulp>
 8010a3c:	4602      	mov	r2, r0
 8010a3e:	460b      	mov	r3, r1
 8010a40:	ec51 0b18 	vmov	r0, r1, d8
 8010a44:	f7ef fc42 	bl	80002cc <__adddf3>
 8010a48:	4682      	mov	sl, r0
 8010a4a:	468b      	mov	fp, r1
 8010a4c:	e7df      	b.n	8010a0e <_strtod_l+0x8de>
 8010a4e:	4013      	ands	r3, r2
 8010a50:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010a54:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010a58:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010a5c:	f04f 3aff 	mov.w	sl, #4294967295
 8010a60:	e7d5      	b.n	8010a0e <_strtod_l+0x8de>
 8010a62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010a64:	ea13 0f0a 	tst.w	r3, sl
 8010a68:	e7e0      	b.n	8010a2c <_strtod_l+0x8fc>
 8010a6a:	f7ff fb44 	bl	80100f6 <sulp>
 8010a6e:	4602      	mov	r2, r0
 8010a70:	460b      	mov	r3, r1
 8010a72:	ec51 0b18 	vmov	r0, r1, d8
 8010a76:	f7ef fc27 	bl	80002c8 <__aeabi_dsub>
 8010a7a:	2200      	movs	r2, #0
 8010a7c:	2300      	movs	r3, #0
 8010a7e:	4682      	mov	sl, r0
 8010a80:	468b      	mov	fp, r1
 8010a82:	f7f0 f841 	bl	8000b08 <__aeabi_dcmpeq>
 8010a86:	2800      	cmp	r0, #0
 8010a88:	d0c1      	beq.n	8010a0e <_strtod_l+0x8de>
 8010a8a:	e611      	b.n	80106b0 <_strtod_l+0x580>
 8010a8c:	fffffc02 	.word	0xfffffc02
 8010a90:	7ff00000 	.word	0x7ff00000
 8010a94:	39500000 	.word	0x39500000
 8010a98:	000fffff 	.word	0x000fffff
 8010a9c:	7fefffff 	.word	0x7fefffff
 8010aa0:	080151f8 	.word	0x080151f8
 8010aa4:	4631      	mov	r1, r6
 8010aa6:	4628      	mov	r0, r5
 8010aa8:	f002 fb3a 	bl	8013120 <__ratio>
 8010aac:	ec59 8b10 	vmov	r8, r9, d0
 8010ab0:	ee10 0a10 	vmov	r0, s0
 8010ab4:	2200      	movs	r2, #0
 8010ab6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010aba:	4649      	mov	r1, r9
 8010abc:	f7f0 f838 	bl	8000b30 <__aeabi_dcmple>
 8010ac0:	2800      	cmp	r0, #0
 8010ac2:	d07a      	beq.n	8010bba <_strtod_l+0xa8a>
 8010ac4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d04a      	beq.n	8010b60 <_strtod_l+0xa30>
 8010aca:	4b95      	ldr	r3, [pc, #596]	; (8010d20 <_strtod_l+0xbf0>)
 8010acc:	2200      	movs	r2, #0
 8010ace:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010ad2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8010d20 <_strtod_l+0xbf0>
 8010ad6:	f04f 0800 	mov.w	r8, #0
 8010ada:	4b92      	ldr	r3, [pc, #584]	; (8010d24 <_strtod_l+0xbf4>)
 8010adc:	403b      	ands	r3, r7
 8010ade:	930d      	str	r3, [sp, #52]	; 0x34
 8010ae0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010ae2:	4b91      	ldr	r3, [pc, #580]	; (8010d28 <_strtod_l+0xbf8>)
 8010ae4:	429a      	cmp	r2, r3
 8010ae6:	f040 80b0 	bne.w	8010c4a <_strtod_l+0xb1a>
 8010aea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010aee:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8010af2:	ec4b ab10 	vmov	d0, sl, fp
 8010af6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010afa:	f002 fa39 	bl	8012f70 <__ulp>
 8010afe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010b02:	ec53 2b10 	vmov	r2, r3, d0
 8010b06:	f7ef fd97 	bl	8000638 <__aeabi_dmul>
 8010b0a:	4652      	mov	r2, sl
 8010b0c:	465b      	mov	r3, fp
 8010b0e:	f7ef fbdd 	bl	80002cc <__adddf3>
 8010b12:	460b      	mov	r3, r1
 8010b14:	4983      	ldr	r1, [pc, #524]	; (8010d24 <_strtod_l+0xbf4>)
 8010b16:	4a85      	ldr	r2, [pc, #532]	; (8010d2c <_strtod_l+0xbfc>)
 8010b18:	4019      	ands	r1, r3
 8010b1a:	4291      	cmp	r1, r2
 8010b1c:	4682      	mov	sl, r0
 8010b1e:	d960      	bls.n	8010be2 <_strtod_l+0xab2>
 8010b20:	ee18 3a90 	vmov	r3, s17
 8010b24:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8010b28:	4293      	cmp	r3, r2
 8010b2a:	d104      	bne.n	8010b36 <_strtod_l+0xa06>
 8010b2c:	ee18 3a10 	vmov	r3, s16
 8010b30:	3301      	adds	r3, #1
 8010b32:	f43f ad45 	beq.w	80105c0 <_strtod_l+0x490>
 8010b36:	f8df b200 	ldr.w	fp, [pc, #512]	; 8010d38 <_strtod_l+0xc08>
 8010b3a:	f04f 3aff 	mov.w	sl, #4294967295
 8010b3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010b40:	4620      	mov	r0, r4
 8010b42:	f001 fee3 	bl	801290c <_Bfree>
 8010b46:	9905      	ldr	r1, [sp, #20]
 8010b48:	4620      	mov	r0, r4
 8010b4a:	f001 fedf 	bl	801290c <_Bfree>
 8010b4e:	4631      	mov	r1, r6
 8010b50:	4620      	mov	r0, r4
 8010b52:	f001 fedb 	bl	801290c <_Bfree>
 8010b56:	4629      	mov	r1, r5
 8010b58:	4620      	mov	r0, r4
 8010b5a:	f001 fed7 	bl	801290c <_Bfree>
 8010b5e:	e61a      	b.n	8010796 <_strtod_l+0x666>
 8010b60:	f1ba 0f00 	cmp.w	sl, #0
 8010b64:	d11b      	bne.n	8010b9e <_strtod_l+0xa6e>
 8010b66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010b6a:	b9f3      	cbnz	r3, 8010baa <_strtod_l+0xa7a>
 8010b6c:	4b6c      	ldr	r3, [pc, #432]	; (8010d20 <_strtod_l+0xbf0>)
 8010b6e:	2200      	movs	r2, #0
 8010b70:	4640      	mov	r0, r8
 8010b72:	4649      	mov	r1, r9
 8010b74:	f7ef ffd2 	bl	8000b1c <__aeabi_dcmplt>
 8010b78:	b9d0      	cbnz	r0, 8010bb0 <_strtod_l+0xa80>
 8010b7a:	4640      	mov	r0, r8
 8010b7c:	4649      	mov	r1, r9
 8010b7e:	4b6c      	ldr	r3, [pc, #432]	; (8010d30 <_strtod_l+0xc00>)
 8010b80:	2200      	movs	r2, #0
 8010b82:	f7ef fd59 	bl	8000638 <__aeabi_dmul>
 8010b86:	4680      	mov	r8, r0
 8010b88:	4689      	mov	r9, r1
 8010b8a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010b8e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8010b92:	9315      	str	r3, [sp, #84]	; 0x54
 8010b94:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8010b98:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010b9c:	e79d      	b.n	8010ada <_strtod_l+0x9aa>
 8010b9e:	f1ba 0f01 	cmp.w	sl, #1
 8010ba2:	d102      	bne.n	8010baa <_strtod_l+0xa7a>
 8010ba4:	2f00      	cmp	r7, #0
 8010ba6:	f43f ad83 	beq.w	80106b0 <_strtod_l+0x580>
 8010baa:	4b62      	ldr	r3, [pc, #392]	; (8010d34 <_strtod_l+0xc04>)
 8010bac:	2200      	movs	r2, #0
 8010bae:	e78e      	b.n	8010ace <_strtod_l+0x99e>
 8010bb0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8010d30 <_strtod_l+0xc00>
 8010bb4:	f04f 0800 	mov.w	r8, #0
 8010bb8:	e7e7      	b.n	8010b8a <_strtod_l+0xa5a>
 8010bba:	4b5d      	ldr	r3, [pc, #372]	; (8010d30 <_strtod_l+0xc00>)
 8010bbc:	4640      	mov	r0, r8
 8010bbe:	4649      	mov	r1, r9
 8010bc0:	2200      	movs	r2, #0
 8010bc2:	f7ef fd39 	bl	8000638 <__aeabi_dmul>
 8010bc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010bc8:	4680      	mov	r8, r0
 8010bca:	4689      	mov	r9, r1
 8010bcc:	b933      	cbnz	r3, 8010bdc <_strtod_l+0xaac>
 8010bce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010bd2:	900e      	str	r0, [sp, #56]	; 0x38
 8010bd4:	930f      	str	r3, [sp, #60]	; 0x3c
 8010bd6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8010bda:	e7dd      	b.n	8010b98 <_strtod_l+0xa68>
 8010bdc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8010be0:	e7f9      	b.n	8010bd6 <_strtod_l+0xaa6>
 8010be2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8010be6:	9b04      	ldr	r3, [sp, #16]
 8010be8:	2b00      	cmp	r3, #0
 8010bea:	d1a8      	bne.n	8010b3e <_strtod_l+0xa0e>
 8010bec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010bf0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010bf2:	0d1b      	lsrs	r3, r3, #20
 8010bf4:	051b      	lsls	r3, r3, #20
 8010bf6:	429a      	cmp	r2, r3
 8010bf8:	d1a1      	bne.n	8010b3e <_strtod_l+0xa0e>
 8010bfa:	4640      	mov	r0, r8
 8010bfc:	4649      	mov	r1, r9
 8010bfe:	f7f0 f87b 	bl	8000cf8 <__aeabi_d2lz>
 8010c02:	f7ef fceb 	bl	80005dc <__aeabi_l2d>
 8010c06:	4602      	mov	r2, r0
 8010c08:	460b      	mov	r3, r1
 8010c0a:	4640      	mov	r0, r8
 8010c0c:	4649      	mov	r1, r9
 8010c0e:	f7ef fb5b 	bl	80002c8 <__aeabi_dsub>
 8010c12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010c14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010c18:	ea43 030a 	orr.w	r3, r3, sl
 8010c1c:	4313      	orrs	r3, r2
 8010c1e:	4680      	mov	r8, r0
 8010c20:	4689      	mov	r9, r1
 8010c22:	d055      	beq.n	8010cd0 <_strtod_l+0xba0>
 8010c24:	a336      	add	r3, pc, #216	; (adr r3, 8010d00 <_strtod_l+0xbd0>)
 8010c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c2a:	f7ef ff77 	bl	8000b1c <__aeabi_dcmplt>
 8010c2e:	2800      	cmp	r0, #0
 8010c30:	f47f acd0 	bne.w	80105d4 <_strtod_l+0x4a4>
 8010c34:	a334      	add	r3, pc, #208	; (adr r3, 8010d08 <_strtod_l+0xbd8>)
 8010c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c3a:	4640      	mov	r0, r8
 8010c3c:	4649      	mov	r1, r9
 8010c3e:	f7ef ff8b 	bl	8000b58 <__aeabi_dcmpgt>
 8010c42:	2800      	cmp	r0, #0
 8010c44:	f43f af7b 	beq.w	8010b3e <_strtod_l+0xa0e>
 8010c48:	e4c4      	b.n	80105d4 <_strtod_l+0x4a4>
 8010c4a:	9b04      	ldr	r3, [sp, #16]
 8010c4c:	b333      	cbz	r3, 8010c9c <_strtod_l+0xb6c>
 8010c4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010c50:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010c54:	d822      	bhi.n	8010c9c <_strtod_l+0xb6c>
 8010c56:	a32e      	add	r3, pc, #184	; (adr r3, 8010d10 <_strtod_l+0xbe0>)
 8010c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c5c:	4640      	mov	r0, r8
 8010c5e:	4649      	mov	r1, r9
 8010c60:	f7ef ff66 	bl	8000b30 <__aeabi_dcmple>
 8010c64:	b1a0      	cbz	r0, 8010c90 <_strtod_l+0xb60>
 8010c66:	4649      	mov	r1, r9
 8010c68:	4640      	mov	r0, r8
 8010c6a:	f7ef ffbd 	bl	8000be8 <__aeabi_d2uiz>
 8010c6e:	2801      	cmp	r0, #1
 8010c70:	bf38      	it	cc
 8010c72:	2001      	movcc	r0, #1
 8010c74:	f7ef fc66 	bl	8000544 <__aeabi_ui2d>
 8010c78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010c7a:	4680      	mov	r8, r0
 8010c7c:	4689      	mov	r9, r1
 8010c7e:	bb23      	cbnz	r3, 8010cca <_strtod_l+0xb9a>
 8010c80:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010c84:	9010      	str	r0, [sp, #64]	; 0x40
 8010c86:	9311      	str	r3, [sp, #68]	; 0x44
 8010c88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010c8c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010c90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c92:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010c94:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8010c98:	1a9b      	subs	r3, r3, r2
 8010c9a:	9309      	str	r3, [sp, #36]	; 0x24
 8010c9c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010ca0:	eeb0 0a48 	vmov.f32	s0, s16
 8010ca4:	eef0 0a68 	vmov.f32	s1, s17
 8010ca8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010cac:	f002 f960 	bl	8012f70 <__ulp>
 8010cb0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010cb4:	ec53 2b10 	vmov	r2, r3, d0
 8010cb8:	f7ef fcbe 	bl	8000638 <__aeabi_dmul>
 8010cbc:	ec53 2b18 	vmov	r2, r3, d8
 8010cc0:	f7ef fb04 	bl	80002cc <__adddf3>
 8010cc4:	4682      	mov	sl, r0
 8010cc6:	468b      	mov	fp, r1
 8010cc8:	e78d      	b.n	8010be6 <_strtod_l+0xab6>
 8010cca:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8010cce:	e7db      	b.n	8010c88 <_strtod_l+0xb58>
 8010cd0:	a311      	add	r3, pc, #68	; (adr r3, 8010d18 <_strtod_l+0xbe8>)
 8010cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cd6:	f7ef ff21 	bl	8000b1c <__aeabi_dcmplt>
 8010cda:	e7b2      	b.n	8010c42 <_strtod_l+0xb12>
 8010cdc:	2300      	movs	r3, #0
 8010cde:	930a      	str	r3, [sp, #40]	; 0x28
 8010ce0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010ce2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010ce4:	6013      	str	r3, [r2, #0]
 8010ce6:	f7ff ba6b 	b.w	80101c0 <_strtod_l+0x90>
 8010cea:	2a65      	cmp	r2, #101	; 0x65
 8010cec:	f43f ab5f 	beq.w	80103ae <_strtod_l+0x27e>
 8010cf0:	2a45      	cmp	r2, #69	; 0x45
 8010cf2:	f43f ab5c 	beq.w	80103ae <_strtod_l+0x27e>
 8010cf6:	2301      	movs	r3, #1
 8010cf8:	f7ff bb94 	b.w	8010424 <_strtod_l+0x2f4>
 8010cfc:	f3af 8000 	nop.w
 8010d00:	94a03595 	.word	0x94a03595
 8010d04:	3fdfffff 	.word	0x3fdfffff
 8010d08:	35afe535 	.word	0x35afe535
 8010d0c:	3fe00000 	.word	0x3fe00000
 8010d10:	ffc00000 	.word	0xffc00000
 8010d14:	41dfffff 	.word	0x41dfffff
 8010d18:	94a03595 	.word	0x94a03595
 8010d1c:	3fcfffff 	.word	0x3fcfffff
 8010d20:	3ff00000 	.word	0x3ff00000
 8010d24:	7ff00000 	.word	0x7ff00000
 8010d28:	7fe00000 	.word	0x7fe00000
 8010d2c:	7c9fffff 	.word	0x7c9fffff
 8010d30:	3fe00000 	.word	0x3fe00000
 8010d34:	bff00000 	.word	0xbff00000
 8010d38:	7fefffff 	.word	0x7fefffff

08010d3c <_strtod_r>:
 8010d3c:	4b01      	ldr	r3, [pc, #4]	; (8010d44 <_strtod_r+0x8>)
 8010d3e:	f7ff b9f7 	b.w	8010130 <_strtod_l>
 8010d42:	bf00      	nop
 8010d44:	20000178 	.word	0x20000178

08010d48 <_strtol_l.constprop.0>:
 8010d48:	2b01      	cmp	r3, #1
 8010d4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d4e:	d001      	beq.n	8010d54 <_strtol_l.constprop.0+0xc>
 8010d50:	2b24      	cmp	r3, #36	; 0x24
 8010d52:	d906      	bls.n	8010d62 <_strtol_l.constprop.0+0x1a>
 8010d54:	f7fe f98c 	bl	800f070 <__errno>
 8010d58:	2316      	movs	r3, #22
 8010d5a:	6003      	str	r3, [r0, #0]
 8010d5c:	2000      	movs	r0, #0
 8010d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d62:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8010e48 <_strtol_l.constprop.0+0x100>
 8010d66:	460d      	mov	r5, r1
 8010d68:	462e      	mov	r6, r5
 8010d6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d6e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8010d72:	f017 0708 	ands.w	r7, r7, #8
 8010d76:	d1f7      	bne.n	8010d68 <_strtol_l.constprop.0+0x20>
 8010d78:	2c2d      	cmp	r4, #45	; 0x2d
 8010d7a:	d132      	bne.n	8010de2 <_strtol_l.constprop.0+0x9a>
 8010d7c:	782c      	ldrb	r4, [r5, #0]
 8010d7e:	2701      	movs	r7, #1
 8010d80:	1cb5      	adds	r5, r6, #2
 8010d82:	2b00      	cmp	r3, #0
 8010d84:	d05b      	beq.n	8010e3e <_strtol_l.constprop.0+0xf6>
 8010d86:	2b10      	cmp	r3, #16
 8010d88:	d109      	bne.n	8010d9e <_strtol_l.constprop.0+0x56>
 8010d8a:	2c30      	cmp	r4, #48	; 0x30
 8010d8c:	d107      	bne.n	8010d9e <_strtol_l.constprop.0+0x56>
 8010d8e:	782c      	ldrb	r4, [r5, #0]
 8010d90:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010d94:	2c58      	cmp	r4, #88	; 0x58
 8010d96:	d14d      	bne.n	8010e34 <_strtol_l.constprop.0+0xec>
 8010d98:	786c      	ldrb	r4, [r5, #1]
 8010d9a:	2310      	movs	r3, #16
 8010d9c:	3502      	adds	r5, #2
 8010d9e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8010da2:	f108 38ff 	add.w	r8, r8, #4294967295
 8010da6:	f04f 0c00 	mov.w	ip, #0
 8010daa:	fbb8 f9f3 	udiv	r9, r8, r3
 8010dae:	4666      	mov	r6, ip
 8010db0:	fb03 8a19 	mls	sl, r3, r9, r8
 8010db4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8010db8:	f1be 0f09 	cmp.w	lr, #9
 8010dbc:	d816      	bhi.n	8010dec <_strtol_l.constprop.0+0xa4>
 8010dbe:	4674      	mov	r4, lr
 8010dc0:	42a3      	cmp	r3, r4
 8010dc2:	dd24      	ble.n	8010e0e <_strtol_l.constprop.0+0xc6>
 8010dc4:	f1bc 0f00 	cmp.w	ip, #0
 8010dc8:	db1e      	blt.n	8010e08 <_strtol_l.constprop.0+0xc0>
 8010dca:	45b1      	cmp	r9, r6
 8010dcc:	d31c      	bcc.n	8010e08 <_strtol_l.constprop.0+0xc0>
 8010dce:	d101      	bne.n	8010dd4 <_strtol_l.constprop.0+0x8c>
 8010dd0:	45a2      	cmp	sl, r4
 8010dd2:	db19      	blt.n	8010e08 <_strtol_l.constprop.0+0xc0>
 8010dd4:	fb06 4603 	mla	r6, r6, r3, r4
 8010dd8:	f04f 0c01 	mov.w	ip, #1
 8010ddc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010de0:	e7e8      	b.n	8010db4 <_strtol_l.constprop.0+0x6c>
 8010de2:	2c2b      	cmp	r4, #43	; 0x2b
 8010de4:	bf04      	itt	eq
 8010de6:	782c      	ldrbeq	r4, [r5, #0]
 8010de8:	1cb5      	addeq	r5, r6, #2
 8010dea:	e7ca      	b.n	8010d82 <_strtol_l.constprop.0+0x3a>
 8010dec:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8010df0:	f1be 0f19 	cmp.w	lr, #25
 8010df4:	d801      	bhi.n	8010dfa <_strtol_l.constprop.0+0xb2>
 8010df6:	3c37      	subs	r4, #55	; 0x37
 8010df8:	e7e2      	b.n	8010dc0 <_strtol_l.constprop.0+0x78>
 8010dfa:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8010dfe:	f1be 0f19 	cmp.w	lr, #25
 8010e02:	d804      	bhi.n	8010e0e <_strtol_l.constprop.0+0xc6>
 8010e04:	3c57      	subs	r4, #87	; 0x57
 8010e06:	e7db      	b.n	8010dc0 <_strtol_l.constprop.0+0x78>
 8010e08:	f04f 3cff 	mov.w	ip, #4294967295
 8010e0c:	e7e6      	b.n	8010ddc <_strtol_l.constprop.0+0x94>
 8010e0e:	f1bc 0f00 	cmp.w	ip, #0
 8010e12:	da05      	bge.n	8010e20 <_strtol_l.constprop.0+0xd8>
 8010e14:	2322      	movs	r3, #34	; 0x22
 8010e16:	6003      	str	r3, [r0, #0]
 8010e18:	4646      	mov	r6, r8
 8010e1a:	b942      	cbnz	r2, 8010e2e <_strtol_l.constprop.0+0xe6>
 8010e1c:	4630      	mov	r0, r6
 8010e1e:	e79e      	b.n	8010d5e <_strtol_l.constprop.0+0x16>
 8010e20:	b107      	cbz	r7, 8010e24 <_strtol_l.constprop.0+0xdc>
 8010e22:	4276      	negs	r6, r6
 8010e24:	2a00      	cmp	r2, #0
 8010e26:	d0f9      	beq.n	8010e1c <_strtol_l.constprop.0+0xd4>
 8010e28:	f1bc 0f00 	cmp.w	ip, #0
 8010e2c:	d000      	beq.n	8010e30 <_strtol_l.constprop.0+0xe8>
 8010e2e:	1e69      	subs	r1, r5, #1
 8010e30:	6011      	str	r1, [r2, #0]
 8010e32:	e7f3      	b.n	8010e1c <_strtol_l.constprop.0+0xd4>
 8010e34:	2430      	movs	r4, #48	; 0x30
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	d1b1      	bne.n	8010d9e <_strtol_l.constprop.0+0x56>
 8010e3a:	2308      	movs	r3, #8
 8010e3c:	e7af      	b.n	8010d9e <_strtol_l.constprop.0+0x56>
 8010e3e:	2c30      	cmp	r4, #48	; 0x30
 8010e40:	d0a5      	beq.n	8010d8e <_strtol_l.constprop.0+0x46>
 8010e42:	230a      	movs	r3, #10
 8010e44:	e7ab      	b.n	8010d9e <_strtol_l.constprop.0+0x56>
 8010e46:	bf00      	nop
 8010e48:	0801508d 	.word	0x0801508d

08010e4c <_strtol_r>:
 8010e4c:	f7ff bf7c 	b.w	8010d48 <_strtol_l.constprop.0>

08010e50 <__swbuf_r>:
 8010e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e52:	460e      	mov	r6, r1
 8010e54:	4614      	mov	r4, r2
 8010e56:	4605      	mov	r5, r0
 8010e58:	b118      	cbz	r0, 8010e62 <__swbuf_r+0x12>
 8010e5a:	6983      	ldr	r3, [r0, #24]
 8010e5c:	b90b      	cbnz	r3, 8010e62 <__swbuf_r+0x12>
 8010e5e:	f001 f86f 	bl	8011f40 <__sinit>
 8010e62:	4b21      	ldr	r3, [pc, #132]	; (8010ee8 <__swbuf_r+0x98>)
 8010e64:	429c      	cmp	r4, r3
 8010e66:	d12b      	bne.n	8010ec0 <__swbuf_r+0x70>
 8010e68:	686c      	ldr	r4, [r5, #4]
 8010e6a:	69a3      	ldr	r3, [r4, #24]
 8010e6c:	60a3      	str	r3, [r4, #8]
 8010e6e:	89a3      	ldrh	r3, [r4, #12]
 8010e70:	071a      	lsls	r2, r3, #28
 8010e72:	d52f      	bpl.n	8010ed4 <__swbuf_r+0x84>
 8010e74:	6923      	ldr	r3, [r4, #16]
 8010e76:	b36b      	cbz	r3, 8010ed4 <__swbuf_r+0x84>
 8010e78:	6923      	ldr	r3, [r4, #16]
 8010e7a:	6820      	ldr	r0, [r4, #0]
 8010e7c:	1ac0      	subs	r0, r0, r3
 8010e7e:	6963      	ldr	r3, [r4, #20]
 8010e80:	b2f6      	uxtb	r6, r6
 8010e82:	4283      	cmp	r3, r0
 8010e84:	4637      	mov	r7, r6
 8010e86:	dc04      	bgt.n	8010e92 <__swbuf_r+0x42>
 8010e88:	4621      	mov	r1, r4
 8010e8a:	4628      	mov	r0, r5
 8010e8c:	f000 ffc4 	bl	8011e18 <_fflush_r>
 8010e90:	bb30      	cbnz	r0, 8010ee0 <__swbuf_r+0x90>
 8010e92:	68a3      	ldr	r3, [r4, #8]
 8010e94:	3b01      	subs	r3, #1
 8010e96:	60a3      	str	r3, [r4, #8]
 8010e98:	6823      	ldr	r3, [r4, #0]
 8010e9a:	1c5a      	adds	r2, r3, #1
 8010e9c:	6022      	str	r2, [r4, #0]
 8010e9e:	701e      	strb	r6, [r3, #0]
 8010ea0:	6963      	ldr	r3, [r4, #20]
 8010ea2:	3001      	adds	r0, #1
 8010ea4:	4283      	cmp	r3, r0
 8010ea6:	d004      	beq.n	8010eb2 <__swbuf_r+0x62>
 8010ea8:	89a3      	ldrh	r3, [r4, #12]
 8010eaa:	07db      	lsls	r3, r3, #31
 8010eac:	d506      	bpl.n	8010ebc <__swbuf_r+0x6c>
 8010eae:	2e0a      	cmp	r6, #10
 8010eb0:	d104      	bne.n	8010ebc <__swbuf_r+0x6c>
 8010eb2:	4621      	mov	r1, r4
 8010eb4:	4628      	mov	r0, r5
 8010eb6:	f000 ffaf 	bl	8011e18 <_fflush_r>
 8010eba:	b988      	cbnz	r0, 8010ee0 <__swbuf_r+0x90>
 8010ebc:	4638      	mov	r0, r7
 8010ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010ec0:	4b0a      	ldr	r3, [pc, #40]	; (8010eec <__swbuf_r+0x9c>)
 8010ec2:	429c      	cmp	r4, r3
 8010ec4:	d101      	bne.n	8010eca <__swbuf_r+0x7a>
 8010ec6:	68ac      	ldr	r4, [r5, #8]
 8010ec8:	e7cf      	b.n	8010e6a <__swbuf_r+0x1a>
 8010eca:	4b09      	ldr	r3, [pc, #36]	; (8010ef0 <__swbuf_r+0xa0>)
 8010ecc:	429c      	cmp	r4, r3
 8010ece:	bf08      	it	eq
 8010ed0:	68ec      	ldreq	r4, [r5, #12]
 8010ed2:	e7ca      	b.n	8010e6a <__swbuf_r+0x1a>
 8010ed4:	4621      	mov	r1, r4
 8010ed6:	4628      	mov	r0, r5
 8010ed8:	f000 f81e 	bl	8010f18 <__swsetup_r>
 8010edc:	2800      	cmp	r0, #0
 8010ede:	d0cb      	beq.n	8010e78 <__swbuf_r+0x28>
 8010ee0:	f04f 37ff 	mov.w	r7, #4294967295
 8010ee4:	e7ea      	b.n	8010ebc <__swbuf_r+0x6c>
 8010ee6:	bf00      	nop
 8010ee8:	080152d0 	.word	0x080152d0
 8010eec:	080152f0 	.word	0x080152f0
 8010ef0:	080152b0 	.word	0x080152b0

08010ef4 <_write_r>:
 8010ef4:	b538      	push	{r3, r4, r5, lr}
 8010ef6:	4d07      	ldr	r5, [pc, #28]	; (8010f14 <_write_r+0x20>)
 8010ef8:	4604      	mov	r4, r0
 8010efa:	4608      	mov	r0, r1
 8010efc:	4611      	mov	r1, r2
 8010efe:	2200      	movs	r2, #0
 8010f00:	602a      	str	r2, [r5, #0]
 8010f02:	461a      	mov	r2, r3
 8010f04:	f7f2 ffb4 	bl	8003e70 <_write>
 8010f08:	1c43      	adds	r3, r0, #1
 8010f0a:	d102      	bne.n	8010f12 <_write_r+0x1e>
 8010f0c:	682b      	ldr	r3, [r5, #0]
 8010f0e:	b103      	cbz	r3, 8010f12 <_write_r+0x1e>
 8010f10:	6023      	str	r3, [r4, #0]
 8010f12:	bd38      	pop	{r3, r4, r5, pc}
 8010f14:	20003a44 	.word	0x20003a44

08010f18 <__swsetup_r>:
 8010f18:	4b32      	ldr	r3, [pc, #200]	; (8010fe4 <__swsetup_r+0xcc>)
 8010f1a:	b570      	push	{r4, r5, r6, lr}
 8010f1c:	681d      	ldr	r5, [r3, #0]
 8010f1e:	4606      	mov	r6, r0
 8010f20:	460c      	mov	r4, r1
 8010f22:	b125      	cbz	r5, 8010f2e <__swsetup_r+0x16>
 8010f24:	69ab      	ldr	r3, [r5, #24]
 8010f26:	b913      	cbnz	r3, 8010f2e <__swsetup_r+0x16>
 8010f28:	4628      	mov	r0, r5
 8010f2a:	f001 f809 	bl	8011f40 <__sinit>
 8010f2e:	4b2e      	ldr	r3, [pc, #184]	; (8010fe8 <__swsetup_r+0xd0>)
 8010f30:	429c      	cmp	r4, r3
 8010f32:	d10f      	bne.n	8010f54 <__swsetup_r+0x3c>
 8010f34:	686c      	ldr	r4, [r5, #4]
 8010f36:	89a3      	ldrh	r3, [r4, #12]
 8010f38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010f3c:	0719      	lsls	r1, r3, #28
 8010f3e:	d42c      	bmi.n	8010f9a <__swsetup_r+0x82>
 8010f40:	06dd      	lsls	r5, r3, #27
 8010f42:	d411      	bmi.n	8010f68 <__swsetup_r+0x50>
 8010f44:	2309      	movs	r3, #9
 8010f46:	6033      	str	r3, [r6, #0]
 8010f48:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010f4c:	81a3      	strh	r3, [r4, #12]
 8010f4e:	f04f 30ff 	mov.w	r0, #4294967295
 8010f52:	e03e      	b.n	8010fd2 <__swsetup_r+0xba>
 8010f54:	4b25      	ldr	r3, [pc, #148]	; (8010fec <__swsetup_r+0xd4>)
 8010f56:	429c      	cmp	r4, r3
 8010f58:	d101      	bne.n	8010f5e <__swsetup_r+0x46>
 8010f5a:	68ac      	ldr	r4, [r5, #8]
 8010f5c:	e7eb      	b.n	8010f36 <__swsetup_r+0x1e>
 8010f5e:	4b24      	ldr	r3, [pc, #144]	; (8010ff0 <__swsetup_r+0xd8>)
 8010f60:	429c      	cmp	r4, r3
 8010f62:	bf08      	it	eq
 8010f64:	68ec      	ldreq	r4, [r5, #12]
 8010f66:	e7e6      	b.n	8010f36 <__swsetup_r+0x1e>
 8010f68:	0758      	lsls	r0, r3, #29
 8010f6a:	d512      	bpl.n	8010f92 <__swsetup_r+0x7a>
 8010f6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010f6e:	b141      	cbz	r1, 8010f82 <__swsetup_r+0x6a>
 8010f70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010f74:	4299      	cmp	r1, r3
 8010f76:	d002      	beq.n	8010f7e <__swsetup_r+0x66>
 8010f78:	4630      	mov	r0, r6
 8010f7a:	f002 f95f 	bl	801323c <_free_r>
 8010f7e:	2300      	movs	r3, #0
 8010f80:	6363      	str	r3, [r4, #52]	; 0x34
 8010f82:	89a3      	ldrh	r3, [r4, #12]
 8010f84:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8010f88:	81a3      	strh	r3, [r4, #12]
 8010f8a:	2300      	movs	r3, #0
 8010f8c:	6063      	str	r3, [r4, #4]
 8010f8e:	6923      	ldr	r3, [r4, #16]
 8010f90:	6023      	str	r3, [r4, #0]
 8010f92:	89a3      	ldrh	r3, [r4, #12]
 8010f94:	f043 0308 	orr.w	r3, r3, #8
 8010f98:	81a3      	strh	r3, [r4, #12]
 8010f9a:	6923      	ldr	r3, [r4, #16]
 8010f9c:	b94b      	cbnz	r3, 8010fb2 <__swsetup_r+0x9a>
 8010f9e:	89a3      	ldrh	r3, [r4, #12]
 8010fa0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010fa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010fa8:	d003      	beq.n	8010fb2 <__swsetup_r+0x9a>
 8010faa:	4621      	mov	r1, r4
 8010fac:	4630      	mov	r0, r6
 8010fae:	f001 fc13 	bl	80127d8 <__smakebuf_r>
 8010fb2:	89a0      	ldrh	r0, [r4, #12]
 8010fb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010fb8:	f010 0301 	ands.w	r3, r0, #1
 8010fbc:	d00a      	beq.n	8010fd4 <__swsetup_r+0xbc>
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	60a3      	str	r3, [r4, #8]
 8010fc2:	6963      	ldr	r3, [r4, #20]
 8010fc4:	425b      	negs	r3, r3
 8010fc6:	61a3      	str	r3, [r4, #24]
 8010fc8:	6923      	ldr	r3, [r4, #16]
 8010fca:	b943      	cbnz	r3, 8010fde <__swsetup_r+0xc6>
 8010fcc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8010fd0:	d1ba      	bne.n	8010f48 <__swsetup_r+0x30>
 8010fd2:	bd70      	pop	{r4, r5, r6, pc}
 8010fd4:	0781      	lsls	r1, r0, #30
 8010fd6:	bf58      	it	pl
 8010fd8:	6963      	ldrpl	r3, [r4, #20]
 8010fda:	60a3      	str	r3, [r4, #8]
 8010fdc:	e7f4      	b.n	8010fc8 <__swsetup_r+0xb0>
 8010fde:	2000      	movs	r0, #0
 8010fe0:	e7f7      	b.n	8010fd2 <__swsetup_r+0xba>
 8010fe2:	bf00      	nop
 8010fe4:	20000110 	.word	0x20000110
 8010fe8:	080152d0 	.word	0x080152d0
 8010fec:	080152f0 	.word	0x080152f0
 8010ff0:	080152b0 	.word	0x080152b0

08010ff4 <_close_r>:
 8010ff4:	b538      	push	{r3, r4, r5, lr}
 8010ff6:	4d06      	ldr	r5, [pc, #24]	; (8011010 <_close_r+0x1c>)
 8010ff8:	2300      	movs	r3, #0
 8010ffa:	4604      	mov	r4, r0
 8010ffc:	4608      	mov	r0, r1
 8010ffe:	602b      	str	r3, [r5, #0]
 8011000:	f7f3 fa79 	bl	80044f6 <_close>
 8011004:	1c43      	adds	r3, r0, #1
 8011006:	d102      	bne.n	801100e <_close_r+0x1a>
 8011008:	682b      	ldr	r3, [r5, #0]
 801100a:	b103      	cbz	r3, 801100e <_close_r+0x1a>
 801100c:	6023      	str	r3, [r4, #0]
 801100e:	bd38      	pop	{r3, r4, r5, pc}
 8011010:	20003a44 	.word	0x20003a44

08011014 <quorem>:
 8011014:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011018:	6903      	ldr	r3, [r0, #16]
 801101a:	690c      	ldr	r4, [r1, #16]
 801101c:	42a3      	cmp	r3, r4
 801101e:	4607      	mov	r7, r0
 8011020:	f2c0 8081 	blt.w	8011126 <quorem+0x112>
 8011024:	3c01      	subs	r4, #1
 8011026:	f101 0814 	add.w	r8, r1, #20
 801102a:	f100 0514 	add.w	r5, r0, #20
 801102e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011032:	9301      	str	r3, [sp, #4]
 8011034:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011038:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801103c:	3301      	adds	r3, #1
 801103e:	429a      	cmp	r2, r3
 8011040:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011044:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011048:	fbb2 f6f3 	udiv	r6, r2, r3
 801104c:	d331      	bcc.n	80110b2 <quorem+0x9e>
 801104e:	f04f 0e00 	mov.w	lr, #0
 8011052:	4640      	mov	r0, r8
 8011054:	46ac      	mov	ip, r5
 8011056:	46f2      	mov	sl, lr
 8011058:	f850 2b04 	ldr.w	r2, [r0], #4
 801105c:	b293      	uxth	r3, r2
 801105e:	fb06 e303 	mla	r3, r6, r3, lr
 8011062:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8011066:	b29b      	uxth	r3, r3
 8011068:	ebaa 0303 	sub.w	r3, sl, r3
 801106c:	f8dc a000 	ldr.w	sl, [ip]
 8011070:	0c12      	lsrs	r2, r2, #16
 8011072:	fa13 f38a 	uxtah	r3, r3, sl
 8011076:	fb06 e202 	mla	r2, r6, r2, lr
 801107a:	9300      	str	r3, [sp, #0]
 801107c:	9b00      	ldr	r3, [sp, #0]
 801107e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011082:	b292      	uxth	r2, r2
 8011084:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8011088:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801108c:	f8bd 3000 	ldrh.w	r3, [sp]
 8011090:	4581      	cmp	r9, r0
 8011092:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011096:	f84c 3b04 	str.w	r3, [ip], #4
 801109a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801109e:	d2db      	bcs.n	8011058 <quorem+0x44>
 80110a0:	f855 300b 	ldr.w	r3, [r5, fp]
 80110a4:	b92b      	cbnz	r3, 80110b2 <quorem+0x9e>
 80110a6:	9b01      	ldr	r3, [sp, #4]
 80110a8:	3b04      	subs	r3, #4
 80110aa:	429d      	cmp	r5, r3
 80110ac:	461a      	mov	r2, r3
 80110ae:	d32e      	bcc.n	801110e <quorem+0xfa>
 80110b0:	613c      	str	r4, [r7, #16]
 80110b2:	4638      	mov	r0, r7
 80110b4:	f001 feb6 	bl	8012e24 <__mcmp>
 80110b8:	2800      	cmp	r0, #0
 80110ba:	db24      	blt.n	8011106 <quorem+0xf2>
 80110bc:	3601      	adds	r6, #1
 80110be:	4628      	mov	r0, r5
 80110c0:	f04f 0c00 	mov.w	ip, #0
 80110c4:	f858 2b04 	ldr.w	r2, [r8], #4
 80110c8:	f8d0 e000 	ldr.w	lr, [r0]
 80110cc:	b293      	uxth	r3, r2
 80110ce:	ebac 0303 	sub.w	r3, ip, r3
 80110d2:	0c12      	lsrs	r2, r2, #16
 80110d4:	fa13 f38e 	uxtah	r3, r3, lr
 80110d8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80110dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80110e0:	b29b      	uxth	r3, r3
 80110e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80110e6:	45c1      	cmp	r9, r8
 80110e8:	f840 3b04 	str.w	r3, [r0], #4
 80110ec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80110f0:	d2e8      	bcs.n	80110c4 <quorem+0xb0>
 80110f2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80110f6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80110fa:	b922      	cbnz	r2, 8011106 <quorem+0xf2>
 80110fc:	3b04      	subs	r3, #4
 80110fe:	429d      	cmp	r5, r3
 8011100:	461a      	mov	r2, r3
 8011102:	d30a      	bcc.n	801111a <quorem+0x106>
 8011104:	613c      	str	r4, [r7, #16]
 8011106:	4630      	mov	r0, r6
 8011108:	b003      	add	sp, #12
 801110a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801110e:	6812      	ldr	r2, [r2, #0]
 8011110:	3b04      	subs	r3, #4
 8011112:	2a00      	cmp	r2, #0
 8011114:	d1cc      	bne.n	80110b0 <quorem+0x9c>
 8011116:	3c01      	subs	r4, #1
 8011118:	e7c7      	b.n	80110aa <quorem+0x96>
 801111a:	6812      	ldr	r2, [r2, #0]
 801111c:	3b04      	subs	r3, #4
 801111e:	2a00      	cmp	r2, #0
 8011120:	d1f0      	bne.n	8011104 <quorem+0xf0>
 8011122:	3c01      	subs	r4, #1
 8011124:	e7eb      	b.n	80110fe <quorem+0xea>
 8011126:	2000      	movs	r0, #0
 8011128:	e7ee      	b.n	8011108 <quorem+0xf4>
 801112a:	0000      	movs	r0, r0
 801112c:	0000      	movs	r0, r0
	...

08011130 <_dtoa_r>:
 8011130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011134:	ed2d 8b04 	vpush	{d8-d9}
 8011138:	ec57 6b10 	vmov	r6, r7, d0
 801113c:	b093      	sub	sp, #76	; 0x4c
 801113e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011140:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011144:	9106      	str	r1, [sp, #24]
 8011146:	ee10 aa10 	vmov	sl, s0
 801114a:	4604      	mov	r4, r0
 801114c:	9209      	str	r2, [sp, #36]	; 0x24
 801114e:	930c      	str	r3, [sp, #48]	; 0x30
 8011150:	46bb      	mov	fp, r7
 8011152:	b975      	cbnz	r5, 8011172 <_dtoa_r+0x42>
 8011154:	2010      	movs	r0, #16
 8011156:	f001 fb7f 	bl	8012858 <malloc>
 801115a:	4602      	mov	r2, r0
 801115c:	6260      	str	r0, [r4, #36]	; 0x24
 801115e:	b920      	cbnz	r0, 801116a <_dtoa_r+0x3a>
 8011160:	4ba7      	ldr	r3, [pc, #668]	; (8011400 <_dtoa_r+0x2d0>)
 8011162:	21ea      	movs	r1, #234	; 0xea
 8011164:	48a7      	ldr	r0, [pc, #668]	; (8011404 <_dtoa_r+0x2d4>)
 8011166:	f003 f857 	bl	8014218 <__assert_func>
 801116a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801116e:	6005      	str	r5, [r0, #0]
 8011170:	60c5      	str	r5, [r0, #12]
 8011172:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011174:	6819      	ldr	r1, [r3, #0]
 8011176:	b151      	cbz	r1, 801118e <_dtoa_r+0x5e>
 8011178:	685a      	ldr	r2, [r3, #4]
 801117a:	604a      	str	r2, [r1, #4]
 801117c:	2301      	movs	r3, #1
 801117e:	4093      	lsls	r3, r2
 8011180:	608b      	str	r3, [r1, #8]
 8011182:	4620      	mov	r0, r4
 8011184:	f001 fbc2 	bl	801290c <_Bfree>
 8011188:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801118a:	2200      	movs	r2, #0
 801118c:	601a      	str	r2, [r3, #0]
 801118e:	1e3b      	subs	r3, r7, #0
 8011190:	bfaa      	itet	ge
 8011192:	2300      	movge	r3, #0
 8011194:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8011198:	f8c8 3000 	strge.w	r3, [r8]
 801119c:	4b9a      	ldr	r3, [pc, #616]	; (8011408 <_dtoa_r+0x2d8>)
 801119e:	bfbc      	itt	lt
 80111a0:	2201      	movlt	r2, #1
 80111a2:	f8c8 2000 	strlt.w	r2, [r8]
 80111a6:	ea33 030b 	bics.w	r3, r3, fp
 80111aa:	d11b      	bne.n	80111e4 <_dtoa_r+0xb4>
 80111ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80111ae:	f242 730f 	movw	r3, #9999	; 0x270f
 80111b2:	6013      	str	r3, [r2, #0]
 80111b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80111b8:	4333      	orrs	r3, r6
 80111ba:	f000 8592 	beq.w	8011ce2 <_dtoa_r+0xbb2>
 80111be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80111c0:	b963      	cbnz	r3, 80111dc <_dtoa_r+0xac>
 80111c2:	4b92      	ldr	r3, [pc, #584]	; (801140c <_dtoa_r+0x2dc>)
 80111c4:	e022      	b.n	801120c <_dtoa_r+0xdc>
 80111c6:	4b92      	ldr	r3, [pc, #584]	; (8011410 <_dtoa_r+0x2e0>)
 80111c8:	9301      	str	r3, [sp, #4]
 80111ca:	3308      	adds	r3, #8
 80111cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80111ce:	6013      	str	r3, [r2, #0]
 80111d0:	9801      	ldr	r0, [sp, #4]
 80111d2:	b013      	add	sp, #76	; 0x4c
 80111d4:	ecbd 8b04 	vpop	{d8-d9}
 80111d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111dc:	4b8b      	ldr	r3, [pc, #556]	; (801140c <_dtoa_r+0x2dc>)
 80111de:	9301      	str	r3, [sp, #4]
 80111e0:	3303      	adds	r3, #3
 80111e2:	e7f3      	b.n	80111cc <_dtoa_r+0x9c>
 80111e4:	2200      	movs	r2, #0
 80111e6:	2300      	movs	r3, #0
 80111e8:	4650      	mov	r0, sl
 80111ea:	4659      	mov	r1, fp
 80111ec:	f7ef fc8c 	bl	8000b08 <__aeabi_dcmpeq>
 80111f0:	ec4b ab19 	vmov	d9, sl, fp
 80111f4:	4680      	mov	r8, r0
 80111f6:	b158      	cbz	r0, 8011210 <_dtoa_r+0xe0>
 80111f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80111fa:	2301      	movs	r3, #1
 80111fc:	6013      	str	r3, [r2, #0]
 80111fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011200:	2b00      	cmp	r3, #0
 8011202:	f000 856b 	beq.w	8011cdc <_dtoa_r+0xbac>
 8011206:	4883      	ldr	r0, [pc, #524]	; (8011414 <_dtoa_r+0x2e4>)
 8011208:	6018      	str	r0, [r3, #0]
 801120a:	1e43      	subs	r3, r0, #1
 801120c:	9301      	str	r3, [sp, #4]
 801120e:	e7df      	b.n	80111d0 <_dtoa_r+0xa0>
 8011210:	ec4b ab10 	vmov	d0, sl, fp
 8011214:	aa10      	add	r2, sp, #64	; 0x40
 8011216:	a911      	add	r1, sp, #68	; 0x44
 8011218:	4620      	mov	r0, r4
 801121a:	f001 ff25 	bl	8013068 <__d2b>
 801121e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8011222:	ee08 0a10 	vmov	s16, r0
 8011226:	2d00      	cmp	r5, #0
 8011228:	f000 8084 	beq.w	8011334 <_dtoa_r+0x204>
 801122c:	ee19 3a90 	vmov	r3, s19
 8011230:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011234:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8011238:	4656      	mov	r6, sl
 801123a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801123e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011242:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8011246:	4b74      	ldr	r3, [pc, #464]	; (8011418 <_dtoa_r+0x2e8>)
 8011248:	2200      	movs	r2, #0
 801124a:	4630      	mov	r0, r6
 801124c:	4639      	mov	r1, r7
 801124e:	f7ef f83b 	bl	80002c8 <__aeabi_dsub>
 8011252:	a365      	add	r3, pc, #404	; (adr r3, 80113e8 <_dtoa_r+0x2b8>)
 8011254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011258:	f7ef f9ee 	bl	8000638 <__aeabi_dmul>
 801125c:	a364      	add	r3, pc, #400	; (adr r3, 80113f0 <_dtoa_r+0x2c0>)
 801125e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011262:	f7ef f833 	bl	80002cc <__adddf3>
 8011266:	4606      	mov	r6, r0
 8011268:	4628      	mov	r0, r5
 801126a:	460f      	mov	r7, r1
 801126c:	f7ef f97a 	bl	8000564 <__aeabi_i2d>
 8011270:	a361      	add	r3, pc, #388	; (adr r3, 80113f8 <_dtoa_r+0x2c8>)
 8011272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011276:	f7ef f9df 	bl	8000638 <__aeabi_dmul>
 801127a:	4602      	mov	r2, r0
 801127c:	460b      	mov	r3, r1
 801127e:	4630      	mov	r0, r6
 8011280:	4639      	mov	r1, r7
 8011282:	f7ef f823 	bl	80002cc <__adddf3>
 8011286:	4606      	mov	r6, r0
 8011288:	460f      	mov	r7, r1
 801128a:	f7ef fc85 	bl	8000b98 <__aeabi_d2iz>
 801128e:	2200      	movs	r2, #0
 8011290:	9000      	str	r0, [sp, #0]
 8011292:	2300      	movs	r3, #0
 8011294:	4630      	mov	r0, r6
 8011296:	4639      	mov	r1, r7
 8011298:	f7ef fc40 	bl	8000b1c <__aeabi_dcmplt>
 801129c:	b150      	cbz	r0, 80112b4 <_dtoa_r+0x184>
 801129e:	9800      	ldr	r0, [sp, #0]
 80112a0:	f7ef f960 	bl	8000564 <__aeabi_i2d>
 80112a4:	4632      	mov	r2, r6
 80112a6:	463b      	mov	r3, r7
 80112a8:	f7ef fc2e 	bl	8000b08 <__aeabi_dcmpeq>
 80112ac:	b910      	cbnz	r0, 80112b4 <_dtoa_r+0x184>
 80112ae:	9b00      	ldr	r3, [sp, #0]
 80112b0:	3b01      	subs	r3, #1
 80112b2:	9300      	str	r3, [sp, #0]
 80112b4:	9b00      	ldr	r3, [sp, #0]
 80112b6:	2b16      	cmp	r3, #22
 80112b8:	d85a      	bhi.n	8011370 <_dtoa_r+0x240>
 80112ba:	9a00      	ldr	r2, [sp, #0]
 80112bc:	4b57      	ldr	r3, [pc, #348]	; (801141c <_dtoa_r+0x2ec>)
 80112be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80112c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80112c6:	ec51 0b19 	vmov	r0, r1, d9
 80112ca:	f7ef fc27 	bl	8000b1c <__aeabi_dcmplt>
 80112ce:	2800      	cmp	r0, #0
 80112d0:	d050      	beq.n	8011374 <_dtoa_r+0x244>
 80112d2:	9b00      	ldr	r3, [sp, #0]
 80112d4:	3b01      	subs	r3, #1
 80112d6:	9300      	str	r3, [sp, #0]
 80112d8:	2300      	movs	r3, #0
 80112da:	930b      	str	r3, [sp, #44]	; 0x2c
 80112dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80112de:	1b5d      	subs	r5, r3, r5
 80112e0:	1e6b      	subs	r3, r5, #1
 80112e2:	9305      	str	r3, [sp, #20]
 80112e4:	bf45      	ittet	mi
 80112e6:	f1c5 0301 	rsbmi	r3, r5, #1
 80112ea:	9304      	strmi	r3, [sp, #16]
 80112ec:	2300      	movpl	r3, #0
 80112ee:	2300      	movmi	r3, #0
 80112f0:	bf4c      	ite	mi
 80112f2:	9305      	strmi	r3, [sp, #20]
 80112f4:	9304      	strpl	r3, [sp, #16]
 80112f6:	9b00      	ldr	r3, [sp, #0]
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	db3d      	blt.n	8011378 <_dtoa_r+0x248>
 80112fc:	9b05      	ldr	r3, [sp, #20]
 80112fe:	9a00      	ldr	r2, [sp, #0]
 8011300:	920a      	str	r2, [sp, #40]	; 0x28
 8011302:	4413      	add	r3, r2
 8011304:	9305      	str	r3, [sp, #20]
 8011306:	2300      	movs	r3, #0
 8011308:	9307      	str	r3, [sp, #28]
 801130a:	9b06      	ldr	r3, [sp, #24]
 801130c:	2b09      	cmp	r3, #9
 801130e:	f200 8089 	bhi.w	8011424 <_dtoa_r+0x2f4>
 8011312:	2b05      	cmp	r3, #5
 8011314:	bfc4      	itt	gt
 8011316:	3b04      	subgt	r3, #4
 8011318:	9306      	strgt	r3, [sp, #24]
 801131a:	9b06      	ldr	r3, [sp, #24]
 801131c:	f1a3 0302 	sub.w	r3, r3, #2
 8011320:	bfcc      	ite	gt
 8011322:	2500      	movgt	r5, #0
 8011324:	2501      	movle	r5, #1
 8011326:	2b03      	cmp	r3, #3
 8011328:	f200 8087 	bhi.w	801143a <_dtoa_r+0x30a>
 801132c:	e8df f003 	tbb	[pc, r3]
 8011330:	59383a2d 	.word	0x59383a2d
 8011334:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8011338:	441d      	add	r5, r3
 801133a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801133e:	2b20      	cmp	r3, #32
 8011340:	bfc1      	itttt	gt
 8011342:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011346:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801134a:	fa0b f303 	lslgt.w	r3, fp, r3
 801134e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8011352:	bfda      	itte	le
 8011354:	f1c3 0320 	rsble	r3, r3, #32
 8011358:	fa06 f003 	lslle.w	r0, r6, r3
 801135c:	4318      	orrgt	r0, r3
 801135e:	f7ef f8f1 	bl	8000544 <__aeabi_ui2d>
 8011362:	2301      	movs	r3, #1
 8011364:	4606      	mov	r6, r0
 8011366:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801136a:	3d01      	subs	r5, #1
 801136c:	930e      	str	r3, [sp, #56]	; 0x38
 801136e:	e76a      	b.n	8011246 <_dtoa_r+0x116>
 8011370:	2301      	movs	r3, #1
 8011372:	e7b2      	b.n	80112da <_dtoa_r+0x1aa>
 8011374:	900b      	str	r0, [sp, #44]	; 0x2c
 8011376:	e7b1      	b.n	80112dc <_dtoa_r+0x1ac>
 8011378:	9b04      	ldr	r3, [sp, #16]
 801137a:	9a00      	ldr	r2, [sp, #0]
 801137c:	1a9b      	subs	r3, r3, r2
 801137e:	9304      	str	r3, [sp, #16]
 8011380:	4253      	negs	r3, r2
 8011382:	9307      	str	r3, [sp, #28]
 8011384:	2300      	movs	r3, #0
 8011386:	930a      	str	r3, [sp, #40]	; 0x28
 8011388:	e7bf      	b.n	801130a <_dtoa_r+0x1da>
 801138a:	2300      	movs	r3, #0
 801138c:	9308      	str	r3, [sp, #32]
 801138e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011390:	2b00      	cmp	r3, #0
 8011392:	dc55      	bgt.n	8011440 <_dtoa_r+0x310>
 8011394:	2301      	movs	r3, #1
 8011396:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801139a:	461a      	mov	r2, r3
 801139c:	9209      	str	r2, [sp, #36]	; 0x24
 801139e:	e00c      	b.n	80113ba <_dtoa_r+0x28a>
 80113a0:	2301      	movs	r3, #1
 80113a2:	e7f3      	b.n	801138c <_dtoa_r+0x25c>
 80113a4:	2300      	movs	r3, #0
 80113a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80113a8:	9308      	str	r3, [sp, #32]
 80113aa:	9b00      	ldr	r3, [sp, #0]
 80113ac:	4413      	add	r3, r2
 80113ae:	9302      	str	r3, [sp, #8]
 80113b0:	3301      	adds	r3, #1
 80113b2:	2b01      	cmp	r3, #1
 80113b4:	9303      	str	r3, [sp, #12]
 80113b6:	bfb8      	it	lt
 80113b8:	2301      	movlt	r3, #1
 80113ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80113bc:	2200      	movs	r2, #0
 80113be:	6042      	str	r2, [r0, #4]
 80113c0:	2204      	movs	r2, #4
 80113c2:	f102 0614 	add.w	r6, r2, #20
 80113c6:	429e      	cmp	r6, r3
 80113c8:	6841      	ldr	r1, [r0, #4]
 80113ca:	d93d      	bls.n	8011448 <_dtoa_r+0x318>
 80113cc:	4620      	mov	r0, r4
 80113ce:	f001 fa5d 	bl	801288c <_Balloc>
 80113d2:	9001      	str	r0, [sp, #4]
 80113d4:	2800      	cmp	r0, #0
 80113d6:	d13b      	bne.n	8011450 <_dtoa_r+0x320>
 80113d8:	4b11      	ldr	r3, [pc, #68]	; (8011420 <_dtoa_r+0x2f0>)
 80113da:	4602      	mov	r2, r0
 80113dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80113e0:	e6c0      	b.n	8011164 <_dtoa_r+0x34>
 80113e2:	2301      	movs	r3, #1
 80113e4:	e7df      	b.n	80113a6 <_dtoa_r+0x276>
 80113e6:	bf00      	nop
 80113e8:	636f4361 	.word	0x636f4361
 80113ec:	3fd287a7 	.word	0x3fd287a7
 80113f0:	8b60c8b3 	.word	0x8b60c8b3
 80113f4:	3fc68a28 	.word	0x3fc68a28
 80113f8:	509f79fb 	.word	0x509f79fb
 80113fc:	3fd34413 	.word	0x3fd34413
 8011400:	0801522d 	.word	0x0801522d
 8011404:	08015244 	.word	0x08015244
 8011408:	7ff00000 	.word	0x7ff00000
 801140c:	08015229 	.word	0x08015229
 8011410:	08015220 	.word	0x08015220
 8011414:	080154fa 	.word	0x080154fa
 8011418:	3ff80000 	.word	0x3ff80000
 801141c:	08015410 	.word	0x08015410
 8011420:	0801529f 	.word	0x0801529f
 8011424:	2501      	movs	r5, #1
 8011426:	2300      	movs	r3, #0
 8011428:	9306      	str	r3, [sp, #24]
 801142a:	9508      	str	r5, [sp, #32]
 801142c:	f04f 33ff 	mov.w	r3, #4294967295
 8011430:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011434:	2200      	movs	r2, #0
 8011436:	2312      	movs	r3, #18
 8011438:	e7b0      	b.n	801139c <_dtoa_r+0x26c>
 801143a:	2301      	movs	r3, #1
 801143c:	9308      	str	r3, [sp, #32]
 801143e:	e7f5      	b.n	801142c <_dtoa_r+0x2fc>
 8011440:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011442:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011446:	e7b8      	b.n	80113ba <_dtoa_r+0x28a>
 8011448:	3101      	adds	r1, #1
 801144a:	6041      	str	r1, [r0, #4]
 801144c:	0052      	lsls	r2, r2, #1
 801144e:	e7b8      	b.n	80113c2 <_dtoa_r+0x292>
 8011450:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011452:	9a01      	ldr	r2, [sp, #4]
 8011454:	601a      	str	r2, [r3, #0]
 8011456:	9b03      	ldr	r3, [sp, #12]
 8011458:	2b0e      	cmp	r3, #14
 801145a:	f200 809d 	bhi.w	8011598 <_dtoa_r+0x468>
 801145e:	2d00      	cmp	r5, #0
 8011460:	f000 809a 	beq.w	8011598 <_dtoa_r+0x468>
 8011464:	9b00      	ldr	r3, [sp, #0]
 8011466:	2b00      	cmp	r3, #0
 8011468:	dd32      	ble.n	80114d0 <_dtoa_r+0x3a0>
 801146a:	4ab7      	ldr	r2, [pc, #732]	; (8011748 <_dtoa_r+0x618>)
 801146c:	f003 030f 	and.w	r3, r3, #15
 8011470:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011474:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011478:	9b00      	ldr	r3, [sp, #0]
 801147a:	05d8      	lsls	r0, r3, #23
 801147c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8011480:	d516      	bpl.n	80114b0 <_dtoa_r+0x380>
 8011482:	4bb2      	ldr	r3, [pc, #712]	; (801174c <_dtoa_r+0x61c>)
 8011484:	ec51 0b19 	vmov	r0, r1, d9
 8011488:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801148c:	f7ef f9fe 	bl	800088c <__aeabi_ddiv>
 8011490:	f007 070f 	and.w	r7, r7, #15
 8011494:	4682      	mov	sl, r0
 8011496:	468b      	mov	fp, r1
 8011498:	2503      	movs	r5, #3
 801149a:	4eac      	ldr	r6, [pc, #688]	; (801174c <_dtoa_r+0x61c>)
 801149c:	b957      	cbnz	r7, 80114b4 <_dtoa_r+0x384>
 801149e:	4642      	mov	r2, r8
 80114a0:	464b      	mov	r3, r9
 80114a2:	4650      	mov	r0, sl
 80114a4:	4659      	mov	r1, fp
 80114a6:	f7ef f9f1 	bl	800088c <__aeabi_ddiv>
 80114aa:	4682      	mov	sl, r0
 80114ac:	468b      	mov	fp, r1
 80114ae:	e028      	b.n	8011502 <_dtoa_r+0x3d2>
 80114b0:	2502      	movs	r5, #2
 80114b2:	e7f2      	b.n	801149a <_dtoa_r+0x36a>
 80114b4:	07f9      	lsls	r1, r7, #31
 80114b6:	d508      	bpl.n	80114ca <_dtoa_r+0x39a>
 80114b8:	4640      	mov	r0, r8
 80114ba:	4649      	mov	r1, r9
 80114bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80114c0:	f7ef f8ba 	bl	8000638 <__aeabi_dmul>
 80114c4:	3501      	adds	r5, #1
 80114c6:	4680      	mov	r8, r0
 80114c8:	4689      	mov	r9, r1
 80114ca:	107f      	asrs	r7, r7, #1
 80114cc:	3608      	adds	r6, #8
 80114ce:	e7e5      	b.n	801149c <_dtoa_r+0x36c>
 80114d0:	f000 809b 	beq.w	801160a <_dtoa_r+0x4da>
 80114d4:	9b00      	ldr	r3, [sp, #0]
 80114d6:	4f9d      	ldr	r7, [pc, #628]	; (801174c <_dtoa_r+0x61c>)
 80114d8:	425e      	negs	r6, r3
 80114da:	4b9b      	ldr	r3, [pc, #620]	; (8011748 <_dtoa_r+0x618>)
 80114dc:	f006 020f 	and.w	r2, r6, #15
 80114e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80114e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114e8:	ec51 0b19 	vmov	r0, r1, d9
 80114ec:	f7ef f8a4 	bl	8000638 <__aeabi_dmul>
 80114f0:	1136      	asrs	r6, r6, #4
 80114f2:	4682      	mov	sl, r0
 80114f4:	468b      	mov	fp, r1
 80114f6:	2300      	movs	r3, #0
 80114f8:	2502      	movs	r5, #2
 80114fa:	2e00      	cmp	r6, #0
 80114fc:	d17a      	bne.n	80115f4 <_dtoa_r+0x4c4>
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d1d3      	bne.n	80114aa <_dtoa_r+0x37a>
 8011502:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011504:	2b00      	cmp	r3, #0
 8011506:	f000 8082 	beq.w	801160e <_dtoa_r+0x4de>
 801150a:	4b91      	ldr	r3, [pc, #580]	; (8011750 <_dtoa_r+0x620>)
 801150c:	2200      	movs	r2, #0
 801150e:	4650      	mov	r0, sl
 8011510:	4659      	mov	r1, fp
 8011512:	f7ef fb03 	bl	8000b1c <__aeabi_dcmplt>
 8011516:	2800      	cmp	r0, #0
 8011518:	d079      	beq.n	801160e <_dtoa_r+0x4de>
 801151a:	9b03      	ldr	r3, [sp, #12]
 801151c:	2b00      	cmp	r3, #0
 801151e:	d076      	beq.n	801160e <_dtoa_r+0x4de>
 8011520:	9b02      	ldr	r3, [sp, #8]
 8011522:	2b00      	cmp	r3, #0
 8011524:	dd36      	ble.n	8011594 <_dtoa_r+0x464>
 8011526:	9b00      	ldr	r3, [sp, #0]
 8011528:	4650      	mov	r0, sl
 801152a:	4659      	mov	r1, fp
 801152c:	1e5f      	subs	r7, r3, #1
 801152e:	2200      	movs	r2, #0
 8011530:	4b88      	ldr	r3, [pc, #544]	; (8011754 <_dtoa_r+0x624>)
 8011532:	f7ef f881 	bl	8000638 <__aeabi_dmul>
 8011536:	9e02      	ldr	r6, [sp, #8]
 8011538:	4682      	mov	sl, r0
 801153a:	468b      	mov	fp, r1
 801153c:	3501      	adds	r5, #1
 801153e:	4628      	mov	r0, r5
 8011540:	f7ef f810 	bl	8000564 <__aeabi_i2d>
 8011544:	4652      	mov	r2, sl
 8011546:	465b      	mov	r3, fp
 8011548:	f7ef f876 	bl	8000638 <__aeabi_dmul>
 801154c:	4b82      	ldr	r3, [pc, #520]	; (8011758 <_dtoa_r+0x628>)
 801154e:	2200      	movs	r2, #0
 8011550:	f7ee febc 	bl	80002cc <__adddf3>
 8011554:	46d0      	mov	r8, sl
 8011556:	46d9      	mov	r9, fp
 8011558:	4682      	mov	sl, r0
 801155a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801155e:	2e00      	cmp	r6, #0
 8011560:	d158      	bne.n	8011614 <_dtoa_r+0x4e4>
 8011562:	4b7e      	ldr	r3, [pc, #504]	; (801175c <_dtoa_r+0x62c>)
 8011564:	2200      	movs	r2, #0
 8011566:	4640      	mov	r0, r8
 8011568:	4649      	mov	r1, r9
 801156a:	f7ee fead 	bl	80002c8 <__aeabi_dsub>
 801156e:	4652      	mov	r2, sl
 8011570:	465b      	mov	r3, fp
 8011572:	4680      	mov	r8, r0
 8011574:	4689      	mov	r9, r1
 8011576:	f7ef faef 	bl	8000b58 <__aeabi_dcmpgt>
 801157a:	2800      	cmp	r0, #0
 801157c:	f040 8295 	bne.w	8011aaa <_dtoa_r+0x97a>
 8011580:	4652      	mov	r2, sl
 8011582:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8011586:	4640      	mov	r0, r8
 8011588:	4649      	mov	r1, r9
 801158a:	f7ef fac7 	bl	8000b1c <__aeabi_dcmplt>
 801158e:	2800      	cmp	r0, #0
 8011590:	f040 8289 	bne.w	8011aa6 <_dtoa_r+0x976>
 8011594:	ec5b ab19 	vmov	sl, fp, d9
 8011598:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801159a:	2b00      	cmp	r3, #0
 801159c:	f2c0 8148 	blt.w	8011830 <_dtoa_r+0x700>
 80115a0:	9a00      	ldr	r2, [sp, #0]
 80115a2:	2a0e      	cmp	r2, #14
 80115a4:	f300 8144 	bgt.w	8011830 <_dtoa_r+0x700>
 80115a8:	4b67      	ldr	r3, [pc, #412]	; (8011748 <_dtoa_r+0x618>)
 80115aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80115ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80115b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80115b4:	2b00      	cmp	r3, #0
 80115b6:	f280 80d5 	bge.w	8011764 <_dtoa_r+0x634>
 80115ba:	9b03      	ldr	r3, [sp, #12]
 80115bc:	2b00      	cmp	r3, #0
 80115be:	f300 80d1 	bgt.w	8011764 <_dtoa_r+0x634>
 80115c2:	f040 826f 	bne.w	8011aa4 <_dtoa_r+0x974>
 80115c6:	4b65      	ldr	r3, [pc, #404]	; (801175c <_dtoa_r+0x62c>)
 80115c8:	2200      	movs	r2, #0
 80115ca:	4640      	mov	r0, r8
 80115cc:	4649      	mov	r1, r9
 80115ce:	f7ef f833 	bl	8000638 <__aeabi_dmul>
 80115d2:	4652      	mov	r2, sl
 80115d4:	465b      	mov	r3, fp
 80115d6:	f7ef fab5 	bl	8000b44 <__aeabi_dcmpge>
 80115da:	9e03      	ldr	r6, [sp, #12]
 80115dc:	4637      	mov	r7, r6
 80115de:	2800      	cmp	r0, #0
 80115e0:	f040 8245 	bne.w	8011a6e <_dtoa_r+0x93e>
 80115e4:	9d01      	ldr	r5, [sp, #4]
 80115e6:	2331      	movs	r3, #49	; 0x31
 80115e8:	f805 3b01 	strb.w	r3, [r5], #1
 80115ec:	9b00      	ldr	r3, [sp, #0]
 80115ee:	3301      	adds	r3, #1
 80115f0:	9300      	str	r3, [sp, #0]
 80115f2:	e240      	b.n	8011a76 <_dtoa_r+0x946>
 80115f4:	07f2      	lsls	r2, r6, #31
 80115f6:	d505      	bpl.n	8011604 <_dtoa_r+0x4d4>
 80115f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80115fc:	f7ef f81c 	bl	8000638 <__aeabi_dmul>
 8011600:	3501      	adds	r5, #1
 8011602:	2301      	movs	r3, #1
 8011604:	1076      	asrs	r6, r6, #1
 8011606:	3708      	adds	r7, #8
 8011608:	e777      	b.n	80114fa <_dtoa_r+0x3ca>
 801160a:	2502      	movs	r5, #2
 801160c:	e779      	b.n	8011502 <_dtoa_r+0x3d2>
 801160e:	9f00      	ldr	r7, [sp, #0]
 8011610:	9e03      	ldr	r6, [sp, #12]
 8011612:	e794      	b.n	801153e <_dtoa_r+0x40e>
 8011614:	9901      	ldr	r1, [sp, #4]
 8011616:	4b4c      	ldr	r3, [pc, #304]	; (8011748 <_dtoa_r+0x618>)
 8011618:	4431      	add	r1, r6
 801161a:	910d      	str	r1, [sp, #52]	; 0x34
 801161c:	9908      	ldr	r1, [sp, #32]
 801161e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011622:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011626:	2900      	cmp	r1, #0
 8011628:	d043      	beq.n	80116b2 <_dtoa_r+0x582>
 801162a:	494d      	ldr	r1, [pc, #308]	; (8011760 <_dtoa_r+0x630>)
 801162c:	2000      	movs	r0, #0
 801162e:	f7ef f92d 	bl	800088c <__aeabi_ddiv>
 8011632:	4652      	mov	r2, sl
 8011634:	465b      	mov	r3, fp
 8011636:	f7ee fe47 	bl	80002c8 <__aeabi_dsub>
 801163a:	9d01      	ldr	r5, [sp, #4]
 801163c:	4682      	mov	sl, r0
 801163e:	468b      	mov	fp, r1
 8011640:	4649      	mov	r1, r9
 8011642:	4640      	mov	r0, r8
 8011644:	f7ef faa8 	bl	8000b98 <__aeabi_d2iz>
 8011648:	4606      	mov	r6, r0
 801164a:	f7ee ff8b 	bl	8000564 <__aeabi_i2d>
 801164e:	4602      	mov	r2, r0
 8011650:	460b      	mov	r3, r1
 8011652:	4640      	mov	r0, r8
 8011654:	4649      	mov	r1, r9
 8011656:	f7ee fe37 	bl	80002c8 <__aeabi_dsub>
 801165a:	3630      	adds	r6, #48	; 0x30
 801165c:	f805 6b01 	strb.w	r6, [r5], #1
 8011660:	4652      	mov	r2, sl
 8011662:	465b      	mov	r3, fp
 8011664:	4680      	mov	r8, r0
 8011666:	4689      	mov	r9, r1
 8011668:	f7ef fa58 	bl	8000b1c <__aeabi_dcmplt>
 801166c:	2800      	cmp	r0, #0
 801166e:	d163      	bne.n	8011738 <_dtoa_r+0x608>
 8011670:	4642      	mov	r2, r8
 8011672:	464b      	mov	r3, r9
 8011674:	4936      	ldr	r1, [pc, #216]	; (8011750 <_dtoa_r+0x620>)
 8011676:	2000      	movs	r0, #0
 8011678:	f7ee fe26 	bl	80002c8 <__aeabi_dsub>
 801167c:	4652      	mov	r2, sl
 801167e:	465b      	mov	r3, fp
 8011680:	f7ef fa4c 	bl	8000b1c <__aeabi_dcmplt>
 8011684:	2800      	cmp	r0, #0
 8011686:	f040 80b5 	bne.w	80117f4 <_dtoa_r+0x6c4>
 801168a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801168c:	429d      	cmp	r5, r3
 801168e:	d081      	beq.n	8011594 <_dtoa_r+0x464>
 8011690:	4b30      	ldr	r3, [pc, #192]	; (8011754 <_dtoa_r+0x624>)
 8011692:	2200      	movs	r2, #0
 8011694:	4650      	mov	r0, sl
 8011696:	4659      	mov	r1, fp
 8011698:	f7ee ffce 	bl	8000638 <__aeabi_dmul>
 801169c:	4b2d      	ldr	r3, [pc, #180]	; (8011754 <_dtoa_r+0x624>)
 801169e:	4682      	mov	sl, r0
 80116a0:	468b      	mov	fp, r1
 80116a2:	4640      	mov	r0, r8
 80116a4:	4649      	mov	r1, r9
 80116a6:	2200      	movs	r2, #0
 80116a8:	f7ee ffc6 	bl	8000638 <__aeabi_dmul>
 80116ac:	4680      	mov	r8, r0
 80116ae:	4689      	mov	r9, r1
 80116b0:	e7c6      	b.n	8011640 <_dtoa_r+0x510>
 80116b2:	4650      	mov	r0, sl
 80116b4:	4659      	mov	r1, fp
 80116b6:	f7ee ffbf 	bl	8000638 <__aeabi_dmul>
 80116ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80116bc:	9d01      	ldr	r5, [sp, #4]
 80116be:	930f      	str	r3, [sp, #60]	; 0x3c
 80116c0:	4682      	mov	sl, r0
 80116c2:	468b      	mov	fp, r1
 80116c4:	4649      	mov	r1, r9
 80116c6:	4640      	mov	r0, r8
 80116c8:	f7ef fa66 	bl	8000b98 <__aeabi_d2iz>
 80116cc:	4606      	mov	r6, r0
 80116ce:	f7ee ff49 	bl	8000564 <__aeabi_i2d>
 80116d2:	3630      	adds	r6, #48	; 0x30
 80116d4:	4602      	mov	r2, r0
 80116d6:	460b      	mov	r3, r1
 80116d8:	4640      	mov	r0, r8
 80116da:	4649      	mov	r1, r9
 80116dc:	f7ee fdf4 	bl	80002c8 <__aeabi_dsub>
 80116e0:	f805 6b01 	strb.w	r6, [r5], #1
 80116e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80116e6:	429d      	cmp	r5, r3
 80116e8:	4680      	mov	r8, r0
 80116ea:	4689      	mov	r9, r1
 80116ec:	f04f 0200 	mov.w	r2, #0
 80116f0:	d124      	bne.n	801173c <_dtoa_r+0x60c>
 80116f2:	4b1b      	ldr	r3, [pc, #108]	; (8011760 <_dtoa_r+0x630>)
 80116f4:	4650      	mov	r0, sl
 80116f6:	4659      	mov	r1, fp
 80116f8:	f7ee fde8 	bl	80002cc <__adddf3>
 80116fc:	4602      	mov	r2, r0
 80116fe:	460b      	mov	r3, r1
 8011700:	4640      	mov	r0, r8
 8011702:	4649      	mov	r1, r9
 8011704:	f7ef fa28 	bl	8000b58 <__aeabi_dcmpgt>
 8011708:	2800      	cmp	r0, #0
 801170a:	d173      	bne.n	80117f4 <_dtoa_r+0x6c4>
 801170c:	4652      	mov	r2, sl
 801170e:	465b      	mov	r3, fp
 8011710:	4913      	ldr	r1, [pc, #76]	; (8011760 <_dtoa_r+0x630>)
 8011712:	2000      	movs	r0, #0
 8011714:	f7ee fdd8 	bl	80002c8 <__aeabi_dsub>
 8011718:	4602      	mov	r2, r0
 801171a:	460b      	mov	r3, r1
 801171c:	4640      	mov	r0, r8
 801171e:	4649      	mov	r1, r9
 8011720:	f7ef f9fc 	bl	8000b1c <__aeabi_dcmplt>
 8011724:	2800      	cmp	r0, #0
 8011726:	f43f af35 	beq.w	8011594 <_dtoa_r+0x464>
 801172a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801172c:	1e6b      	subs	r3, r5, #1
 801172e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011730:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011734:	2b30      	cmp	r3, #48	; 0x30
 8011736:	d0f8      	beq.n	801172a <_dtoa_r+0x5fa>
 8011738:	9700      	str	r7, [sp, #0]
 801173a:	e049      	b.n	80117d0 <_dtoa_r+0x6a0>
 801173c:	4b05      	ldr	r3, [pc, #20]	; (8011754 <_dtoa_r+0x624>)
 801173e:	f7ee ff7b 	bl	8000638 <__aeabi_dmul>
 8011742:	4680      	mov	r8, r0
 8011744:	4689      	mov	r9, r1
 8011746:	e7bd      	b.n	80116c4 <_dtoa_r+0x594>
 8011748:	08015410 	.word	0x08015410
 801174c:	080153e8 	.word	0x080153e8
 8011750:	3ff00000 	.word	0x3ff00000
 8011754:	40240000 	.word	0x40240000
 8011758:	401c0000 	.word	0x401c0000
 801175c:	40140000 	.word	0x40140000
 8011760:	3fe00000 	.word	0x3fe00000
 8011764:	9d01      	ldr	r5, [sp, #4]
 8011766:	4656      	mov	r6, sl
 8011768:	465f      	mov	r7, fp
 801176a:	4642      	mov	r2, r8
 801176c:	464b      	mov	r3, r9
 801176e:	4630      	mov	r0, r6
 8011770:	4639      	mov	r1, r7
 8011772:	f7ef f88b 	bl	800088c <__aeabi_ddiv>
 8011776:	f7ef fa0f 	bl	8000b98 <__aeabi_d2iz>
 801177a:	4682      	mov	sl, r0
 801177c:	f7ee fef2 	bl	8000564 <__aeabi_i2d>
 8011780:	4642      	mov	r2, r8
 8011782:	464b      	mov	r3, r9
 8011784:	f7ee ff58 	bl	8000638 <__aeabi_dmul>
 8011788:	4602      	mov	r2, r0
 801178a:	460b      	mov	r3, r1
 801178c:	4630      	mov	r0, r6
 801178e:	4639      	mov	r1, r7
 8011790:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8011794:	f7ee fd98 	bl	80002c8 <__aeabi_dsub>
 8011798:	f805 6b01 	strb.w	r6, [r5], #1
 801179c:	9e01      	ldr	r6, [sp, #4]
 801179e:	9f03      	ldr	r7, [sp, #12]
 80117a0:	1bae      	subs	r6, r5, r6
 80117a2:	42b7      	cmp	r7, r6
 80117a4:	4602      	mov	r2, r0
 80117a6:	460b      	mov	r3, r1
 80117a8:	d135      	bne.n	8011816 <_dtoa_r+0x6e6>
 80117aa:	f7ee fd8f 	bl	80002cc <__adddf3>
 80117ae:	4642      	mov	r2, r8
 80117b0:	464b      	mov	r3, r9
 80117b2:	4606      	mov	r6, r0
 80117b4:	460f      	mov	r7, r1
 80117b6:	f7ef f9cf 	bl	8000b58 <__aeabi_dcmpgt>
 80117ba:	b9d0      	cbnz	r0, 80117f2 <_dtoa_r+0x6c2>
 80117bc:	4642      	mov	r2, r8
 80117be:	464b      	mov	r3, r9
 80117c0:	4630      	mov	r0, r6
 80117c2:	4639      	mov	r1, r7
 80117c4:	f7ef f9a0 	bl	8000b08 <__aeabi_dcmpeq>
 80117c8:	b110      	cbz	r0, 80117d0 <_dtoa_r+0x6a0>
 80117ca:	f01a 0f01 	tst.w	sl, #1
 80117ce:	d110      	bne.n	80117f2 <_dtoa_r+0x6c2>
 80117d0:	4620      	mov	r0, r4
 80117d2:	ee18 1a10 	vmov	r1, s16
 80117d6:	f001 f899 	bl	801290c <_Bfree>
 80117da:	2300      	movs	r3, #0
 80117dc:	9800      	ldr	r0, [sp, #0]
 80117de:	702b      	strb	r3, [r5, #0]
 80117e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80117e2:	3001      	adds	r0, #1
 80117e4:	6018      	str	r0, [r3, #0]
 80117e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	f43f acf1 	beq.w	80111d0 <_dtoa_r+0xa0>
 80117ee:	601d      	str	r5, [r3, #0]
 80117f0:	e4ee      	b.n	80111d0 <_dtoa_r+0xa0>
 80117f2:	9f00      	ldr	r7, [sp, #0]
 80117f4:	462b      	mov	r3, r5
 80117f6:	461d      	mov	r5, r3
 80117f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80117fc:	2a39      	cmp	r2, #57	; 0x39
 80117fe:	d106      	bne.n	801180e <_dtoa_r+0x6de>
 8011800:	9a01      	ldr	r2, [sp, #4]
 8011802:	429a      	cmp	r2, r3
 8011804:	d1f7      	bne.n	80117f6 <_dtoa_r+0x6c6>
 8011806:	9901      	ldr	r1, [sp, #4]
 8011808:	2230      	movs	r2, #48	; 0x30
 801180a:	3701      	adds	r7, #1
 801180c:	700a      	strb	r2, [r1, #0]
 801180e:	781a      	ldrb	r2, [r3, #0]
 8011810:	3201      	adds	r2, #1
 8011812:	701a      	strb	r2, [r3, #0]
 8011814:	e790      	b.n	8011738 <_dtoa_r+0x608>
 8011816:	4ba6      	ldr	r3, [pc, #664]	; (8011ab0 <_dtoa_r+0x980>)
 8011818:	2200      	movs	r2, #0
 801181a:	f7ee ff0d 	bl	8000638 <__aeabi_dmul>
 801181e:	2200      	movs	r2, #0
 8011820:	2300      	movs	r3, #0
 8011822:	4606      	mov	r6, r0
 8011824:	460f      	mov	r7, r1
 8011826:	f7ef f96f 	bl	8000b08 <__aeabi_dcmpeq>
 801182a:	2800      	cmp	r0, #0
 801182c:	d09d      	beq.n	801176a <_dtoa_r+0x63a>
 801182e:	e7cf      	b.n	80117d0 <_dtoa_r+0x6a0>
 8011830:	9a08      	ldr	r2, [sp, #32]
 8011832:	2a00      	cmp	r2, #0
 8011834:	f000 80d7 	beq.w	80119e6 <_dtoa_r+0x8b6>
 8011838:	9a06      	ldr	r2, [sp, #24]
 801183a:	2a01      	cmp	r2, #1
 801183c:	f300 80ba 	bgt.w	80119b4 <_dtoa_r+0x884>
 8011840:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011842:	2a00      	cmp	r2, #0
 8011844:	f000 80b2 	beq.w	80119ac <_dtoa_r+0x87c>
 8011848:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801184c:	9e07      	ldr	r6, [sp, #28]
 801184e:	9d04      	ldr	r5, [sp, #16]
 8011850:	9a04      	ldr	r2, [sp, #16]
 8011852:	441a      	add	r2, r3
 8011854:	9204      	str	r2, [sp, #16]
 8011856:	9a05      	ldr	r2, [sp, #20]
 8011858:	2101      	movs	r1, #1
 801185a:	441a      	add	r2, r3
 801185c:	4620      	mov	r0, r4
 801185e:	9205      	str	r2, [sp, #20]
 8011860:	f001 f956 	bl	8012b10 <__i2b>
 8011864:	4607      	mov	r7, r0
 8011866:	2d00      	cmp	r5, #0
 8011868:	dd0c      	ble.n	8011884 <_dtoa_r+0x754>
 801186a:	9b05      	ldr	r3, [sp, #20]
 801186c:	2b00      	cmp	r3, #0
 801186e:	dd09      	ble.n	8011884 <_dtoa_r+0x754>
 8011870:	42ab      	cmp	r3, r5
 8011872:	9a04      	ldr	r2, [sp, #16]
 8011874:	bfa8      	it	ge
 8011876:	462b      	movge	r3, r5
 8011878:	1ad2      	subs	r2, r2, r3
 801187a:	9204      	str	r2, [sp, #16]
 801187c:	9a05      	ldr	r2, [sp, #20]
 801187e:	1aed      	subs	r5, r5, r3
 8011880:	1ad3      	subs	r3, r2, r3
 8011882:	9305      	str	r3, [sp, #20]
 8011884:	9b07      	ldr	r3, [sp, #28]
 8011886:	b31b      	cbz	r3, 80118d0 <_dtoa_r+0x7a0>
 8011888:	9b08      	ldr	r3, [sp, #32]
 801188a:	2b00      	cmp	r3, #0
 801188c:	f000 80af 	beq.w	80119ee <_dtoa_r+0x8be>
 8011890:	2e00      	cmp	r6, #0
 8011892:	dd13      	ble.n	80118bc <_dtoa_r+0x78c>
 8011894:	4639      	mov	r1, r7
 8011896:	4632      	mov	r2, r6
 8011898:	4620      	mov	r0, r4
 801189a:	f001 f9f9 	bl	8012c90 <__pow5mult>
 801189e:	ee18 2a10 	vmov	r2, s16
 80118a2:	4601      	mov	r1, r0
 80118a4:	4607      	mov	r7, r0
 80118a6:	4620      	mov	r0, r4
 80118a8:	f001 f948 	bl	8012b3c <__multiply>
 80118ac:	ee18 1a10 	vmov	r1, s16
 80118b0:	4680      	mov	r8, r0
 80118b2:	4620      	mov	r0, r4
 80118b4:	f001 f82a 	bl	801290c <_Bfree>
 80118b8:	ee08 8a10 	vmov	s16, r8
 80118bc:	9b07      	ldr	r3, [sp, #28]
 80118be:	1b9a      	subs	r2, r3, r6
 80118c0:	d006      	beq.n	80118d0 <_dtoa_r+0x7a0>
 80118c2:	ee18 1a10 	vmov	r1, s16
 80118c6:	4620      	mov	r0, r4
 80118c8:	f001 f9e2 	bl	8012c90 <__pow5mult>
 80118cc:	ee08 0a10 	vmov	s16, r0
 80118d0:	2101      	movs	r1, #1
 80118d2:	4620      	mov	r0, r4
 80118d4:	f001 f91c 	bl	8012b10 <__i2b>
 80118d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80118da:	2b00      	cmp	r3, #0
 80118dc:	4606      	mov	r6, r0
 80118de:	f340 8088 	ble.w	80119f2 <_dtoa_r+0x8c2>
 80118e2:	461a      	mov	r2, r3
 80118e4:	4601      	mov	r1, r0
 80118e6:	4620      	mov	r0, r4
 80118e8:	f001 f9d2 	bl	8012c90 <__pow5mult>
 80118ec:	9b06      	ldr	r3, [sp, #24]
 80118ee:	2b01      	cmp	r3, #1
 80118f0:	4606      	mov	r6, r0
 80118f2:	f340 8081 	ble.w	80119f8 <_dtoa_r+0x8c8>
 80118f6:	f04f 0800 	mov.w	r8, #0
 80118fa:	6933      	ldr	r3, [r6, #16]
 80118fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011900:	6918      	ldr	r0, [r3, #16]
 8011902:	f001 f8b5 	bl	8012a70 <__hi0bits>
 8011906:	f1c0 0020 	rsb	r0, r0, #32
 801190a:	9b05      	ldr	r3, [sp, #20]
 801190c:	4418      	add	r0, r3
 801190e:	f010 001f 	ands.w	r0, r0, #31
 8011912:	f000 8092 	beq.w	8011a3a <_dtoa_r+0x90a>
 8011916:	f1c0 0320 	rsb	r3, r0, #32
 801191a:	2b04      	cmp	r3, #4
 801191c:	f340 808a 	ble.w	8011a34 <_dtoa_r+0x904>
 8011920:	f1c0 001c 	rsb	r0, r0, #28
 8011924:	9b04      	ldr	r3, [sp, #16]
 8011926:	4403      	add	r3, r0
 8011928:	9304      	str	r3, [sp, #16]
 801192a:	9b05      	ldr	r3, [sp, #20]
 801192c:	4403      	add	r3, r0
 801192e:	4405      	add	r5, r0
 8011930:	9305      	str	r3, [sp, #20]
 8011932:	9b04      	ldr	r3, [sp, #16]
 8011934:	2b00      	cmp	r3, #0
 8011936:	dd07      	ble.n	8011948 <_dtoa_r+0x818>
 8011938:	ee18 1a10 	vmov	r1, s16
 801193c:	461a      	mov	r2, r3
 801193e:	4620      	mov	r0, r4
 8011940:	f001 fa00 	bl	8012d44 <__lshift>
 8011944:	ee08 0a10 	vmov	s16, r0
 8011948:	9b05      	ldr	r3, [sp, #20]
 801194a:	2b00      	cmp	r3, #0
 801194c:	dd05      	ble.n	801195a <_dtoa_r+0x82a>
 801194e:	4631      	mov	r1, r6
 8011950:	461a      	mov	r2, r3
 8011952:	4620      	mov	r0, r4
 8011954:	f001 f9f6 	bl	8012d44 <__lshift>
 8011958:	4606      	mov	r6, r0
 801195a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801195c:	2b00      	cmp	r3, #0
 801195e:	d06e      	beq.n	8011a3e <_dtoa_r+0x90e>
 8011960:	ee18 0a10 	vmov	r0, s16
 8011964:	4631      	mov	r1, r6
 8011966:	f001 fa5d 	bl	8012e24 <__mcmp>
 801196a:	2800      	cmp	r0, #0
 801196c:	da67      	bge.n	8011a3e <_dtoa_r+0x90e>
 801196e:	9b00      	ldr	r3, [sp, #0]
 8011970:	3b01      	subs	r3, #1
 8011972:	ee18 1a10 	vmov	r1, s16
 8011976:	9300      	str	r3, [sp, #0]
 8011978:	220a      	movs	r2, #10
 801197a:	2300      	movs	r3, #0
 801197c:	4620      	mov	r0, r4
 801197e:	f000 ffe7 	bl	8012950 <__multadd>
 8011982:	9b08      	ldr	r3, [sp, #32]
 8011984:	ee08 0a10 	vmov	s16, r0
 8011988:	2b00      	cmp	r3, #0
 801198a:	f000 81b1 	beq.w	8011cf0 <_dtoa_r+0xbc0>
 801198e:	2300      	movs	r3, #0
 8011990:	4639      	mov	r1, r7
 8011992:	220a      	movs	r2, #10
 8011994:	4620      	mov	r0, r4
 8011996:	f000 ffdb 	bl	8012950 <__multadd>
 801199a:	9b02      	ldr	r3, [sp, #8]
 801199c:	2b00      	cmp	r3, #0
 801199e:	4607      	mov	r7, r0
 80119a0:	f300 808e 	bgt.w	8011ac0 <_dtoa_r+0x990>
 80119a4:	9b06      	ldr	r3, [sp, #24]
 80119a6:	2b02      	cmp	r3, #2
 80119a8:	dc51      	bgt.n	8011a4e <_dtoa_r+0x91e>
 80119aa:	e089      	b.n	8011ac0 <_dtoa_r+0x990>
 80119ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80119ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80119b2:	e74b      	b.n	801184c <_dtoa_r+0x71c>
 80119b4:	9b03      	ldr	r3, [sp, #12]
 80119b6:	1e5e      	subs	r6, r3, #1
 80119b8:	9b07      	ldr	r3, [sp, #28]
 80119ba:	42b3      	cmp	r3, r6
 80119bc:	bfbf      	itttt	lt
 80119be:	9b07      	ldrlt	r3, [sp, #28]
 80119c0:	9607      	strlt	r6, [sp, #28]
 80119c2:	1af2      	sublt	r2, r6, r3
 80119c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80119c6:	bfb6      	itet	lt
 80119c8:	189b      	addlt	r3, r3, r2
 80119ca:	1b9e      	subge	r6, r3, r6
 80119cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80119ce:	9b03      	ldr	r3, [sp, #12]
 80119d0:	bfb8      	it	lt
 80119d2:	2600      	movlt	r6, #0
 80119d4:	2b00      	cmp	r3, #0
 80119d6:	bfb7      	itett	lt
 80119d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80119dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80119e0:	1a9d      	sublt	r5, r3, r2
 80119e2:	2300      	movlt	r3, #0
 80119e4:	e734      	b.n	8011850 <_dtoa_r+0x720>
 80119e6:	9e07      	ldr	r6, [sp, #28]
 80119e8:	9d04      	ldr	r5, [sp, #16]
 80119ea:	9f08      	ldr	r7, [sp, #32]
 80119ec:	e73b      	b.n	8011866 <_dtoa_r+0x736>
 80119ee:	9a07      	ldr	r2, [sp, #28]
 80119f0:	e767      	b.n	80118c2 <_dtoa_r+0x792>
 80119f2:	9b06      	ldr	r3, [sp, #24]
 80119f4:	2b01      	cmp	r3, #1
 80119f6:	dc18      	bgt.n	8011a2a <_dtoa_r+0x8fa>
 80119f8:	f1ba 0f00 	cmp.w	sl, #0
 80119fc:	d115      	bne.n	8011a2a <_dtoa_r+0x8fa>
 80119fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011a02:	b993      	cbnz	r3, 8011a2a <_dtoa_r+0x8fa>
 8011a04:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011a08:	0d1b      	lsrs	r3, r3, #20
 8011a0a:	051b      	lsls	r3, r3, #20
 8011a0c:	b183      	cbz	r3, 8011a30 <_dtoa_r+0x900>
 8011a0e:	9b04      	ldr	r3, [sp, #16]
 8011a10:	3301      	adds	r3, #1
 8011a12:	9304      	str	r3, [sp, #16]
 8011a14:	9b05      	ldr	r3, [sp, #20]
 8011a16:	3301      	adds	r3, #1
 8011a18:	9305      	str	r3, [sp, #20]
 8011a1a:	f04f 0801 	mov.w	r8, #1
 8011a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	f47f af6a 	bne.w	80118fa <_dtoa_r+0x7ca>
 8011a26:	2001      	movs	r0, #1
 8011a28:	e76f      	b.n	801190a <_dtoa_r+0x7da>
 8011a2a:	f04f 0800 	mov.w	r8, #0
 8011a2e:	e7f6      	b.n	8011a1e <_dtoa_r+0x8ee>
 8011a30:	4698      	mov	r8, r3
 8011a32:	e7f4      	b.n	8011a1e <_dtoa_r+0x8ee>
 8011a34:	f43f af7d 	beq.w	8011932 <_dtoa_r+0x802>
 8011a38:	4618      	mov	r0, r3
 8011a3a:	301c      	adds	r0, #28
 8011a3c:	e772      	b.n	8011924 <_dtoa_r+0x7f4>
 8011a3e:	9b03      	ldr	r3, [sp, #12]
 8011a40:	2b00      	cmp	r3, #0
 8011a42:	dc37      	bgt.n	8011ab4 <_dtoa_r+0x984>
 8011a44:	9b06      	ldr	r3, [sp, #24]
 8011a46:	2b02      	cmp	r3, #2
 8011a48:	dd34      	ble.n	8011ab4 <_dtoa_r+0x984>
 8011a4a:	9b03      	ldr	r3, [sp, #12]
 8011a4c:	9302      	str	r3, [sp, #8]
 8011a4e:	9b02      	ldr	r3, [sp, #8]
 8011a50:	b96b      	cbnz	r3, 8011a6e <_dtoa_r+0x93e>
 8011a52:	4631      	mov	r1, r6
 8011a54:	2205      	movs	r2, #5
 8011a56:	4620      	mov	r0, r4
 8011a58:	f000 ff7a 	bl	8012950 <__multadd>
 8011a5c:	4601      	mov	r1, r0
 8011a5e:	4606      	mov	r6, r0
 8011a60:	ee18 0a10 	vmov	r0, s16
 8011a64:	f001 f9de 	bl	8012e24 <__mcmp>
 8011a68:	2800      	cmp	r0, #0
 8011a6a:	f73f adbb 	bgt.w	80115e4 <_dtoa_r+0x4b4>
 8011a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a70:	9d01      	ldr	r5, [sp, #4]
 8011a72:	43db      	mvns	r3, r3
 8011a74:	9300      	str	r3, [sp, #0]
 8011a76:	f04f 0800 	mov.w	r8, #0
 8011a7a:	4631      	mov	r1, r6
 8011a7c:	4620      	mov	r0, r4
 8011a7e:	f000 ff45 	bl	801290c <_Bfree>
 8011a82:	2f00      	cmp	r7, #0
 8011a84:	f43f aea4 	beq.w	80117d0 <_dtoa_r+0x6a0>
 8011a88:	f1b8 0f00 	cmp.w	r8, #0
 8011a8c:	d005      	beq.n	8011a9a <_dtoa_r+0x96a>
 8011a8e:	45b8      	cmp	r8, r7
 8011a90:	d003      	beq.n	8011a9a <_dtoa_r+0x96a>
 8011a92:	4641      	mov	r1, r8
 8011a94:	4620      	mov	r0, r4
 8011a96:	f000 ff39 	bl	801290c <_Bfree>
 8011a9a:	4639      	mov	r1, r7
 8011a9c:	4620      	mov	r0, r4
 8011a9e:	f000 ff35 	bl	801290c <_Bfree>
 8011aa2:	e695      	b.n	80117d0 <_dtoa_r+0x6a0>
 8011aa4:	2600      	movs	r6, #0
 8011aa6:	4637      	mov	r7, r6
 8011aa8:	e7e1      	b.n	8011a6e <_dtoa_r+0x93e>
 8011aaa:	9700      	str	r7, [sp, #0]
 8011aac:	4637      	mov	r7, r6
 8011aae:	e599      	b.n	80115e4 <_dtoa_r+0x4b4>
 8011ab0:	40240000 	.word	0x40240000
 8011ab4:	9b08      	ldr	r3, [sp, #32]
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	f000 80ca 	beq.w	8011c50 <_dtoa_r+0xb20>
 8011abc:	9b03      	ldr	r3, [sp, #12]
 8011abe:	9302      	str	r3, [sp, #8]
 8011ac0:	2d00      	cmp	r5, #0
 8011ac2:	dd05      	ble.n	8011ad0 <_dtoa_r+0x9a0>
 8011ac4:	4639      	mov	r1, r7
 8011ac6:	462a      	mov	r2, r5
 8011ac8:	4620      	mov	r0, r4
 8011aca:	f001 f93b 	bl	8012d44 <__lshift>
 8011ace:	4607      	mov	r7, r0
 8011ad0:	f1b8 0f00 	cmp.w	r8, #0
 8011ad4:	d05b      	beq.n	8011b8e <_dtoa_r+0xa5e>
 8011ad6:	6879      	ldr	r1, [r7, #4]
 8011ad8:	4620      	mov	r0, r4
 8011ada:	f000 fed7 	bl	801288c <_Balloc>
 8011ade:	4605      	mov	r5, r0
 8011ae0:	b928      	cbnz	r0, 8011aee <_dtoa_r+0x9be>
 8011ae2:	4b87      	ldr	r3, [pc, #540]	; (8011d00 <_dtoa_r+0xbd0>)
 8011ae4:	4602      	mov	r2, r0
 8011ae6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8011aea:	f7ff bb3b 	b.w	8011164 <_dtoa_r+0x34>
 8011aee:	693a      	ldr	r2, [r7, #16]
 8011af0:	3202      	adds	r2, #2
 8011af2:	0092      	lsls	r2, r2, #2
 8011af4:	f107 010c 	add.w	r1, r7, #12
 8011af8:	300c      	adds	r0, #12
 8011afa:	f7fd fae3 	bl	800f0c4 <memcpy>
 8011afe:	2201      	movs	r2, #1
 8011b00:	4629      	mov	r1, r5
 8011b02:	4620      	mov	r0, r4
 8011b04:	f001 f91e 	bl	8012d44 <__lshift>
 8011b08:	9b01      	ldr	r3, [sp, #4]
 8011b0a:	f103 0901 	add.w	r9, r3, #1
 8011b0e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8011b12:	4413      	add	r3, r2
 8011b14:	9305      	str	r3, [sp, #20]
 8011b16:	f00a 0301 	and.w	r3, sl, #1
 8011b1a:	46b8      	mov	r8, r7
 8011b1c:	9304      	str	r3, [sp, #16]
 8011b1e:	4607      	mov	r7, r0
 8011b20:	4631      	mov	r1, r6
 8011b22:	ee18 0a10 	vmov	r0, s16
 8011b26:	f7ff fa75 	bl	8011014 <quorem>
 8011b2a:	4641      	mov	r1, r8
 8011b2c:	9002      	str	r0, [sp, #8]
 8011b2e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011b32:	ee18 0a10 	vmov	r0, s16
 8011b36:	f001 f975 	bl	8012e24 <__mcmp>
 8011b3a:	463a      	mov	r2, r7
 8011b3c:	9003      	str	r0, [sp, #12]
 8011b3e:	4631      	mov	r1, r6
 8011b40:	4620      	mov	r0, r4
 8011b42:	f001 f98b 	bl	8012e5c <__mdiff>
 8011b46:	68c2      	ldr	r2, [r0, #12]
 8011b48:	f109 3bff 	add.w	fp, r9, #4294967295
 8011b4c:	4605      	mov	r5, r0
 8011b4e:	bb02      	cbnz	r2, 8011b92 <_dtoa_r+0xa62>
 8011b50:	4601      	mov	r1, r0
 8011b52:	ee18 0a10 	vmov	r0, s16
 8011b56:	f001 f965 	bl	8012e24 <__mcmp>
 8011b5a:	4602      	mov	r2, r0
 8011b5c:	4629      	mov	r1, r5
 8011b5e:	4620      	mov	r0, r4
 8011b60:	9207      	str	r2, [sp, #28]
 8011b62:	f000 fed3 	bl	801290c <_Bfree>
 8011b66:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8011b6a:	ea43 0102 	orr.w	r1, r3, r2
 8011b6e:	9b04      	ldr	r3, [sp, #16]
 8011b70:	430b      	orrs	r3, r1
 8011b72:	464d      	mov	r5, r9
 8011b74:	d10f      	bne.n	8011b96 <_dtoa_r+0xa66>
 8011b76:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011b7a:	d02a      	beq.n	8011bd2 <_dtoa_r+0xaa2>
 8011b7c:	9b03      	ldr	r3, [sp, #12]
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	dd02      	ble.n	8011b88 <_dtoa_r+0xa58>
 8011b82:	9b02      	ldr	r3, [sp, #8]
 8011b84:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8011b88:	f88b a000 	strb.w	sl, [fp]
 8011b8c:	e775      	b.n	8011a7a <_dtoa_r+0x94a>
 8011b8e:	4638      	mov	r0, r7
 8011b90:	e7ba      	b.n	8011b08 <_dtoa_r+0x9d8>
 8011b92:	2201      	movs	r2, #1
 8011b94:	e7e2      	b.n	8011b5c <_dtoa_r+0xa2c>
 8011b96:	9b03      	ldr	r3, [sp, #12]
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	db04      	blt.n	8011ba6 <_dtoa_r+0xa76>
 8011b9c:	9906      	ldr	r1, [sp, #24]
 8011b9e:	430b      	orrs	r3, r1
 8011ba0:	9904      	ldr	r1, [sp, #16]
 8011ba2:	430b      	orrs	r3, r1
 8011ba4:	d122      	bne.n	8011bec <_dtoa_r+0xabc>
 8011ba6:	2a00      	cmp	r2, #0
 8011ba8:	ddee      	ble.n	8011b88 <_dtoa_r+0xa58>
 8011baa:	ee18 1a10 	vmov	r1, s16
 8011bae:	2201      	movs	r2, #1
 8011bb0:	4620      	mov	r0, r4
 8011bb2:	f001 f8c7 	bl	8012d44 <__lshift>
 8011bb6:	4631      	mov	r1, r6
 8011bb8:	ee08 0a10 	vmov	s16, r0
 8011bbc:	f001 f932 	bl	8012e24 <__mcmp>
 8011bc0:	2800      	cmp	r0, #0
 8011bc2:	dc03      	bgt.n	8011bcc <_dtoa_r+0xa9c>
 8011bc4:	d1e0      	bne.n	8011b88 <_dtoa_r+0xa58>
 8011bc6:	f01a 0f01 	tst.w	sl, #1
 8011bca:	d0dd      	beq.n	8011b88 <_dtoa_r+0xa58>
 8011bcc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011bd0:	d1d7      	bne.n	8011b82 <_dtoa_r+0xa52>
 8011bd2:	2339      	movs	r3, #57	; 0x39
 8011bd4:	f88b 3000 	strb.w	r3, [fp]
 8011bd8:	462b      	mov	r3, r5
 8011bda:	461d      	mov	r5, r3
 8011bdc:	3b01      	subs	r3, #1
 8011bde:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8011be2:	2a39      	cmp	r2, #57	; 0x39
 8011be4:	d071      	beq.n	8011cca <_dtoa_r+0xb9a>
 8011be6:	3201      	adds	r2, #1
 8011be8:	701a      	strb	r2, [r3, #0]
 8011bea:	e746      	b.n	8011a7a <_dtoa_r+0x94a>
 8011bec:	2a00      	cmp	r2, #0
 8011bee:	dd07      	ble.n	8011c00 <_dtoa_r+0xad0>
 8011bf0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8011bf4:	d0ed      	beq.n	8011bd2 <_dtoa_r+0xaa2>
 8011bf6:	f10a 0301 	add.w	r3, sl, #1
 8011bfa:	f88b 3000 	strb.w	r3, [fp]
 8011bfe:	e73c      	b.n	8011a7a <_dtoa_r+0x94a>
 8011c00:	9b05      	ldr	r3, [sp, #20]
 8011c02:	f809 ac01 	strb.w	sl, [r9, #-1]
 8011c06:	4599      	cmp	r9, r3
 8011c08:	d047      	beq.n	8011c9a <_dtoa_r+0xb6a>
 8011c0a:	ee18 1a10 	vmov	r1, s16
 8011c0e:	2300      	movs	r3, #0
 8011c10:	220a      	movs	r2, #10
 8011c12:	4620      	mov	r0, r4
 8011c14:	f000 fe9c 	bl	8012950 <__multadd>
 8011c18:	45b8      	cmp	r8, r7
 8011c1a:	ee08 0a10 	vmov	s16, r0
 8011c1e:	f04f 0300 	mov.w	r3, #0
 8011c22:	f04f 020a 	mov.w	r2, #10
 8011c26:	4641      	mov	r1, r8
 8011c28:	4620      	mov	r0, r4
 8011c2a:	d106      	bne.n	8011c3a <_dtoa_r+0xb0a>
 8011c2c:	f000 fe90 	bl	8012950 <__multadd>
 8011c30:	4680      	mov	r8, r0
 8011c32:	4607      	mov	r7, r0
 8011c34:	f109 0901 	add.w	r9, r9, #1
 8011c38:	e772      	b.n	8011b20 <_dtoa_r+0x9f0>
 8011c3a:	f000 fe89 	bl	8012950 <__multadd>
 8011c3e:	4639      	mov	r1, r7
 8011c40:	4680      	mov	r8, r0
 8011c42:	2300      	movs	r3, #0
 8011c44:	220a      	movs	r2, #10
 8011c46:	4620      	mov	r0, r4
 8011c48:	f000 fe82 	bl	8012950 <__multadd>
 8011c4c:	4607      	mov	r7, r0
 8011c4e:	e7f1      	b.n	8011c34 <_dtoa_r+0xb04>
 8011c50:	9b03      	ldr	r3, [sp, #12]
 8011c52:	9302      	str	r3, [sp, #8]
 8011c54:	9d01      	ldr	r5, [sp, #4]
 8011c56:	ee18 0a10 	vmov	r0, s16
 8011c5a:	4631      	mov	r1, r6
 8011c5c:	f7ff f9da 	bl	8011014 <quorem>
 8011c60:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8011c64:	9b01      	ldr	r3, [sp, #4]
 8011c66:	f805 ab01 	strb.w	sl, [r5], #1
 8011c6a:	1aea      	subs	r2, r5, r3
 8011c6c:	9b02      	ldr	r3, [sp, #8]
 8011c6e:	4293      	cmp	r3, r2
 8011c70:	dd09      	ble.n	8011c86 <_dtoa_r+0xb56>
 8011c72:	ee18 1a10 	vmov	r1, s16
 8011c76:	2300      	movs	r3, #0
 8011c78:	220a      	movs	r2, #10
 8011c7a:	4620      	mov	r0, r4
 8011c7c:	f000 fe68 	bl	8012950 <__multadd>
 8011c80:	ee08 0a10 	vmov	s16, r0
 8011c84:	e7e7      	b.n	8011c56 <_dtoa_r+0xb26>
 8011c86:	9b02      	ldr	r3, [sp, #8]
 8011c88:	2b00      	cmp	r3, #0
 8011c8a:	bfc8      	it	gt
 8011c8c:	461d      	movgt	r5, r3
 8011c8e:	9b01      	ldr	r3, [sp, #4]
 8011c90:	bfd8      	it	le
 8011c92:	2501      	movle	r5, #1
 8011c94:	441d      	add	r5, r3
 8011c96:	f04f 0800 	mov.w	r8, #0
 8011c9a:	ee18 1a10 	vmov	r1, s16
 8011c9e:	2201      	movs	r2, #1
 8011ca0:	4620      	mov	r0, r4
 8011ca2:	f001 f84f 	bl	8012d44 <__lshift>
 8011ca6:	4631      	mov	r1, r6
 8011ca8:	ee08 0a10 	vmov	s16, r0
 8011cac:	f001 f8ba 	bl	8012e24 <__mcmp>
 8011cb0:	2800      	cmp	r0, #0
 8011cb2:	dc91      	bgt.n	8011bd8 <_dtoa_r+0xaa8>
 8011cb4:	d102      	bne.n	8011cbc <_dtoa_r+0xb8c>
 8011cb6:	f01a 0f01 	tst.w	sl, #1
 8011cba:	d18d      	bne.n	8011bd8 <_dtoa_r+0xaa8>
 8011cbc:	462b      	mov	r3, r5
 8011cbe:	461d      	mov	r5, r3
 8011cc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011cc4:	2a30      	cmp	r2, #48	; 0x30
 8011cc6:	d0fa      	beq.n	8011cbe <_dtoa_r+0xb8e>
 8011cc8:	e6d7      	b.n	8011a7a <_dtoa_r+0x94a>
 8011cca:	9a01      	ldr	r2, [sp, #4]
 8011ccc:	429a      	cmp	r2, r3
 8011cce:	d184      	bne.n	8011bda <_dtoa_r+0xaaa>
 8011cd0:	9b00      	ldr	r3, [sp, #0]
 8011cd2:	3301      	adds	r3, #1
 8011cd4:	9300      	str	r3, [sp, #0]
 8011cd6:	2331      	movs	r3, #49	; 0x31
 8011cd8:	7013      	strb	r3, [r2, #0]
 8011cda:	e6ce      	b.n	8011a7a <_dtoa_r+0x94a>
 8011cdc:	4b09      	ldr	r3, [pc, #36]	; (8011d04 <_dtoa_r+0xbd4>)
 8011cde:	f7ff ba95 	b.w	801120c <_dtoa_r+0xdc>
 8011ce2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	f47f aa6e 	bne.w	80111c6 <_dtoa_r+0x96>
 8011cea:	4b07      	ldr	r3, [pc, #28]	; (8011d08 <_dtoa_r+0xbd8>)
 8011cec:	f7ff ba8e 	b.w	801120c <_dtoa_r+0xdc>
 8011cf0:	9b02      	ldr	r3, [sp, #8]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	dcae      	bgt.n	8011c54 <_dtoa_r+0xb24>
 8011cf6:	9b06      	ldr	r3, [sp, #24]
 8011cf8:	2b02      	cmp	r3, #2
 8011cfa:	f73f aea8 	bgt.w	8011a4e <_dtoa_r+0x91e>
 8011cfe:	e7a9      	b.n	8011c54 <_dtoa_r+0xb24>
 8011d00:	0801529f 	.word	0x0801529f
 8011d04:	080154f9 	.word	0x080154f9
 8011d08:	08015220 	.word	0x08015220

08011d0c <__sflush_r>:
 8011d0c:	898a      	ldrh	r2, [r1, #12]
 8011d0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d12:	4605      	mov	r5, r0
 8011d14:	0710      	lsls	r0, r2, #28
 8011d16:	460c      	mov	r4, r1
 8011d18:	d458      	bmi.n	8011dcc <__sflush_r+0xc0>
 8011d1a:	684b      	ldr	r3, [r1, #4]
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	dc05      	bgt.n	8011d2c <__sflush_r+0x20>
 8011d20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011d22:	2b00      	cmp	r3, #0
 8011d24:	dc02      	bgt.n	8011d2c <__sflush_r+0x20>
 8011d26:	2000      	movs	r0, #0
 8011d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011d2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011d2e:	2e00      	cmp	r6, #0
 8011d30:	d0f9      	beq.n	8011d26 <__sflush_r+0x1a>
 8011d32:	2300      	movs	r3, #0
 8011d34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011d38:	682f      	ldr	r7, [r5, #0]
 8011d3a:	602b      	str	r3, [r5, #0]
 8011d3c:	d032      	beq.n	8011da4 <__sflush_r+0x98>
 8011d3e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011d40:	89a3      	ldrh	r3, [r4, #12]
 8011d42:	075a      	lsls	r2, r3, #29
 8011d44:	d505      	bpl.n	8011d52 <__sflush_r+0x46>
 8011d46:	6863      	ldr	r3, [r4, #4]
 8011d48:	1ac0      	subs	r0, r0, r3
 8011d4a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011d4c:	b10b      	cbz	r3, 8011d52 <__sflush_r+0x46>
 8011d4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011d50:	1ac0      	subs	r0, r0, r3
 8011d52:	2300      	movs	r3, #0
 8011d54:	4602      	mov	r2, r0
 8011d56:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011d58:	6a21      	ldr	r1, [r4, #32]
 8011d5a:	4628      	mov	r0, r5
 8011d5c:	47b0      	blx	r6
 8011d5e:	1c43      	adds	r3, r0, #1
 8011d60:	89a3      	ldrh	r3, [r4, #12]
 8011d62:	d106      	bne.n	8011d72 <__sflush_r+0x66>
 8011d64:	6829      	ldr	r1, [r5, #0]
 8011d66:	291d      	cmp	r1, #29
 8011d68:	d82c      	bhi.n	8011dc4 <__sflush_r+0xb8>
 8011d6a:	4a2a      	ldr	r2, [pc, #168]	; (8011e14 <__sflush_r+0x108>)
 8011d6c:	40ca      	lsrs	r2, r1
 8011d6e:	07d6      	lsls	r6, r2, #31
 8011d70:	d528      	bpl.n	8011dc4 <__sflush_r+0xb8>
 8011d72:	2200      	movs	r2, #0
 8011d74:	6062      	str	r2, [r4, #4]
 8011d76:	04d9      	lsls	r1, r3, #19
 8011d78:	6922      	ldr	r2, [r4, #16]
 8011d7a:	6022      	str	r2, [r4, #0]
 8011d7c:	d504      	bpl.n	8011d88 <__sflush_r+0x7c>
 8011d7e:	1c42      	adds	r2, r0, #1
 8011d80:	d101      	bne.n	8011d86 <__sflush_r+0x7a>
 8011d82:	682b      	ldr	r3, [r5, #0]
 8011d84:	b903      	cbnz	r3, 8011d88 <__sflush_r+0x7c>
 8011d86:	6560      	str	r0, [r4, #84]	; 0x54
 8011d88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011d8a:	602f      	str	r7, [r5, #0]
 8011d8c:	2900      	cmp	r1, #0
 8011d8e:	d0ca      	beq.n	8011d26 <__sflush_r+0x1a>
 8011d90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011d94:	4299      	cmp	r1, r3
 8011d96:	d002      	beq.n	8011d9e <__sflush_r+0x92>
 8011d98:	4628      	mov	r0, r5
 8011d9a:	f001 fa4f 	bl	801323c <_free_r>
 8011d9e:	2000      	movs	r0, #0
 8011da0:	6360      	str	r0, [r4, #52]	; 0x34
 8011da2:	e7c1      	b.n	8011d28 <__sflush_r+0x1c>
 8011da4:	6a21      	ldr	r1, [r4, #32]
 8011da6:	2301      	movs	r3, #1
 8011da8:	4628      	mov	r0, r5
 8011daa:	47b0      	blx	r6
 8011dac:	1c41      	adds	r1, r0, #1
 8011dae:	d1c7      	bne.n	8011d40 <__sflush_r+0x34>
 8011db0:	682b      	ldr	r3, [r5, #0]
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d0c4      	beq.n	8011d40 <__sflush_r+0x34>
 8011db6:	2b1d      	cmp	r3, #29
 8011db8:	d001      	beq.n	8011dbe <__sflush_r+0xb2>
 8011dba:	2b16      	cmp	r3, #22
 8011dbc:	d101      	bne.n	8011dc2 <__sflush_r+0xb6>
 8011dbe:	602f      	str	r7, [r5, #0]
 8011dc0:	e7b1      	b.n	8011d26 <__sflush_r+0x1a>
 8011dc2:	89a3      	ldrh	r3, [r4, #12]
 8011dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011dc8:	81a3      	strh	r3, [r4, #12]
 8011dca:	e7ad      	b.n	8011d28 <__sflush_r+0x1c>
 8011dcc:	690f      	ldr	r7, [r1, #16]
 8011dce:	2f00      	cmp	r7, #0
 8011dd0:	d0a9      	beq.n	8011d26 <__sflush_r+0x1a>
 8011dd2:	0793      	lsls	r3, r2, #30
 8011dd4:	680e      	ldr	r6, [r1, #0]
 8011dd6:	bf08      	it	eq
 8011dd8:	694b      	ldreq	r3, [r1, #20]
 8011dda:	600f      	str	r7, [r1, #0]
 8011ddc:	bf18      	it	ne
 8011dde:	2300      	movne	r3, #0
 8011de0:	eba6 0807 	sub.w	r8, r6, r7
 8011de4:	608b      	str	r3, [r1, #8]
 8011de6:	f1b8 0f00 	cmp.w	r8, #0
 8011dea:	dd9c      	ble.n	8011d26 <__sflush_r+0x1a>
 8011dec:	6a21      	ldr	r1, [r4, #32]
 8011dee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011df0:	4643      	mov	r3, r8
 8011df2:	463a      	mov	r2, r7
 8011df4:	4628      	mov	r0, r5
 8011df6:	47b0      	blx	r6
 8011df8:	2800      	cmp	r0, #0
 8011dfa:	dc06      	bgt.n	8011e0a <__sflush_r+0xfe>
 8011dfc:	89a3      	ldrh	r3, [r4, #12]
 8011dfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011e02:	81a3      	strh	r3, [r4, #12]
 8011e04:	f04f 30ff 	mov.w	r0, #4294967295
 8011e08:	e78e      	b.n	8011d28 <__sflush_r+0x1c>
 8011e0a:	4407      	add	r7, r0
 8011e0c:	eba8 0800 	sub.w	r8, r8, r0
 8011e10:	e7e9      	b.n	8011de6 <__sflush_r+0xda>
 8011e12:	bf00      	nop
 8011e14:	20400001 	.word	0x20400001

08011e18 <_fflush_r>:
 8011e18:	b538      	push	{r3, r4, r5, lr}
 8011e1a:	690b      	ldr	r3, [r1, #16]
 8011e1c:	4605      	mov	r5, r0
 8011e1e:	460c      	mov	r4, r1
 8011e20:	b913      	cbnz	r3, 8011e28 <_fflush_r+0x10>
 8011e22:	2500      	movs	r5, #0
 8011e24:	4628      	mov	r0, r5
 8011e26:	bd38      	pop	{r3, r4, r5, pc}
 8011e28:	b118      	cbz	r0, 8011e32 <_fflush_r+0x1a>
 8011e2a:	6983      	ldr	r3, [r0, #24]
 8011e2c:	b90b      	cbnz	r3, 8011e32 <_fflush_r+0x1a>
 8011e2e:	f000 f887 	bl	8011f40 <__sinit>
 8011e32:	4b14      	ldr	r3, [pc, #80]	; (8011e84 <_fflush_r+0x6c>)
 8011e34:	429c      	cmp	r4, r3
 8011e36:	d11b      	bne.n	8011e70 <_fflush_r+0x58>
 8011e38:	686c      	ldr	r4, [r5, #4]
 8011e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d0ef      	beq.n	8011e22 <_fflush_r+0xa>
 8011e42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011e44:	07d0      	lsls	r0, r2, #31
 8011e46:	d404      	bmi.n	8011e52 <_fflush_r+0x3a>
 8011e48:	0599      	lsls	r1, r3, #22
 8011e4a:	d402      	bmi.n	8011e52 <_fflush_r+0x3a>
 8011e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011e4e:	f000 fc88 	bl	8012762 <__retarget_lock_acquire_recursive>
 8011e52:	4628      	mov	r0, r5
 8011e54:	4621      	mov	r1, r4
 8011e56:	f7ff ff59 	bl	8011d0c <__sflush_r>
 8011e5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011e5c:	07da      	lsls	r2, r3, #31
 8011e5e:	4605      	mov	r5, r0
 8011e60:	d4e0      	bmi.n	8011e24 <_fflush_r+0xc>
 8011e62:	89a3      	ldrh	r3, [r4, #12]
 8011e64:	059b      	lsls	r3, r3, #22
 8011e66:	d4dd      	bmi.n	8011e24 <_fflush_r+0xc>
 8011e68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011e6a:	f000 fc7b 	bl	8012764 <__retarget_lock_release_recursive>
 8011e6e:	e7d9      	b.n	8011e24 <_fflush_r+0xc>
 8011e70:	4b05      	ldr	r3, [pc, #20]	; (8011e88 <_fflush_r+0x70>)
 8011e72:	429c      	cmp	r4, r3
 8011e74:	d101      	bne.n	8011e7a <_fflush_r+0x62>
 8011e76:	68ac      	ldr	r4, [r5, #8]
 8011e78:	e7df      	b.n	8011e3a <_fflush_r+0x22>
 8011e7a:	4b04      	ldr	r3, [pc, #16]	; (8011e8c <_fflush_r+0x74>)
 8011e7c:	429c      	cmp	r4, r3
 8011e7e:	bf08      	it	eq
 8011e80:	68ec      	ldreq	r4, [r5, #12]
 8011e82:	e7da      	b.n	8011e3a <_fflush_r+0x22>
 8011e84:	080152d0 	.word	0x080152d0
 8011e88:	080152f0 	.word	0x080152f0
 8011e8c:	080152b0 	.word	0x080152b0

08011e90 <std>:
 8011e90:	2300      	movs	r3, #0
 8011e92:	b510      	push	{r4, lr}
 8011e94:	4604      	mov	r4, r0
 8011e96:	e9c0 3300 	strd	r3, r3, [r0]
 8011e9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011e9e:	6083      	str	r3, [r0, #8]
 8011ea0:	8181      	strh	r1, [r0, #12]
 8011ea2:	6643      	str	r3, [r0, #100]	; 0x64
 8011ea4:	81c2      	strh	r2, [r0, #14]
 8011ea6:	6183      	str	r3, [r0, #24]
 8011ea8:	4619      	mov	r1, r3
 8011eaa:	2208      	movs	r2, #8
 8011eac:	305c      	adds	r0, #92	; 0x5c
 8011eae:	f7fd f931 	bl	800f114 <memset>
 8011eb2:	4b05      	ldr	r3, [pc, #20]	; (8011ec8 <std+0x38>)
 8011eb4:	6263      	str	r3, [r4, #36]	; 0x24
 8011eb6:	4b05      	ldr	r3, [pc, #20]	; (8011ecc <std+0x3c>)
 8011eb8:	62a3      	str	r3, [r4, #40]	; 0x28
 8011eba:	4b05      	ldr	r3, [pc, #20]	; (8011ed0 <std+0x40>)
 8011ebc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011ebe:	4b05      	ldr	r3, [pc, #20]	; (8011ed4 <std+0x44>)
 8011ec0:	6224      	str	r4, [r4, #32]
 8011ec2:	6323      	str	r3, [r4, #48]	; 0x30
 8011ec4:	bd10      	pop	{r4, pc}
 8011ec6:	bf00      	nop
 8011ec8:	08010041 	.word	0x08010041
 8011ecc:	08010067 	.word	0x08010067
 8011ed0:	0801009f 	.word	0x0801009f
 8011ed4:	080100c3 	.word	0x080100c3

08011ed8 <_cleanup_r>:
 8011ed8:	4901      	ldr	r1, [pc, #4]	; (8011ee0 <_cleanup_r+0x8>)
 8011eda:	f000 b8af 	b.w	801203c <_fwalk_reent>
 8011ede:	bf00      	nop
 8011ee0:	08011e19 	.word	0x08011e19

08011ee4 <__sfmoreglue>:
 8011ee4:	b570      	push	{r4, r5, r6, lr}
 8011ee6:	2268      	movs	r2, #104	; 0x68
 8011ee8:	1e4d      	subs	r5, r1, #1
 8011eea:	4355      	muls	r5, r2
 8011eec:	460e      	mov	r6, r1
 8011eee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011ef2:	f001 fa0f 	bl	8013314 <_malloc_r>
 8011ef6:	4604      	mov	r4, r0
 8011ef8:	b140      	cbz	r0, 8011f0c <__sfmoreglue+0x28>
 8011efa:	2100      	movs	r1, #0
 8011efc:	e9c0 1600 	strd	r1, r6, [r0]
 8011f00:	300c      	adds	r0, #12
 8011f02:	60a0      	str	r0, [r4, #8]
 8011f04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011f08:	f7fd f904 	bl	800f114 <memset>
 8011f0c:	4620      	mov	r0, r4
 8011f0e:	bd70      	pop	{r4, r5, r6, pc}

08011f10 <__sfp_lock_acquire>:
 8011f10:	4801      	ldr	r0, [pc, #4]	; (8011f18 <__sfp_lock_acquire+0x8>)
 8011f12:	f000 bc26 	b.w	8012762 <__retarget_lock_acquire_recursive>
 8011f16:	bf00      	nop
 8011f18:	20003a39 	.word	0x20003a39

08011f1c <__sfp_lock_release>:
 8011f1c:	4801      	ldr	r0, [pc, #4]	; (8011f24 <__sfp_lock_release+0x8>)
 8011f1e:	f000 bc21 	b.w	8012764 <__retarget_lock_release_recursive>
 8011f22:	bf00      	nop
 8011f24:	20003a39 	.word	0x20003a39

08011f28 <__sinit_lock_acquire>:
 8011f28:	4801      	ldr	r0, [pc, #4]	; (8011f30 <__sinit_lock_acquire+0x8>)
 8011f2a:	f000 bc1a 	b.w	8012762 <__retarget_lock_acquire_recursive>
 8011f2e:	bf00      	nop
 8011f30:	20003a3a 	.word	0x20003a3a

08011f34 <__sinit_lock_release>:
 8011f34:	4801      	ldr	r0, [pc, #4]	; (8011f3c <__sinit_lock_release+0x8>)
 8011f36:	f000 bc15 	b.w	8012764 <__retarget_lock_release_recursive>
 8011f3a:	bf00      	nop
 8011f3c:	20003a3a 	.word	0x20003a3a

08011f40 <__sinit>:
 8011f40:	b510      	push	{r4, lr}
 8011f42:	4604      	mov	r4, r0
 8011f44:	f7ff fff0 	bl	8011f28 <__sinit_lock_acquire>
 8011f48:	69a3      	ldr	r3, [r4, #24]
 8011f4a:	b11b      	cbz	r3, 8011f54 <__sinit+0x14>
 8011f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f50:	f7ff bff0 	b.w	8011f34 <__sinit_lock_release>
 8011f54:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011f58:	6523      	str	r3, [r4, #80]	; 0x50
 8011f5a:	4b13      	ldr	r3, [pc, #76]	; (8011fa8 <__sinit+0x68>)
 8011f5c:	4a13      	ldr	r2, [pc, #76]	; (8011fac <__sinit+0x6c>)
 8011f5e:	681b      	ldr	r3, [r3, #0]
 8011f60:	62a2      	str	r2, [r4, #40]	; 0x28
 8011f62:	42a3      	cmp	r3, r4
 8011f64:	bf04      	itt	eq
 8011f66:	2301      	moveq	r3, #1
 8011f68:	61a3      	streq	r3, [r4, #24]
 8011f6a:	4620      	mov	r0, r4
 8011f6c:	f000 f820 	bl	8011fb0 <__sfp>
 8011f70:	6060      	str	r0, [r4, #4]
 8011f72:	4620      	mov	r0, r4
 8011f74:	f000 f81c 	bl	8011fb0 <__sfp>
 8011f78:	60a0      	str	r0, [r4, #8]
 8011f7a:	4620      	mov	r0, r4
 8011f7c:	f000 f818 	bl	8011fb0 <__sfp>
 8011f80:	2200      	movs	r2, #0
 8011f82:	60e0      	str	r0, [r4, #12]
 8011f84:	2104      	movs	r1, #4
 8011f86:	6860      	ldr	r0, [r4, #4]
 8011f88:	f7ff ff82 	bl	8011e90 <std>
 8011f8c:	68a0      	ldr	r0, [r4, #8]
 8011f8e:	2201      	movs	r2, #1
 8011f90:	2109      	movs	r1, #9
 8011f92:	f7ff ff7d 	bl	8011e90 <std>
 8011f96:	68e0      	ldr	r0, [r4, #12]
 8011f98:	2202      	movs	r2, #2
 8011f9a:	2112      	movs	r1, #18
 8011f9c:	f7ff ff78 	bl	8011e90 <std>
 8011fa0:	2301      	movs	r3, #1
 8011fa2:	61a3      	str	r3, [r4, #24]
 8011fa4:	e7d2      	b.n	8011f4c <__sinit+0xc>
 8011fa6:	bf00      	nop
 8011fa8:	08015190 	.word	0x08015190
 8011fac:	08011ed9 	.word	0x08011ed9

08011fb0 <__sfp>:
 8011fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fb2:	4607      	mov	r7, r0
 8011fb4:	f7ff ffac 	bl	8011f10 <__sfp_lock_acquire>
 8011fb8:	4b1e      	ldr	r3, [pc, #120]	; (8012034 <__sfp+0x84>)
 8011fba:	681e      	ldr	r6, [r3, #0]
 8011fbc:	69b3      	ldr	r3, [r6, #24]
 8011fbe:	b913      	cbnz	r3, 8011fc6 <__sfp+0x16>
 8011fc0:	4630      	mov	r0, r6
 8011fc2:	f7ff ffbd 	bl	8011f40 <__sinit>
 8011fc6:	3648      	adds	r6, #72	; 0x48
 8011fc8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011fcc:	3b01      	subs	r3, #1
 8011fce:	d503      	bpl.n	8011fd8 <__sfp+0x28>
 8011fd0:	6833      	ldr	r3, [r6, #0]
 8011fd2:	b30b      	cbz	r3, 8012018 <__sfp+0x68>
 8011fd4:	6836      	ldr	r6, [r6, #0]
 8011fd6:	e7f7      	b.n	8011fc8 <__sfp+0x18>
 8011fd8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011fdc:	b9d5      	cbnz	r5, 8012014 <__sfp+0x64>
 8011fde:	4b16      	ldr	r3, [pc, #88]	; (8012038 <__sfp+0x88>)
 8011fe0:	60e3      	str	r3, [r4, #12]
 8011fe2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011fe6:	6665      	str	r5, [r4, #100]	; 0x64
 8011fe8:	f000 fbba 	bl	8012760 <__retarget_lock_init_recursive>
 8011fec:	f7ff ff96 	bl	8011f1c <__sfp_lock_release>
 8011ff0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011ff4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011ff8:	6025      	str	r5, [r4, #0]
 8011ffa:	61a5      	str	r5, [r4, #24]
 8011ffc:	2208      	movs	r2, #8
 8011ffe:	4629      	mov	r1, r5
 8012000:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012004:	f7fd f886 	bl	800f114 <memset>
 8012008:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801200c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012010:	4620      	mov	r0, r4
 8012012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012014:	3468      	adds	r4, #104	; 0x68
 8012016:	e7d9      	b.n	8011fcc <__sfp+0x1c>
 8012018:	2104      	movs	r1, #4
 801201a:	4638      	mov	r0, r7
 801201c:	f7ff ff62 	bl	8011ee4 <__sfmoreglue>
 8012020:	4604      	mov	r4, r0
 8012022:	6030      	str	r0, [r6, #0]
 8012024:	2800      	cmp	r0, #0
 8012026:	d1d5      	bne.n	8011fd4 <__sfp+0x24>
 8012028:	f7ff ff78 	bl	8011f1c <__sfp_lock_release>
 801202c:	230c      	movs	r3, #12
 801202e:	603b      	str	r3, [r7, #0]
 8012030:	e7ee      	b.n	8012010 <__sfp+0x60>
 8012032:	bf00      	nop
 8012034:	08015190 	.word	0x08015190
 8012038:	ffff0001 	.word	0xffff0001

0801203c <_fwalk_reent>:
 801203c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012040:	4606      	mov	r6, r0
 8012042:	4688      	mov	r8, r1
 8012044:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012048:	2700      	movs	r7, #0
 801204a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801204e:	f1b9 0901 	subs.w	r9, r9, #1
 8012052:	d505      	bpl.n	8012060 <_fwalk_reent+0x24>
 8012054:	6824      	ldr	r4, [r4, #0]
 8012056:	2c00      	cmp	r4, #0
 8012058:	d1f7      	bne.n	801204a <_fwalk_reent+0xe>
 801205a:	4638      	mov	r0, r7
 801205c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012060:	89ab      	ldrh	r3, [r5, #12]
 8012062:	2b01      	cmp	r3, #1
 8012064:	d907      	bls.n	8012076 <_fwalk_reent+0x3a>
 8012066:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801206a:	3301      	adds	r3, #1
 801206c:	d003      	beq.n	8012076 <_fwalk_reent+0x3a>
 801206e:	4629      	mov	r1, r5
 8012070:	4630      	mov	r0, r6
 8012072:	47c0      	blx	r8
 8012074:	4307      	orrs	r7, r0
 8012076:	3568      	adds	r5, #104	; 0x68
 8012078:	e7e9      	b.n	801204e <_fwalk_reent+0x12>

0801207a <rshift>:
 801207a:	6903      	ldr	r3, [r0, #16]
 801207c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8012080:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012084:	ea4f 1261 	mov.w	r2, r1, asr #5
 8012088:	f100 0414 	add.w	r4, r0, #20
 801208c:	dd45      	ble.n	801211a <rshift+0xa0>
 801208e:	f011 011f 	ands.w	r1, r1, #31
 8012092:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8012096:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801209a:	d10c      	bne.n	80120b6 <rshift+0x3c>
 801209c:	f100 0710 	add.w	r7, r0, #16
 80120a0:	4629      	mov	r1, r5
 80120a2:	42b1      	cmp	r1, r6
 80120a4:	d334      	bcc.n	8012110 <rshift+0x96>
 80120a6:	1a9b      	subs	r3, r3, r2
 80120a8:	009b      	lsls	r3, r3, #2
 80120aa:	1eea      	subs	r2, r5, #3
 80120ac:	4296      	cmp	r6, r2
 80120ae:	bf38      	it	cc
 80120b0:	2300      	movcc	r3, #0
 80120b2:	4423      	add	r3, r4
 80120b4:	e015      	b.n	80120e2 <rshift+0x68>
 80120b6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80120ba:	f1c1 0820 	rsb	r8, r1, #32
 80120be:	40cf      	lsrs	r7, r1
 80120c0:	f105 0e04 	add.w	lr, r5, #4
 80120c4:	46a1      	mov	r9, r4
 80120c6:	4576      	cmp	r6, lr
 80120c8:	46f4      	mov	ip, lr
 80120ca:	d815      	bhi.n	80120f8 <rshift+0x7e>
 80120cc:	1a9a      	subs	r2, r3, r2
 80120ce:	0092      	lsls	r2, r2, #2
 80120d0:	3a04      	subs	r2, #4
 80120d2:	3501      	adds	r5, #1
 80120d4:	42ae      	cmp	r6, r5
 80120d6:	bf38      	it	cc
 80120d8:	2200      	movcc	r2, #0
 80120da:	18a3      	adds	r3, r4, r2
 80120dc:	50a7      	str	r7, [r4, r2]
 80120de:	b107      	cbz	r7, 80120e2 <rshift+0x68>
 80120e0:	3304      	adds	r3, #4
 80120e2:	1b1a      	subs	r2, r3, r4
 80120e4:	42a3      	cmp	r3, r4
 80120e6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80120ea:	bf08      	it	eq
 80120ec:	2300      	moveq	r3, #0
 80120ee:	6102      	str	r2, [r0, #16]
 80120f0:	bf08      	it	eq
 80120f2:	6143      	streq	r3, [r0, #20]
 80120f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80120f8:	f8dc c000 	ldr.w	ip, [ip]
 80120fc:	fa0c fc08 	lsl.w	ip, ip, r8
 8012100:	ea4c 0707 	orr.w	r7, ip, r7
 8012104:	f849 7b04 	str.w	r7, [r9], #4
 8012108:	f85e 7b04 	ldr.w	r7, [lr], #4
 801210c:	40cf      	lsrs	r7, r1
 801210e:	e7da      	b.n	80120c6 <rshift+0x4c>
 8012110:	f851 cb04 	ldr.w	ip, [r1], #4
 8012114:	f847 cf04 	str.w	ip, [r7, #4]!
 8012118:	e7c3      	b.n	80120a2 <rshift+0x28>
 801211a:	4623      	mov	r3, r4
 801211c:	e7e1      	b.n	80120e2 <rshift+0x68>

0801211e <__hexdig_fun>:
 801211e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8012122:	2b09      	cmp	r3, #9
 8012124:	d802      	bhi.n	801212c <__hexdig_fun+0xe>
 8012126:	3820      	subs	r0, #32
 8012128:	b2c0      	uxtb	r0, r0
 801212a:	4770      	bx	lr
 801212c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8012130:	2b05      	cmp	r3, #5
 8012132:	d801      	bhi.n	8012138 <__hexdig_fun+0x1a>
 8012134:	3847      	subs	r0, #71	; 0x47
 8012136:	e7f7      	b.n	8012128 <__hexdig_fun+0xa>
 8012138:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801213c:	2b05      	cmp	r3, #5
 801213e:	d801      	bhi.n	8012144 <__hexdig_fun+0x26>
 8012140:	3827      	subs	r0, #39	; 0x27
 8012142:	e7f1      	b.n	8012128 <__hexdig_fun+0xa>
 8012144:	2000      	movs	r0, #0
 8012146:	4770      	bx	lr

08012148 <__gethex>:
 8012148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801214c:	ed2d 8b02 	vpush	{d8}
 8012150:	b089      	sub	sp, #36	; 0x24
 8012152:	ee08 0a10 	vmov	s16, r0
 8012156:	9304      	str	r3, [sp, #16]
 8012158:	4bb4      	ldr	r3, [pc, #720]	; (801242c <__gethex+0x2e4>)
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	9301      	str	r3, [sp, #4]
 801215e:	4618      	mov	r0, r3
 8012160:	468b      	mov	fp, r1
 8012162:	4690      	mov	r8, r2
 8012164:	f7ee f84e 	bl	8000204 <strlen>
 8012168:	9b01      	ldr	r3, [sp, #4]
 801216a:	f8db 2000 	ldr.w	r2, [fp]
 801216e:	4403      	add	r3, r0
 8012170:	4682      	mov	sl, r0
 8012172:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8012176:	9305      	str	r3, [sp, #20]
 8012178:	1c93      	adds	r3, r2, #2
 801217a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801217e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8012182:	32fe      	adds	r2, #254	; 0xfe
 8012184:	18d1      	adds	r1, r2, r3
 8012186:	461f      	mov	r7, r3
 8012188:	f813 0b01 	ldrb.w	r0, [r3], #1
 801218c:	9100      	str	r1, [sp, #0]
 801218e:	2830      	cmp	r0, #48	; 0x30
 8012190:	d0f8      	beq.n	8012184 <__gethex+0x3c>
 8012192:	f7ff ffc4 	bl	801211e <__hexdig_fun>
 8012196:	4604      	mov	r4, r0
 8012198:	2800      	cmp	r0, #0
 801219a:	d13a      	bne.n	8012212 <__gethex+0xca>
 801219c:	9901      	ldr	r1, [sp, #4]
 801219e:	4652      	mov	r2, sl
 80121a0:	4638      	mov	r0, r7
 80121a2:	f001 ff69 	bl	8014078 <strncmp>
 80121a6:	4605      	mov	r5, r0
 80121a8:	2800      	cmp	r0, #0
 80121aa:	d168      	bne.n	801227e <__gethex+0x136>
 80121ac:	f817 000a 	ldrb.w	r0, [r7, sl]
 80121b0:	eb07 060a 	add.w	r6, r7, sl
 80121b4:	f7ff ffb3 	bl	801211e <__hexdig_fun>
 80121b8:	2800      	cmp	r0, #0
 80121ba:	d062      	beq.n	8012282 <__gethex+0x13a>
 80121bc:	4633      	mov	r3, r6
 80121be:	7818      	ldrb	r0, [r3, #0]
 80121c0:	2830      	cmp	r0, #48	; 0x30
 80121c2:	461f      	mov	r7, r3
 80121c4:	f103 0301 	add.w	r3, r3, #1
 80121c8:	d0f9      	beq.n	80121be <__gethex+0x76>
 80121ca:	f7ff ffa8 	bl	801211e <__hexdig_fun>
 80121ce:	2301      	movs	r3, #1
 80121d0:	fab0 f480 	clz	r4, r0
 80121d4:	0964      	lsrs	r4, r4, #5
 80121d6:	4635      	mov	r5, r6
 80121d8:	9300      	str	r3, [sp, #0]
 80121da:	463a      	mov	r2, r7
 80121dc:	4616      	mov	r6, r2
 80121de:	3201      	adds	r2, #1
 80121e0:	7830      	ldrb	r0, [r6, #0]
 80121e2:	f7ff ff9c 	bl	801211e <__hexdig_fun>
 80121e6:	2800      	cmp	r0, #0
 80121e8:	d1f8      	bne.n	80121dc <__gethex+0x94>
 80121ea:	9901      	ldr	r1, [sp, #4]
 80121ec:	4652      	mov	r2, sl
 80121ee:	4630      	mov	r0, r6
 80121f0:	f001 ff42 	bl	8014078 <strncmp>
 80121f4:	b980      	cbnz	r0, 8012218 <__gethex+0xd0>
 80121f6:	b94d      	cbnz	r5, 801220c <__gethex+0xc4>
 80121f8:	eb06 050a 	add.w	r5, r6, sl
 80121fc:	462a      	mov	r2, r5
 80121fe:	4616      	mov	r6, r2
 8012200:	3201      	adds	r2, #1
 8012202:	7830      	ldrb	r0, [r6, #0]
 8012204:	f7ff ff8b 	bl	801211e <__hexdig_fun>
 8012208:	2800      	cmp	r0, #0
 801220a:	d1f8      	bne.n	80121fe <__gethex+0xb6>
 801220c:	1bad      	subs	r5, r5, r6
 801220e:	00ad      	lsls	r5, r5, #2
 8012210:	e004      	b.n	801221c <__gethex+0xd4>
 8012212:	2400      	movs	r4, #0
 8012214:	4625      	mov	r5, r4
 8012216:	e7e0      	b.n	80121da <__gethex+0x92>
 8012218:	2d00      	cmp	r5, #0
 801221a:	d1f7      	bne.n	801220c <__gethex+0xc4>
 801221c:	7833      	ldrb	r3, [r6, #0]
 801221e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8012222:	2b50      	cmp	r3, #80	; 0x50
 8012224:	d13b      	bne.n	801229e <__gethex+0x156>
 8012226:	7873      	ldrb	r3, [r6, #1]
 8012228:	2b2b      	cmp	r3, #43	; 0x2b
 801222a:	d02c      	beq.n	8012286 <__gethex+0x13e>
 801222c:	2b2d      	cmp	r3, #45	; 0x2d
 801222e:	d02e      	beq.n	801228e <__gethex+0x146>
 8012230:	1c71      	adds	r1, r6, #1
 8012232:	f04f 0900 	mov.w	r9, #0
 8012236:	7808      	ldrb	r0, [r1, #0]
 8012238:	f7ff ff71 	bl	801211e <__hexdig_fun>
 801223c:	1e43      	subs	r3, r0, #1
 801223e:	b2db      	uxtb	r3, r3
 8012240:	2b18      	cmp	r3, #24
 8012242:	d82c      	bhi.n	801229e <__gethex+0x156>
 8012244:	f1a0 0210 	sub.w	r2, r0, #16
 8012248:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801224c:	f7ff ff67 	bl	801211e <__hexdig_fun>
 8012250:	1e43      	subs	r3, r0, #1
 8012252:	b2db      	uxtb	r3, r3
 8012254:	2b18      	cmp	r3, #24
 8012256:	d91d      	bls.n	8012294 <__gethex+0x14c>
 8012258:	f1b9 0f00 	cmp.w	r9, #0
 801225c:	d000      	beq.n	8012260 <__gethex+0x118>
 801225e:	4252      	negs	r2, r2
 8012260:	4415      	add	r5, r2
 8012262:	f8cb 1000 	str.w	r1, [fp]
 8012266:	b1e4      	cbz	r4, 80122a2 <__gethex+0x15a>
 8012268:	9b00      	ldr	r3, [sp, #0]
 801226a:	2b00      	cmp	r3, #0
 801226c:	bf14      	ite	ne
 801226e:	2700      	movne	r7, #0
 8012270:	2706      	moveq	r7, #6
 8012272:	4638      	mov	r0, r7
 8012274:	b009      	add	sp, #36	; 0x24
 8012276:	ecbd 8b02 	vpop	{d8}
 801227a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801227e:	463e      	mov	r6, r7
 8012280:	4625      	mov	r5, r4
 8012282:	2401      	movs	r4, #1
 8012284:	e7ca      	b.n	801221c <__gethex+0xd4>
 8012286:	f04f 0900 	mov.w	r9, #0
 801228a:	1cb1      	adds	r1, r6, #2
 801228c:	e7d3      	b.n	8012236 <__gethex+0xee>
 801228e:	f04f 0901 	mov.w	r9, #1
 8012292:	e7fa      	b.n	801228a <__gethex+0x142>
 8012294:	230a      	movs	r3, #10
 8012296:	fb03 0202 	mla	r2, r3, r2, r0
 801229a:	3a10      	subs	r2, #16
 801229c:	e7d4      	b.n	8012248 <__gethex+0x100>
 801229e:	4631      	mov	r1, r6
 80122a0:	e7df      	b.n	8012262 <__gethex+0x11a>
 80122a2:	1bf3      	subs	r3, r6, r7
 80122a4:	3b01      	subs	r3, #1
 80122a6:	4621      	mov	r1, r4
 80122a8:	2b07      	cmp	r3, #7
 80122aa:	dc0b      	bgt.n	80122c4 <__gethex+0x17c>
 80122ac:	ee18 0a10 	vmov	r0, s16
 80122b0:	f000 faec 	bl	801288c <_Balloc>
 80122b4:	4604      	mov	r4, r0
 80122b6:	b940      	cbnz	r0, 80122ca <__gethex+0x182>
 80122b8:	4b5d      	ldr	r3, [pc, #372]	; (8012430 <__gethex+0x2e8>)
 80122ba:	4602      	mov	r2, r0
 80122bc:	21de      	movs	r1, #222	; 0xde
 80122be:	485d      	ldr	r0, [pc, #372]	; (8012434 <__gethex+0x2ec>)
 80122c0:	f001 ffaa 	bl	8014218 <__assert_func>
 80122c4:	3101      	adds	r1, #1
 80122c6:	105b      	asrs	r3, r3, #1
 80122c8:	e7ee      	b.n	80122a8 <__gethex+0x160>
 80122ca:	f100 0914 	add.w	r9, r0, #20
 80122ce:	f04f 0b00 	mov.w	fp, #0
 80122d2:	f1ca 0301 	rsb	r3, sl, #1
 80122d6:	f8cd 9008 	str.w	r9, [sp, #8]
 80122da:	f8cd b000 	str.w	fp, [sp]
 80122de:	9306      	str	r3, [sp, #24]
 80122e0:	42b7      	cmp	r7, r6
 80122e2:	d340      	bcc.n	8012366 <__gethex+0x21e>
 80122e4:	9802      	ldr	r0, [sp, #8]
 80122e6:	9b00      	ldr	r3, [sp, #0]
 80122e8:	f840 3b04 	str.w	r3, [r0], #4
 80122ec:	eba0 0009 	sub.w	r0, r0, r9
 80122f0:	1080      	asrs	r0, r0, #2
 80122f2:	0146      	lsls	r6, r0, #5
 80122f4:	6120      	str	r0, [r4, #16]
 80122f6:	4618      	mov	r0, r3
 80122f8:	f000 fbba 	bl	8012a70 <__hi0bits>
 80122fc:	1a30      	subs	r0, r6, r0
 80122fe:	f8d8 6000 	ldr.w	r6, [r8]
 8012302:	42b0      	cmp	r0, r6
 8012304:	dd63      	ble.n	80123ce <__gethex+0x286>
 8012306:	1b87      	subs	r7, r0, r6
 8012308:	4639      	mov	r1, r7
 801230a:	4620      	mov	r0, r4
 801230c:	f000 ff5e 	bl	80131cc <__any_on>
 8012310:	4682      	mov	sl, r0
 8012312:	b1a8      	cbz	r0, 8012340 <__gethex+0x1f8>
 8012314:	1e7b      	subs	r3, r7, #1
 8012316:	1159      	asrs	r1, r3, #5
 8012318:	f003 021f 	and.w	r2, r3, #31
 801231c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8012320:	f04f 0a01 	mov.w	sl, #1
 8012324:	fa0a f202 	lsl.w	r2, sl, r2
 8012328:	420a      	tst	r2, r1
 801232a:	d009      	beq.n	8012340 <__gethex+0x1f8>
 801232c:	4553      	cmp	r3, sl
 801232e:	dd05      	ble.n	801233c <__gethex+0x1f4>
 8012330:	1eb9      	subs	r1, r7, #2
 8012332:	4620      	mov	r0, r4
 8012334:	f000 ff4a 	bl	80131cc <__any_on>
 8012338:	2800      	cmp	r0, #0
 801233a:	d145      	bne.n	80123c8 <__gethex+0x280>
 801233c:	f04f 0a02 	mov.w	sl, #2
 8012340:	4639      	mov	r1, r7
 8012342:	4620      	mov	r0, r4
 8012344:	f7ff fe99 	bl	801207a <rshift>
 8012348:	443d      	add	r5, r7
 801234a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801234e:	42ab      	cmp	r3, r5
 8012350:	da4c      	bge.n	80123ec <__gethex+0x2a4>
 8012352:	ee18 0a10 	vmov	r0, s16
 8012356:	4621      	mov	r1, r4
 8012358:	f000 fad8 	bl	801290c <_Bfree>
 801235c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801235e:	2300      	movs	r3, #0
 8012360:	6013      	str	r3, [r2, #0]
 8012362:	27a3      	movs	r7, #163	; 0xa3
 8012364:	e785      	b.n	8012272 <__gethex+0x12a>
 8012366:	1e73      	subs	r3, r6, #1
 8012368:	9a05      	ldr	r2, [sp, #20]
 801236a:	9303      	str	r3, [sp, #12]
 801236c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012370:	4293      	cmp	r3, r2
 8012372:	d019      	beq.n	80123a8 <__gethex+0x260>
 8012374:	f1bb 0f20 	cmp.w	fp, #32
 8012378:	d107      	bne.n	801238a <__gethex+0x242>
 801237a:	9b02      	ldr	r3, [sp, #8]
 801237c:	9a00      	ldr	r2, [sp, #0]
 801237e:	f843 2b04 	str.w	r2, [r3], #4
 8012382:	9302      	str	r3, [sp, #8]
 8012384:	2300      	movs	r3, #0
 8012386:	9300      	str	r3, [sp, #0]
 8012388:	469b      	mov	fp, r3
 801238a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801238e:	f7ff fec6 	bl	801211e <__hexdig_fun>
 8012392:	9b00      	ldr	r3, [sp, #0]
 8012394:	f000 000f 	and.w	r0, r0, #15
 8012398:	fa00 f00b 	lsl.w	r0, r0, fp
 801239c:	4303      	orrs	r3, r0
 801239e:	9300      	str	r3, [sp, #0]
 80123a0:	f10b 0b04 	add.w	fp, fp, #4
 80123a4:	9b03      	ldr	r3, [sp, #12]
 80123a6:	e00d      	b.n	80123c4 <__gethex+0x27c>
 80123a8:	9b03      	ldr	r3, [sp, #12]
 80123aa:	9a06      	ldr	r2, [sp, #24]
 80123ac:	4413      	add	r3, r2
 80123ae:	42bb      	cmp	r3, r7
 80123b0:	d3e0      	bcc.n	8012374 <__gethex+0x22c>
 80123b2:	4618      	mov	r0, r3
 80123b4:	9901      	ldr	r1, [sp, #4]
 80123b6:	9307      	str	r3, [sp, #28]
 80123b8:	4652      	mov	r2, sl
 80123ba:	f001 fe5d 	bl	8014078 <strncmp>
 80123be:	9b07      	ldr	r3, [sp, #28]
 80123c0:	2800      	cmp	r0, #0
 80123c2:	d1d7      	bne.n	8012374 <__gethex+0x22c>
 80123c4:	461e      	mov	r6, r3
 80123c6:	e78b      	b.n	80122e0 <__gethex+0x198>
 80123c8:	f04f 0a03 	mov.w	sl, #3
 80123cc:	e7b8      	b.n	8012340 <__gethex+0x1f8>
 80123ce:	da0a      	bge.n	80123e6 <__gethex+0x29e>
 80123d0:	1a37      	subs	r7, r6, r0
 80123d2:	4621      	mov	r1, r4
 80123d4:	ee18 0a10 	vmov	r0, s16
 80123d8:	463a      	mov	r2, r7
 80123da:	f000 fcb3 	bl	8012d44 <__lshift>
 80123de:	1bed      	subs	r5, r5, r7
 80123e0:	4604      	mov	r4, r0
 80123e2:	f100 0914 	add.w	r9, r0, #20
 80123e6:	f04f 0a00 	mov.w	sl, #0
 80123ea:	e7ae      	b.n	801234a <__gethex+0x202>
 80123ec:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80123f0:	42a8      	cmp	r0, r5
 80123f2:	dd72      	ble.n	80124da <__gethex+0x392>
 80123f4:	1b45      	subs	r5, r0, r5
 80123f6:	42ae      	cmp	r6, r5
 80123f8:	dc36      	bgt.n	8012468 <__gethex+0x320>
 80123fa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80123fe:	2b02      	cmp	r3, #2
 8012400:	d02a      	beq.n	8012458 <__gethex+0x310>
 8012402:	2b03      	cmp	r3, #3
 8012404:	d02c      	beq.n	8012460 <__gethex+0x318>
 8012406:	2b01      	cmp	r3, #1
 8012408:	d11c      	bne.n	8012444 <__gethex+0x2fc>
 801240a:	42ae      	cmp	r6, r5
 801240c:	d11a      	bne.n	8012444 <__gethex+0x2fc>
 801240e:	2e01      	cmp	r6, #1
 8012410:	d112      	bne.n	8012438 <__gethex+0x2f0>
 8012412:	9a04      	ldr	r2, [sp, #16]
 8012414:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8012418:	6013      	str	r3, [r2, #0]
 801241a:	2301      	movs	r3, #1
 801241c:	6123      	str	r3, [r4, #16]
 801241e:	f8c9 3000 	str.w	r3, [r9]
 8012422:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012424:	2762      	movs	r7, #98	; 0x62
 8012426:	601c      	str	r4, [r3, #0]
 8012428:	e723      	b.n	8012272 <__gethex+0x12a>
 801242a:	bf00      	nop
 801242c:	08015378 	.word	0x08015378
 8012430:	0801529f 	.word	0x0801529f
 8012434:	08015310 	.word	0x08015310
 8012438:	1e71      	subs	r1, r6, #1
 801243a:	4620      	mov	r0, r4
 801243c:	f000 fec6 	bl	80131cc <__any_on>
 8012440:	2800      	cmp	r0, #0
 8012442:	d1e6      	bne.n	8012412 <__gethex+0x2ca>
 8012444:	ee18 0a10 	vmov	r0, s16
 8012448:	4621      	mov	r1, r4
 801244a:	f000 fa5f 	bl	801290c <_Bfree>
 801244e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8012450:	2300      	movs	r3, #0
 8012452:	6013      	str	r3, [r2, #0]
 8012454:	2750      	movs	r7, #80	; 0x50
 8012456:	e70c      	b.n	8012272 <__gethex+0x12a>
 8012458:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801245a:	2b00      	cmp	r3, #0
 801245c:	d1f2      	bne.n	8012444 <__gethex+0x2fc>
 801245e:	e7d8      	b.n	8012412 <__gethex+0x2ca>
 8012460:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012462:	2b00      	cmp	r3, #0
 8012464:	d1d5      	bne.n	8012412 <__gethex+0x2ca>
 8012466:	e7ed      	b.n	8012444 <__gethex+0x2fc>
 8012468:	1e6f      	subs	r7, r5, #1
 801246a:	f1ba 0f00 	cmp.w	sl, #0
 801246e:	d131      	bne.n	80124d4 <__gethex+0x38c>
 8012470:	b127      	cbz	r7, 801247c <__gethex+0x334>
 8012472:	4639      	mov	r1, r7
 8012474:	4620      	mov	r0, r4
 8012476:	f000 fea9 	bl	80131cc <__any_on>
 801247a:	4682      	mov	sl, r0
 801247c:	117b      	asrs	r3, r7, #5
 801247e:	2101      	movs	r1, #1
 8012480:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8012484:	f007 071f 	and.w	r7, r7, #31
 8012488:	fa01 f707 	lsl.w	r7, r1, r7
 801248c:	421f      	tst	r7, r3
 801248e:	4629      	mov	r1, r5
 8012490:	4620      	mov	r0, r4
 8012492:	bf18      	it	ne
 8012494:	f04a 0a02 	orrne.w	sl, sl, #2
 8012498:	1b76      	subs	r6, r6, r5
 801249a:	f7ff fdee 	bl	801207a <rshift>
 801249e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80124a2:	2702      	movs	r7, #2
 80124a4:	f1ba 0f00 	cmp.w	sl, #0
 80124a8:	d048      	beq.n	801253c <__gethex+0x3f4>
 80124aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80124ae:	2b02      	cmp	r3, #2
 80124b0:	d015      	beq.n	80124de <__gethex+0x396>
 80124b2:	2b03      	cmp	r3, #3
 80124b4:	d017      	beq.n	80124e6 <__gethex+0x39e>
 80124b6:	2b01      	cmp	r3, #1
 80124b8:	d109      	bne.n	80124ce <__gethex+0x386>
 80124ba:	f01a 0f02 	tst.w	sl, #2
 80124be:	d006      	beq.n	80124ce <__gethex+0x386>
 80124c0:	f8d9 0000 	ldr.w	r0, [r9]
 80124c4:	ea4a 0a00 	orr.w	sl, sl, r0
 80124c8:	f01a 0f01 	tst.w	sl, #1
 80124cc:	d10e      	bne.n	80124ec <__gethex+0x3a4>
 80124ce:	f047 0710 	orr.w	r7, r7, #16
 80124d2:	e033      	b.n	801253c <__gethex+0x3f4>
 80124d4:	f04f 0a01 	mov.w	sl, #1
 80124d8:	e7d0      	b.n	801247c <__gethex+0x334>
 80124da:	2701      	movs	r7, #1
 80124dc:	e7e2      	b.n	80124a4 <__gethex+0x35c>
 80124de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80124e0:	f1c3 0301 	rsb	r3, r3, #1
 80124e4:	9315      	str	r3, [sp, #84]	; 0x54
 80124e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80124e8:	2b00      	cmp	r3, #0
 80124ea:	d0f0      	beq.n	80124ce <__gethex+0x386>
 80124ec:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80124f0:	f104 0314 	add.w	r3, r4, #20
 80124f4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80124f8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80124fc:	f04f 0c00 	mov.w	ip, #0
 8012500:	4618      	mov	r0, r3
 8012502:	f853 2b04 	ldr.w	r2, [r3], #4
 8012506:	f1b2 3fff 	cmp.w	r2, #4294967295
 801250a:	d01c      	beq.n	8012546 <__gethex+0x3fe>
 801250c:	3201      	adds	r2, #1
 801250e:	6002      	str	r2, [r0, #0]
 8012510:	2f02      	cmp	r7, #2
 8012512:	f104 0314 	add.w	r3, r4, #20
 8012516:	d13f      	bne.n	8012598 <__gethex+0x450>
 8012518:	f8d8 2000 	ldr.w	r2, [r8]
 801251c:	3a01      	subs	r2, #1
 801251e:	42b2      	cmp	r2, r6
 8012520:	d10a      	bne.n	8012538 <__gethex+0x3f0>
 8012522:	1171      	asrs	r1, r6, #5
 8012524:	2201      	movs	r2, #1
 8012526:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801252a:	f006 061f 	and.w	r6, r6, #31
 801252e:	fa02 f606 	lsl.w	r6, r2, r6
 8012532:	421e      	tst	r6, r3
 8012534:	bf18      	it	ne
 8012536:	4617      	movne	r7, r2
 8012538:	f047 0720 	orr.w	r7, r7, #32
 801253c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801253e:	601c      	str	r4, [r3, #0]
 8012540:	9b04      	ldr	r3, [sp, #16]
 8012542:	601d      	str	r5, [r3, #0]
 8012544:	e695      	b.n	8012272 <__gethex+0x12a>
 8012546:	4299      	cmp	r1, r3
 8012548:	f843 cc04 	str.w	ip, [r3, #-4]
 801254c:	d8d8      	bhi.n	8012500 <__gethex+0x3b8>
 801254e:	68a3      	ldr	r3, [r4, #8]
 8012550:	459b      	cmp	fp, r3
 8012552:	db19      	blt.n	8012588 <__gethex+0x440>
 8012554:	6861      	ldr	r1, [r4, #4]
 8012556:	ee18 0a10 	vmov	r0, s16
 801255a:	3101      	adds	r1, #1
 801255c:	f000 f996 	bl	801288c <_Balloc>
 8012560:	4681      	mov	r9, r0
 8012562:	b918      	cbnz	r0, 801256c <__gethex+0x424>
 8012564:	4b1a      	ldr	r3, [pc, #104]	; (80125d0 <__gethex+0x488>)
 8012566:	4602      	mov	r2, r0
 8012568:	2184      	movs	r1, #132	; 0x84
 801256a:	e6a8      	b.n	80122be <__gethex+0x176>
 801256c:	6922      	ldr	r2, [r4, #16]
 801256e:	3202      	adds	r2, #2
 8012570:	f104 010c 	add.w	r1, r4, #12
 8012574:	0092      	lsls	r2, r2, #2
 8012576:	300c      	adds	r0, #12
 8012578:	f7fc fda4 	bl	800f0c4 <memcpy>
 801257c:	4621      	mov	r1, r4
 801257e:	ee18 0a10 	vmov	r0, s16
 8012582:	f000 f9c3 	bl	801290c <_Bfree>
 8012586:	464c      	mov	r4, r9
 8012588:	6923      	ldr	r3, [r4, #16]
 801258a:	1c5a      	adds	r2, r3, #1
 801258c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012590:	6122      	str	r2, [r4, #16]
 8012592:	2201      	movs	r2, #1
 8012594:	615a      	str	r2, [r3, #20]
 8012596:	e7bb      	b.n	8012510 <__gethex+0x3c8>
 8012598:	6922      	ldr	r2, [r4, #16]
 801259a:	455a      	cmp	r2, fp
 801259c:	dd0b      	ble.n	80125b6 <__gethex+0x46e>
 801259e:	2101      	movs	r1, #1
 80125a0:	4620      	mov	r0, r4
 80125a2:	f7ff fd6a 	bl	801207a <rshift>
 80125a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80125aa:	3501      	adds	r5, #1
 80125ac:	42ab      	cmp	r3, r5
 80125ae:	f6ff aed0 	blt.w	8012352 <__gethex+0x20a>
 80125b2:	2701      	movs	r7, #1
 80125b4:	e7c0      	b.n	8012538 <__gethex+0x3f0>
 80125b6:	f016 061f 	ands.w	r6, r6, #31
 80125ba:	d0fa      	beq.n	80125b2 <__gethex+0x46a>
 80125bc:	4453      	add	r3, sl
 80125be:	f1c6 0620 	rsb	r6, r6, #32
 80125c2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80125c6:	f000 fa53 	bl	8012a70 <__hi0bits>
 80125ca:	42b0      	cmp	r0, r6
 80125cc:	dbe7      	blt.n	801259e <__gethex+0x456>
 80125ce:	e7f0      	b.n	80125b2 <__gethex+0x46a>
 80125d0:	0801529f 	.word	0x0801529f

080125d4 <L_shift>:
 80125d4:	f1c2 0208 	rsb	r2, r2, #8
 80125d8:	0092      	lsls	r2, r2, #2
 80125da:	b570      	push	{r4, r5, r6, lr}
 80125dc:	f1c2 0620 	rsb	r6, r2, #32
 80125e0:	6843      	ldr	r3, [r0, #4]
 80125e2:	6804      	ldr	r4, [r0, #0]
 80125e4:	fa03 f506 	lsl.w	r5, r3, r6
 80125e8:	432c      	orrs	r4, r5
 80125ea:	40d3      	lsrs	r3, r2
 80125ec:	6004      	str	r4, [r0, #0]
 80125ee:	f840 3f04 	str.w	r3, [r0, #4]!
 80125f2:	4288      	cmp	r0, r1
 80125f4:	d3f4      	bcc.n	80125e0 <L_shift+0xc>
 80125f6:	bd70      	pop	{r4, r5, r6, pc}

080125f8 <__match>:
 80125f8:	b530      	push	{r4, r5, lr}
 80125fa:	6803      	ldr	r3, [r0, #0]
 80125fc:	3301      	adds	r3, #1
 80125fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012602:	b914      	cbnz	r4, 801260a <__match+0x12>
 8012604:	6003      	str	r3, [r0, #0]
 8012606:	2001      	movs	r0, #1
 8012608:	bd30      	pop	{r4, r5, pc}
 801260a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801260e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8012612:	2d19      	cmp	r5, #25
 8012614:	bf98      	it	ls
 8012616:	3220      	addls	r2, #32
 8012618:	42a2      	cmp	r2, r4
 801261a:	d0f0      	beq.n	80125fe <__match+0x6>
 801261c:	2000      	movs	r0, #0
 801261e:	e7f3      	b.n	8012608 <__match+0x10>

08012620 <__hexnan>:
 8012620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012624:	680b      	ldr	r3, [r1, #0]
 8012626:	115e      	asrs	r6, r3, #5
 8012628:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801262c:	f013 031f 	ands.w	r3, r3, #31
 8012630:	b087      	sub	sp, #28
 8012632:	bf18      	it	ne
 8012634:	3604      	addne	r6, #4
 8012636:	2500      	movs	r5, #0
 8012638:	1f37      	subs	r7, r6, #4
 801263a:	4690      	mov	r8, r2
 801263c:	6802      	ldr	r2, [r0, #0]
 801263e:	9301      	str	r3, [sp, #4]
 8012640:	4682      	mov	sl, r0
 8012642:	f846 5c04 	str.w	r5, [r6, #-4]
 8012646:	46b9      	mov	r9, r7
 8012648:	463c      	mov	r4, r7
 801264a:	9502      	str	r5, [sp, #8]
 801264c:	46ab      	mov	fp, r5
 801264e:	7851      	ldrb	r1, [r2, #1]
 8012650:	1c53      	adds	r3, r2, #1
 8012652:	9303      	str	r3, [sp, #12]
 8012654:	b341      	cbz	r1, 80126a8 <__hexnan+0x88>
 8012656:	4608      	mov	r0, r1
 8012658:	9205      	str	r2, [sp, #20]
 801265a:	9104      	str	r1, [sp, #16]
 801265c:	f7ff fd5f 	bl	801211e <__hexdig_fun>
 8012660:	2800      	cmp	r0, #0
 8012662:	d14f      	bne.n	8012704 <__hexnan+0xe4>
 8012664:	9904      	ldr	r1, [sp, #16]
 8012666:	9a05      	ldr	r2, [sp, #20]
 8012668:	2920      	cmp	r1, #32
 801266a:	d818      	bhi.n	801269e <__hexnan+0x7e>
 801266c:	9b02      	ldr	r3, [sp, #8]
 801266e:	459b      	cmp	fp, r3
 8012670:	dd13      	ble.n	801269a <__hexnan+0x7a>
 8012672:	454c      	cmp	r4, r9
 8012674:	d206      	bcs.n	8012684 <__hexnan+0x64>
 8012676:	2d07      	cmp	r5, #7
 8012678:	dc04      	bgt.n	8012684 <__hexnan+0x64>
 801267a:	462a      	mov	r2, r5
 801267c:	4649      	mov	r1, r9
 801267e:	4620      	mov	r0, r4
 8012680:	f7ff ffa8 	bl	80125d4 <L_shift>
 8012684:	4544      	cmp	r4, r8
 8012686:	d950      	bls.n	801272a <__hexnan+0x10a>
 8012688:	2300      	movs	r3, #0
 801268a:	f1a4 0904 	sub.w	r9, r4, #4
 801268e:	f844 3c04 	str.w	r3, [r4, #-4]
 8012692:	f8cd b008 	str.w	fp, [sp, #8]
 8012696:	464c      	mov	r4, r9
 8012698:	461d      	mov	r5, r3
 801269a:	9a03      	ldr	r2, [sp, #12]
 801269c:	e7d7      	b.n	801264e <__hexnan+0x2e>
 801269e:	2929      	cmp	r1, #41	; 0x29
 80126a0:	d156      	bne.n	8012750 <__hexnan+0x130>
 80126a2:	3202      	adds	r2, #2
 80126a4:	f8ca 2000 	str.w	r2, [sl]
 80126a8:	f1bb 0f00 	cmp.w	fp, #0
 80126ac:	d050      	beq.n	8012750 <__hexnan+0x130>
 80126ae:	454c      	cmp	r4, r9
 80126b0:	d206      	bcs.n	80126c0 <__hexnan+0xa0>
 80126b2:	2d07      	cmp	r5, #7
 80126b4:	dc04      	bgt.n	80126c0 <__hexnan+0xa0>
 80126b6:	462a      	mov	r2, r5
 80126b8:	4649      	mov	r1, r9
 80126ba:	4620      	mov	r0, r4
 80126bc:	f7ff ff8a 	bl	80125d4 <L_shift>
 80126c0:	4544      	cmp	r4, r8
 80126c2:	d934      	bls.n	801272e <__hexnan+0x10e>
 80126c4:	f1a8 0204 	sub.w	r2, r8, #4
 80126c8:	4623      	mov	r3, r4
 80126ca:	f853 1b04 	ldr.w	r1, [r3], #4
 80126ce:	f842 1f04 	str.w	r1, [r2, #4]!
 80126d2:	429f      	cmp	r7, r3
 80126d4:	d2f9      	bcs.n	80126ca <__hexnan+0xaa>
 80126d6:	1b3b      	subs	r3, r7, r4
 80126d8:	f023 0303 	bic.w	r3, r3, #3
 80126dc:	3304      	adds	r3, #4
 80126de:	3401      	adds	r4, #1
 80126e0:	3e03      	subs	r6, #3
 80126e2:	42b4      	cmp	r4, r6
 80126e4:	bf88      	it	hi
 80126e6:	2304      	movhi	r3, #4
 80126e8:	4443      	add	r3, r8
 80126ea:	2200      	movs	r2, #0
 80126ec:	f843 2b04 	str.w	r2, [r3], #4
 80126f0:	429f      	cmp	r7, r3
 80126f2:	d2fb      	bcs.n	80126ec <__hexnan+0xcc>
 80126f4:	683b      	ldr	r3, [r7, #0]
 80126f6:	b91b      	cbnz	r3, 8012700 <__hexnan+0xe0>
 80126f8:	4547      	cmp	r7, r8
 80126fa:	d127      	bne.n	801274c <__hexnan+0x12c>
 80126fc:	2301      	movs	r3, #1
 80126fe:	603b      	str	r3, [r7, #0]
 8012700:	2005      	movs	r0, #5
 8012702:	e026      	b.n	8012752 <__hexnan+0x132>
 8012704:	3501      	adds	r5, #1
 8012706:	2d08      	cmp	r5, #8
 8012708:	f10b 0b01 	add.w	fp, fp, #1
 801270c:	dd06      	ble.n	801271c <__hexnan+0xfc>
 801270e:	4544      	cmp	r4, r8
 8012710:	d9c3      	bls.n	801269a <__hexnan+0x7a>
 8012712:	2300      	movs	r3, #0
 8012714:	f844 3c04 	str.w	r3, [r4, #-4]
 8012718:	2501      	movs	r5, #1
 801271a:	3c04      	subs	r4, #4
 801271c:	6822      	ldr	r2, [r4, #0]
 801271e:	f000 000f 	and.w	r0, r0, #15
 8012722:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8012726:	6022      	str	r2, [r4, #0]
 8012728:	e7b7      	b.n	801269a <__hexnan+0x7a>
 801272a:	2508      	movs	r5, #8
 801272c:	e7b5      	b.n	801269a <__hexnan+0x7a>
 801272e:	9b01      	ldr	r3, [sp, #4]
 8012730:	2b00      	cmp	r3, #0
 8012732:	d0df      	beq.n	80126f4 <__hexnan+0xd4>
 8012734:	f04f 32ff 	mov.w	r2, #4294967295
 8012738:	f1c3 0320 	rsb	r3, r3, #32
 801273c:	fa22 f303 	lsr.w	r3, r2, r3
 8012740:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012744:	401a      	ands	r2, r3
 8012746:	f846 2c04 	str.w	r2, [r6, #-4]
 801274a:	e7d3      	b.n	80126f4 <__hexnan+0xd4>
 801274c:	3f04      	subs	r7, #4
 801274e:	e7d1      	b.n	80126f4 <__hexnan+0xd4>
 8012750:	2004      	movs	r0, #4
 8012752:	b007      	add	sp, #28
 8012754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012758 <_localeconv_r>:
 8012758:	4800      	ldr	r0, [pc, #0]	; (801275c <_localeconv_r+0x4>)
 801275a:	4770      	bx	lr
 801275c:	20000268 	.word	0x20000268

08012760 <__retarget_lock_init_recursive>:
 8012760:	4770      	bx	lr

08012762 <__retarget_lock_acquire_recursive>:
 8012762:	4770      	bx	lr

08012764 <__retarget_lock_release_recursive>:
 8012764:	4770      	bx	lr
	...

08012768 <_lseek_r>:
 8012768:	b538      	push	{r3, r4, r5, lr}
 801276a:	4d07      	ldr	r5, [pc, #28]	; (8012788 <_lseek_r+0x20>)
 801276c:	4604      	mov	r4, r0
 801276e:	4608      	mov	r0, r1
 8012770:	4611      	mov	r1, r2
 8012772:	2200      	movs	r2, #0
 8012774:	602a      	str	r2, [r5, #0]
 8012776:	461a      	mov	r2, r3
 8012778:	f7f1 fee4 	bl	8004544 <_lseek>
 801277c:	1c43      	adds	r3, r0, #1
 801277e:	d102      	bne.n	8012786 <_lseek_r+0x1e>
 8012780:	682b      	ldr	r3, [r5, #0]
 8012782:	b103      	cbz	r3, 8012786 <_lseek_r+0x1e>
 8012784:	6023      	str	r3, [r4, #0]
 8012786:	bd38      	pop	{r3, r4, r5, pc}
 8012788:	20003a44 	.word	0x20003a44

0801278c <__swhatbuf_r>:
 801278c:	b570      	push	{r4, r5, r6, lr}
 801278e:	460e      	mov	r6, r1
 8012790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012794:	2900      	cmp	r1, #0
 8012796:	b096      	sub	sp, #88	; 0x58
 8012798:	4614      	mov	r4, r2
 801279a:	461d      	mov	r5, r3
 801279c:	da08      	bge.n	80127b0 <__swhatbuf_r+0x24>
 801279e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80127a2:	2200      	movs	r2, #0
 80127a4:	602a      	str	r2, [r5, #0]
 80127a6:	061a      	lsls	r2, r3, #24
 80127a8:	d410      	bmi.n	80127cc <__swhatbuf_r+0x40>
 80127aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80127ae:	e00e      	b.n	80127ce <__swhatbuf_r+0x42>
 80127b0:	466a      	mov	r2, sp
 80127b2:	f001 fd61 	bl	8014278 <_fstat_r>
 80127b6:	2800      	cmp	r0, #0
 80127b8:	dbf1      	blt.n	801279e <__swhatbuf_r+0x12>
 80127ba:	9a01      	ldr	r2, [sp, #4]
 80127bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80127c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80127c4:	425a      	negs	r2, r3
 80127c6:	415a      	adcs	r2, r3
 80127c8:	602a      	str	r2, [r5, #0]
 80127ca:	e7ee      	b.n	80127aa <__swhatbuf_r+0x1e>
 80127cc:	2340      	movs	r3, #64	; 0x40
 80127ce:	2000      	movs	r0, #0
 80127d0:	6023      	str	r3, [r4, #0]
 80127d2:	b016      	add	sp, #88	; 0x58
 80127d4:	bd70      	pop	{r4, r5, r6, pc}
	...

080127d8 <__smakebuf_r>:
 80127d8:	898b      	ldrh	r3, [r1, #12]
 80127da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80127dc:	079d      	lsls	r5, r3, #30
 80127de:	4606      	mov	r6, r0
 80127e0:	460c      	mov	r4, r1
 80127e2:	d507      	bpl.n	80127f4 <__smakebuf_r+0x1c>
 80127e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80127e8:	6023      	str	r3, [r4, #0]
 80127ea:	6123      	str	r3, [r4, #16]
 80127ec:	2301      	movs	r3, #1
 80127ee:	6163      	str	r3, [r4, #20]
 80127f0:	b002      	add	sp, #8
 80127f2:	bd70      	pop	{r4, r5, r6, pc}
 80127f4:	ab01      	add	r3, sp, #4
 80127f6:	466a      	mov	r2, sp
 80127f8:	f7ff ffc8 	bl	801278c <__swhatbuf_r>
 80127fc:	9900      	ldr	r1, [sp, #0]
 80127fe:	4605      	mov	r5, r0
 8012800:	4630      	mov	r0, r6
 8012802:	f000 fd87 	bl	8013314 <_malloc_r>
 8012806:	b948      	cbnz	r0, 801281c <__smakebuf_r+0x44>
 8012808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801280c:	059a      	lsls	r2, r3, #22
 801280e:	d4ef      	bmi.n	80127f0 <__smakebuf_r+0x18>
 8012810:	f023 0303 	bic.w	r3, r3, #3
 8012814:	f043 0302 	orr.w	r3, r3, #2
 8012818:	81a3      	strh	r3, [r4, #12]
 801281a:	e7e3      	b.n	80127e4 <__smakebuf_r+0xc>
 801281c:	4b0d      	ldr	r3, [pc, #52]	; (8012854 <__smakebuf_r+0x7c>)
 801281e:	62b3      	str	r3, [r6, #40]	; 0x28
 8012820:	89a3      	ldrh	r3, [r4, #12]
 8012822:	6020      	str	r0, [r4, #0]
 8012824:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012828:	81a3      	strh	r3, [r4, #12]
 801282a:	9b00      	ldr	r3, [sp, #0]
 801282c:	6163      	str	r3, [r4, #20]
 801282e:	9b01      	ldr	r3, [sp, #4]
 8012830:	6120      	str	r0, [r4, #16]
 8012832:	b15b      	cbz	r3, 801284c <__smakebuf_r+0x74>
 8012834:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012838:	4630      	mov	r0, r6
 801283a:	f001 fd2f 	bl	801429c <_isatty_r>
 801283e:	b128      	cbz	r0, 801284c <__smakebuf_r+0x74>
 8012840:	89a3      	ldrh	r3, [r4, #12]
 8012842:	f023 0303 	bic.w	r3, r3, #3
 8012846:	f043 0301 	orr.w	r3, r3, #1
 801284a:	81a3      	strh	r3, [r4, #12]
 801284c:	89a0      	ldrh	r0, [r4, #12]
 801284e:	4305      	orrs	r5, r0
 8012850:	81a5      	strh	r5, [r4, #12]
 8012852:	e7cd      	b.n	80127f0 <__smakebuf_r+0x18>
 8012854:	08011ed9 	.word	0x08011ed9

08012858 <malloc>:
 8012858:	4b02      	ldr	r3, [pc, #8]	; (8012864 <malloc+0xc>)
 801285a:	4601      	mov	r1, r0
 801285c:	6818      	ldr	r0, [r3, #0]
 801285e:	f000 bd59 	b.w	8013314 <_malloc_r>
 8012862:	bf00      	nop
 8012864:	20000110 	.word	0x20000110

08012868 <__ascii_mbtowc>:
 8012868:	b082      	sub	sp, #8
 801286a:	b901      	cbnz	r1, 801286e <__ascii_mbtowc+0x6>
 801286c:	a901      	add	r1, sp, #4
 801286e:	b142      	cbz	r2, 8012882 <__ascii_mbtowc+0x1a>
 8012870:	b14b      	cbz	r3, 8012886 <__ascii_mbtowc+0x1e>
 8012872:	7813      	ldrb	r3, [r2, #0]
 8012874:	600b      	str	r3, [r1, #0]
 8012876:	7812      	ldrb	r2, [r2, #0]
 8012878:	1e10      	subs	r0, r2, #0
 801287a:	bf18      	it	ne
 801287c:	2001      	movne	r0, #1
 801287e:	b002      	add	sp, #8
 8012880:	4770      	bx	lr
 8012882:	4610      	mov	r0, r2
 8012884:	e7fb      	b.n	801287e <__ascii_mbtowc+0x16>
 8012886:	f06f 0001 	mvn.w	r0, #1
 801288a:	e7f8      	b.n	801287e <__ascii_mbtowc+0x16>

0801288c <_Balloc>:
 801288c:	b570      	push	{r4, r5, r6, lr}
 801288e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012890:	4604      	mov	r4, r0
 8012892:	460d      	mov	r5, r1
 8012894:	b976      	cbnz	r6, 80128b4 <_Balloc+0x28>
 8012896:	2010      	movs	r0, #16
 8012898:	f7ff ffde 	bl	8012858 <malloc>
 801289c:	4602      	mov	r2, r0
 801289e:	6260      	str	r0, [r4, #36]	; 0x24
 80128a0:	b920      	cbnz	r0, 80128ac <_Balloc+0x20>
 80128a2:	4b18      	ldr	r3, [pc, #96]	; (8012904 <_Balloc+0x78>)
 80128a4:	4818      	ldr	r0, [pc, #96]	; (8012908 <_Balloc+0x7c>)
 80128a6:	2166      	movs	r1, #102	; 0x66
 80128a8:	f001 fcb6 	bl	8014218 <__assert_func>
 80128ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80128b0:	6006      	str	r6, [r0, #0]
 80128b2:	60c6      	str	r6, [r0, #12]
 80128b4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80128b6:	68f3      	ldr	r3, [r6, #12]
 80128b8:	b183      	cbz	r3, 80128dc <_Balloc+0x50>
 80128ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80128bc:	68db      	ldr	r3, [r3, #12]
 80128be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80128c2:	b9b8      	cbnz	r0, 80128f4 <_Balloc+0x68>
 80128c4:	2101      	movs	r1, #1
 80128c6:	fa01 f605 	lsl.w	r6, r1, r5
 80128ca:	1d72      	adds	r2, r6, #5
 80128cc:	0092      	lsls	r2, r2, #2
 80128ce:	4620      	mov	r0, r4
 80128d0:	f000 fc9d 	bl	801320e <_calloc_r>
 80128d4:	b160      	cbz	r0, 80128f0 <_Balloc+0x64>
 80128d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80128da:	e00e      	b.n	80128fa <_Balloc+0x6e>
 80128dc:	2221      	movs	r2, #33	; 0x21
 80128de:	2104      	movs	r1, #4
 80128e0:	4620      	mov	r0, r4
 80128e2:	f000 fc94 	bl	801320e <_calloc_r>
 80128e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80128e8:	60f0      	str	r0, [r6, #12]
 80128ea:	68db      	ldr	r3, [r3, #12]
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d1e4      	bne.n	80128ba <_Balloc+0x2e>
 80128f0:	2000      	movs	r0, #0
 80128f2:	bd70      	pop	{r4, r5, r6, pc}
 80128f4:	6802      	ldr	r2, [r0, #0]
 80128f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80128fa:	2300      	movs	r3, #0
 80128fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012900:	e7f7      	b.n	80128f2 <_Balloc+0x66>
 8012902:	bf00      	nop
 8012904:	0801522d 	.word	0x0801522d
 8012908:	0801538c 	.word	0x0801538c

0801290c <_Bfree>:
 801290c:	b570      	push	{r4, r5, r6, lr}
 801290e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012910:	4605      	mov	r5, r0
 8012912:	460c      	mov	r4, r1
 8012914:	b976      	cbnz	r6, 8012934 <_Bfree+0x28>
 8012916:	2010      	movs	r0, #16
 8012918:	f7ff ff9e 	bl	8012858 <malloc>
 801291c:	4602      	mov	r2, r0
 801291e:	6268      	str	r0, [r5, #36]	; 0x24
 8012920:	b920      	cbnz	r0, 801292c <_Bfree+0x20>
 8012922:	4b09      	ldr	r3, [pc, #36]	; (8012948 <_Bfree+0x3c>)
 8012924:	4809      	ldr	r0, [pc, #36]	; (801294c <_Bfree+0x40>)
 8012926:	218a      	movs	r1, #138	; 0x8a
 8012928:	f001 fc76 	bl	8014218 <__assert_func>
 801292c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012930:	6006      	str	r6, [r0, #0]
 8012932:	60c6      	str	r6, [r0, #12]
 8012934:	b13c      	cbz	r4, 8012946 <_Bfree+0x3a>
 8012936:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012938:	6862      	ldr	r2, [r4, #4]
 801293a:	68db      	ldr	r3, [r3, #12]
 801293c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012940:	6021      	str	r1, [r4, #0]
 8012942:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012946:	bd70      	pop	{r4, r5, r6, pc}
 8012948:	0801522d 	.word	0x0801522d
 801294c:	0801538c 	.word	0x0801538c

08012950 <__multadd>:
 8012950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012954:	690d      	ldr	r5, [r1, #16]
 8012956:	4607      	mov	r7, r0
 8012958:	460c      	mov	r4, r1
 801295a:	461e      	mov	r6, r3
 801295c:	f101 0c14 	add.w	ip, r1, #20
 8012960:	2000      	movs	r0, #0
 8012962:	f8dc 3000 	ldr.w	r3, [ip]
 8012966:	b299      	uxth	r1, r3
 8012968:	fb02 6101 	mla	r1, r2, r1, r6
 801296c:	0c1e      	lsrs	r6, r3, #16
 801296e:	0c0b      	lsrs	r3, r1, #16
 8012970:	fb02 3306 	mla	r3, r2, r6, r3
 8012974:	b289      	uxth	r1, r1
 8012976:	3001      	adds	r0, #1
 8012978:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801297c:	4285      	cmp	r5, r0
 801297e:	f84c 1b04 	str.w	r1, [ip], #4
 8012982:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012986:	dcec      	bgt.n	8012962 <__multadd+0x12>
 8012988:	b30e      	cbz	r6, 80129ce <__multadd+0x7e>
 801298a:	68a3      	ldr	r3, [r4, #8]
 801298c:	42ab      	cmp	r3, r5
 801298e:	dc19      	bgt.n	80129c4 <__multadd+0x74>
 8012990:	6861      	ldr	r1, [r4, #4]
 8012992:	4638      	mov	r0, r7
 8012994:	3101      	adds	r1, #1
 8012996:	f7ff ff79 	bl	801288c <_Balloc>
 801299a:	4680      	mov	r8, r0
 801299c:	b928      	cbnz	r0, 80129aa <__multadd+0x5a>
 801299e:	4602      	mov	r2, r0
 80129a0:	4b0c      	ldr	r3, [pc, #48]	; (80129d4 <__multadd+0x84>)
 80129a2:	480d      	ldr	r0, [pc, #52]	; (80129d8 <__multadd+0x88>)
 80129a4:	21b5      	movs	r1, #181	; 0xb5
 80129a6:	f001 fc37 	bl	8014218 <__assert_func>
 80129aa:	6922      	ldr	r2, [r4, #16]
 80129ac:	3202      	adds	r2, #2
 80129ae:	f104 010c 	add.w	r1, r4, #12
 80129b2:	0092      	lsls	r2, r2, #2
 80129b4:	300c      	adds	r0, #12
 80129b6:	f7fc fb85 	bl	800f0c4 <memcpy>
 80129ba:	4621      	mov	r1, r4
 80129bc:	4638      	mov	r0, r7
 80129be:	f7ff ffa5 	bl	801290c <_Bfree>
 80129c2:	4644      	mov	r4, r8
 80129c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80129c8:	3501      	adds	r5, #1
 80129ca:	615e      	str	r6, [r3, #20]
 80129cc:	6125      	str	r5, [r4, #16]
 80129ce:	4620      	mov	r0, r4
 80129d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129d4:	0801529f 	.word	0x0801529f
 80129d8:	0801538c 	.word	0x0801538c

080129dc <__s2b>:
 80129dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80129e0:	460c      	mov	r4, r1
 80129e2:	4615      	mov	r5, r2
 80129e4:	461f      	mov	r7, r3
 80129e6:	2209      	movs	r2, #9
 80129e8:	3308      	adds	r3, #8
 80129ea:	4606      	mov	r6, r0
 80129ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80129f0:	2100      	movs	r1, #0
 80129f2:	2201      	movs	r2, #1
 80129f4:	429a      	cmp	r2, r3
 80129f6:	db09      	blt.n	8012a0c <__s2b+0x30>
 80129f8:	4630      	mov	r0, r6
 80129fa:	f7ff ff47 	bl	801288c <_Balloc>
 80129fe:	b940      	cbnz	r0, 8012a12 <__s2b+0x36>
 8012a00:	4602      	mov	r2, r0
 8012a02:	4b19      	ldr	r3, [pc, #100]	; (8012a68 <__s2b+0x8c>)
 8012a04:	4819      	ldr	r0, [pc, #100]	; (8012a6c <__s2b+0x90>)
 8012a06:	21ce      	movs	r1, #206	; 0xce
 8012a08:	f001 fc06 	bl	8014218 <__assert_func>
 8012a0c:	0052      	lsls	r2, r2, #1
 8012a0e:	3101      	adds	r1, #1
 8012a10:	e7f0      	b.n	80129f4 <__s2b+0x18>
 8012a12:	9b08      	ldr	r3, [sp, #32]
 8012a14:	6143      	str	r3, [r0, #20]
 8012a16:	2d09      	cmp	r5, #9
 8012a18:	f04f 0301 	mov.w	r3, #1
 8012a1c:	6103      	str	r3, [r0, #16]
 8012a1e:	dd16      	ble.n	8012a4e <__s2b+0x72>
 8012a20:	f104 0909 	add.w	r9, r4, #9
 8012a24:	46c8      	mov	r8, r9
 8012a26:	442c      	add	r4, r5
 8012a28:	f818 3b01 	ldrb.w	r3, [r8], #1
 8012a2c:	4601      	mov	r1, r0
 8012a2e:	3b30      	subs	r3, #48	; 0x30
 8012a30:	220a      	movs	r2, #10
 8012a32:	4630      	mov	r0, r6
 8012a34:	f7ff ff8c 	bl	8012950 <__multadd>
 8012a38:	45a0      	cmp	r8, r4
 8012a3a:	d1f5      	bne.n	8012a28 <__s2b+0x4c>
 8012a3c:	f1a5 0408 	sub.w	r4, r5, #8
 8012a40:	444c      	add	r4, r9
 8012a42:	1b2d      	subs	r5, r5, r4
 8012a44:	1963      	adds	r3, r4, r5
 8012a46:	42bb      	cmp	r3, r7
 8012a48:	db04      	blt.n	8012a54 <__s2b+0x78>
 8012a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012a4e:	340a      	adds	r4, #10
 8012a50:	2509      	movs	r5, #9
 8012a52:	e7f6      	b.n	8012a42 <__s2b+0x66>
 8012a54:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012a58:	4601      	mov	r1, r0
 8012a5a:	3b30      	subs	r3, #48	; 0x30
 8012a5c:	220a      	movs	r2, #10
 8012a5e:	4630      	mov	r0, r6
 8012a60:	f7ff ff76 	bl	8012950 <__multadd>
 8012a64:	e7ee      	b.n	8012a44 <__s2b+0x68>
 8012a66:	bf00      	nop
 8012a68:	0801529f 	.word	0x0801529f
 8012a6c:	0801538c 	.word	0x0801538c

08012a70 <__hi0bits>:
 8012a70:	0c03      	lsrs	r3, r0, #16
 8012a72:	041b      	lsls	r3, r3, #16
 8012a74:	b9d3      	cbnz	r3, 8012aac <__hi0bits+0x3c>
 8012a76:	0400      	lsls	r0, r0, #16
 8012a78:	2310      	movs	r3, #16
 8012a7a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012a7e:	bf04      	itt	eq
 8012a80:	0200      	lsleq	r0, r0, #8
 8012a82:	3308      	addeq	r3, #8
 8012a84:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012a88:	bf04      	itt	eq
 8012a8a:	0100      	lsleq	r0, r0, #4
 8012a8c:	3304      	addeq	r3, #4
 8012a8e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012a92:	bf04      	itt	eq
 8012a94:	0080      	lsleq	r0, r0, #2
 8012a96:	3302      	addeq	r3, #2
 8012a98:	2800      	cmp	r0, #0
 8012a9a:	db05      	blt.n	8012aa8 <__hi0bits+0x38>
 8012a9c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012aa0:	f103 0301 	add.w	r3, r3, #1
 8012aa4:	bf08      	it	eq
 8012aa6:	2320      	moveq	r3, #32
 8012aa8:	4618      	mov	r0, r3
 8012aaa:	4770      	bx	lr
 8012aac:	2300      	movs	r3, #0
 8012aae:	e7e4      	b.n	8012a7a <__hi0bits+0xa>

08012ab0 <__lo0bits>:
 8012ab0:	6803      	ldr	r3, [r0, #0]
 8012ab2:	f013 0207 	ands.w	r2, r3, #7
 8012ab6:	4601      	mov	r1, r0
 8012ab8:	d00b      	beq.n	8012ad2 <__lo0bits+0x22>
 8012aba:	07da      	lsls	r2, r3, #31
 8012abc:	d423      	bmi.n	8012b06 <__lo0bits+0x56>
 8012abe:	0798      	lsls	r0, r3, #30
 8012ac0:	bf49      	itett	mi
 8012ac2:	085b      	lsrmi	r3, r3, #1
 8012ac4:	089b      	lsrpl	r3, r3, #2
 8012ac6:	2001      	movmi	r0, #1
 8012ac8:	600b      	strmi	r3, [r1, #0]
 8012aca:	bf5c      	itt	pl
 8012acc:	600b      	strpl	r3, [r1, #0]
 8012ace:	2002      	movpl	r0, #2
 8012ad0:	4770      	bx	lr
 8012ad2:	b298      	uxth	r0, r3
 8012ad4:	b9a8      	cbnz	r0, 8012b02 <__lo0bits+0x52>
 8012ad6:	0c1b      	lsrs	r3, r3, #16
 8012ad8:	2010      	movs	r0, #16
 8012ada:	b2da      	uxtb	r2, r3
 8012adc:	b90a      	cbnz	r2, 8012ae2 <__lo0bits+0x32>
 8012ade:	3008      	adds	r0, #8
 8012ae0:	0a1b      	lsrs	r3, r3, #8
 8012ae2:	071a      	lsls	r2, r3, #28
 8012ae4:	bf04      	itt	eq
 8012ae6:	091b      	lsreq	r3, r3, #4
 8012ae8:	3004      	addeq	r0, #4
 8012aea:	079a      	lsls	r2, r3, #30
 8012aec:	bf04      	itt	eq
 8012aee:	089b      	lsreq	r3, r3, #2
 8012af0:	3002      	addeq	r0, #2
 8012af2:	07da      	lsls	r2, r3, #31
 8012af4:	d403      	bmi.n	8012afe <__lo0bits+0x4e>
 8012af6:	085b      	lsrs	r3, r3, #1
 8012af8:	f100 0001 	add.w	r0, r0, #1
 8012afc:	d005      	beq.n	8012b0a <__lo0bits+0x5a>
 8012afe:	600b      	str	r3, [r1, #0]
 8012b00:	4770      	bx	lr
 8012b02:	4610      	mov	r0, r2
 8012b04:	e7e9      	b.n	8012ada <__lo0bits+0x2a>
 8012b06:	2000      	movs	r0, #0
 8012b08:	4770      	bx	lr
 8012b0a:	2020      	movs	r0, #32
 8012b0c:	4770      	bx	lr
	...

08012b10 <__i2b>:
 8012b10:	b510      	push	{r4, lr}
 8012b12:	460c      	mov	r4, r1
 8012b14:	2101      	movs	r1, #1
 8012b16:	f7ff feb9 	bl	801288c <_Balloc>
 8012b1a:	4602      	mov	r2, r0
 8012b1c:	b928      	cbnz	r0, 8012b2a <__i2b+0x1a>
 8012b1e:	4b05      	ldr	r3, [pc, #20]	; (8012b34 <__i2b+0x24>)
 8012b20:	4805      	ldr	r0, [pc, #20]	; (8012b38 <__i2b+0x28>)
 8012b22:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012b26:	f001 fb77 	bl	8014218 <__assert_func>
 8012b2a:	2301      	movs	r3, #1
 8012b2c:	6144      	str	r4, [r0, #20]
 8012b2e:	6103      	str	r3, [r0, #16]
 8012b30:	bd10      	pop	{r4, pc}
 8012b32:	bf00      	nop
 8012b34:	0801529f 	.word	0x0801529f
 8012b38:	0801538c 	.word	0x0801538c

08012b3c <__multiply>:
 8012b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b40:	4691      	mov	r9, r2
 8012b42:	690a      	ldr	r2, [r1, #16]
 8012b44:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012b48:	429a      	cmp	r2, r3
 8012b4a:	bfb8      	it	lt
 8012b4c:	460b      	movlt	r3, r1
 8012b4e:	460c      	mov	r4, r1
 8012b50:	bfbc      	itt	lt
 8012b52:	464c      	movlt	r4, r9
 8012b54:	4699      	movlt	r9, r3
 8012b56:	6927      	ldr	r7, [r4, #16]
 8012b58:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012b5c:	68a3      	ldr	r3, [r4, #8]
 8012b5e:	6861      	ldr	r1, [r4, #4]
 8012b60:	eb07 060a 	add.w	r6, r7, sl
 8012b64:	42b3      	cmp	r3, r6
 8012b66:	b085      	sub	sp, #20
 8012b68:	bfb8      	it	lt
 8012b6a:	3101      	addlt	r1, #1
 8012b6c:	f7ff fe8e 	bl	801288c <_Balloc>
 8012b70:	b930      	cbnz	r0, 8012b80 <__multiply+0x44>
 8012b72:	4602      	mov	r2, r0
 8012b74:	4b44      	ldr	r3, [pc, #272]	; (8012c88 <__multiply+0x14c>)
 8012b76:	4845      	ldr	r0, [pc, #276]	; (8012c8c <__multiply+0x150>)
 8012b78:	f240 115d 	movw	r1, #349	; 0x15d
 8012b7c:	f001 fb4c 	bl	8014218 <__assert_func>
 8012b80:	f100 0514 	add.w	r5, r0, #20
 8012b84:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012b88:	462b      	mov	r3, r5
 8012b8a:	2200      	movs	r2, #0
 8012b8c:	4543      	cmp	r3, r8
 8012b8e:	d321      	bcc.n	8012bd4 <__multiply+0x98>
 8012b90:	f104 0314 	add.w	r3, r4, #20
 8012b94:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012b98:	f109 0314 	add.w	r3, r9, #20
 8012b9c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012ba0:	9202      	str	r2, [sp, #8]
 8012ba2:	1b3a      	subs	r2, r7, r4
 8012ba4:	3a15      	subs	r2, #21
 8012ba6:	f022 0203 	bic.w	r2, r2, #3
 8012baa:	3204      	adds	r2, #4
 8012bac:	f104 0115 	add.w	r1, r4, #21
 8012bb0:	428f      	cmp	r7, r1
 8012bb2:	bf38      	it	cc
 8012bb4:	2204      	movcc	r2, #4
 8012bb6:	9201      	str	r2, [sp, #4]
 8012bb8:	9a02      	ldr	r2, [sp, #8]
 8012bba:	9303      	str	r3, [sp, #12]
 8012bbc:	429a      	cmp	r2, r3
 8012bbe:	d80c      	bhi.n	8012bda <__multiply+0x9e>
 8012bc0:	2e00      	cmp	r6, #0
 8012bc2:	dd03      	ble.n	8012bcc <__multiply+0x90>
 8012bc4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012bc8:	2b00      	cmp	r3, #0
 8012bca:	d05a      	beq.n	8012c82 <__multiply+0x146>
 8012bcc:	6106      	str	r6, [r0, #16]
 8012bce:	b005      	add	sp, #20
 8012bd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bd4:	f843 2b04 	str.w	r2, [r3], #4
 8012bd8:	e7d8      	b.n	8012b8c <__multiply+0x50>
 8012bda:	f8b3 a000 	ldrh.w	sl, [r3]
 8012bde:	f1ba 0f00 	cmp.w	sl, #0
 8012be2:	d024      	beq.n	8012c2e <__multiply+0xf2>
 8012be4:	f104 0e14 	add.w	lr, r4, #20
 8012be8:	46a9      	mov	r9, r5
 8012bea:	f04f 0c00 	mov.w	ip, #0
 8012bee:	f85e 2b04 	ldr.w	r2, [lr], #4
 8012bf2:	f8d9 1000 	ldr.w	r1, [r9]
 8012bf6:	fa1f fb82 	uxth.w	fp, r2
 8012bfa:	b289      	uxth	r1, r1
 8012bfc:	fb0a 110b 	mla	r1, sl, fp, r1
 8012c00:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8012c04:	f8d9 2000 	ldr.w	r2, [r9]
 8012c08:	4461      	add	r1, ip
 8012c0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012c0e:	fb0a c20b 	mla	r2, sl, fp, ip
 8012c12:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8012c16:	b289      	uxth	r1, r1
 8012c18:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012c1c:	4577      	cmp	r7, lr
 8012c1e:	f849 1b04 	str.w	r1, [r9], #4
 8012c22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012c26:	d8e2      	bhi.n	8012bee <__multiply+0xb2>
 8012c28:	9a01      	ldr	r2, [sp, #4]
 8012c2a:	f845 c002 	str.w	ip, [r5, r2]
 8012c2e:	9a03      	ldr	r2, [sp, #12]
 8012c30:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012c34:	3304      	adds	r3, #4
 8012c36:	f1b9 0f00 	cmp.w	r9, #0
 8012c3a:	d020      	beq.n	8012c7e <__multiply+0x142>
 8012c3c:	6829      	ldr	r1, [r5, #0]
 8012c3e:	f104 0c14 	add.w	ip, r4, #20
 8012c42:	46ae      	mov	lr, r5
 8012c44:	f04f 0a00 	mov.w	sl, #0
 8012c48:	f8bc b000 	ldrh.w	fp, [ip]
 8012c4c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012c50:	fb09 220b 	mla	r2, r9, fp, r2
 8012c54:	4492      	add	sl, r2
 8012c56:	b289      	uxth	r1, r1
 8012c58:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8012c5c:	f84e 1b04 	str.w	r1, [lr], #4
 8012c60:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012c64:	f8be 1000 	ldrh.w	r1, [lr]
 8012c68:	0c12      	lsrs	r2, r2, #16
 8012c6a:	fb09 1102 	mla	r1, r9, r2, r1
 8012c6e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8012c72:	4567      	cmp	r7, ip
 8012c74:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012c78:	d8e6      	bhi.n	8012c48 <__multiply+0x10c>
 8012c7a:	9a01      	ldr	r2, [sp, #4]
 8012c7c:	50a9      	str	r1, [r5, r2]
 8012c7e:	3504      	adds	r5, #4
 8012c80:	e79a      	b.n	8012bb8 <__multiply+0x7c>
 8012c82:	3e01      	subs	r6, #1
 8012c84:	e79c      	b.n	8012bc0 <__multiply+0x84>
 8012c86:	bf00      	nop
 8012c88:	0801529f 	.word	0x0801529f
 8012c8c:	0801538c 	.word	0x0801538c

08012c90 <__pow5mult>:
 8012c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012c94:	4615      	mov	r5, r2
 8012c96:	f012 0203 	ands.w	r2, r2, #3
 8012c9a:	4606      	mov	r6, r0
 8012c9c:	460f      	mov	r7, r1
 8012c9e:	d007      	beq.n	8012cb0 <__pow5mult+0x20>
 8012ca0:	4c25      	ldr	r4, [pc, #148]	; (8012d38 <__pow5mult+0xa8>)
 8012ca2:	3a01      	subs	r2, #1
 8012ca4:	2300      	movs	r3, #0
 8012ca6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012caa:	f7ff fe51 	bl	8012950 <__multadd>
 8012cae:	4607      	mov	r7, r0
 8012cb0:	10ad      	asrs	r5, r5, #2
 8012cb2:	d03d      	beq.n	8012d30 <__pow5mult+0xa0>
 8012cb4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012cb6:	b97c      	cbnz	r4, 8012cd8 <__pow5mult+0x48>
 8012cb8:	2010      	movs	r0, #16
 8012cba:	f7ff fdcd 	bl	8012858 <malloc>
 8012cbe:	4602      	mov	r2, r0
 8012cc0:	6270      	str	r0, [r6, #36]	; 0x24
 8012cc2:	b928      	cbnz	r0, 8012cd0 <__pow5mult+0x40>
 8012cc4:	4b1d      	ldr	r3, [pc, #116]	; (8012d3c <__pow5mult+0xac>)
 8012cc6:	481e      	ldr	r0, [pc, #120]	; (8012d40 <__pow5mult+0xb0>)
 8012cc8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012ccc:	f001 faa4 	bl	8014218 <__assert_func>
 8012cd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012cd4:	6004      	str	r4, [r0, #0]
 8012cd6:	60c4      	str	r4, [r0, #12]
 8012cd8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012cdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012ce0:	b94c      	cbnz	r4, 8012cf6 <__pow5mult+0x66>
 8012ce2:	f240 2171 	movw	r1, #625	; 0x271
 8012ce6:	4630      	mov	r0, r6
 8012ce8:	f7ff ff12 	bl	8012b10 <__i2b>
 8012cec:	2300      	movs	r3, #0
 8012cee:	f8c8 0008 	str.w	r0, [r8, #8]
 8012cf2:	4604      	mov	r4, r0
 8012cf4:	6003      	str	r3, [r0, #0]
 8012cf6:	f04f 0900 	mov.w	r9, #0
 8012cfa:	07eb      	lsls	r3, r5, #31
 8012cfc:	d50a      	bpl.n	8012d14 <__pow5mult+0x84>
 8012cfe:	4639      	mov	r1, r7
 8012d00:	4622      	mov	r2, r4
 8012d02:	4630      	mov	r0, r6
 8012d04:	f7ff ff1a 	bl	8012b3c <__multiply>
 8012d08:	4639      	mov	r1, r7
 8012d0a:	4680      	mov	r8, r0
 8012d0c:	4630      	mov	r0, r6
 8012d0e:	f7ff fdfd 	bl	801290c <_Bfree>
 8012d12:	4647      	mov	r7, r8
 8012d14:	106d      	asrs	r5, r5, #1
 8012d16:	d00b      	beq.n	8012d30 <__pow5mult+0xa0>
 8012d18:	6820      	ldr	r0, [r4, #0]
 8012d1a:	b938      	cbnz	r0, 8012d2c <__pow5mult+0x9c>
 8012d1c:	4622      	mov	r2, r4
 8012d1e:	4621      	mov	r1, r4
 8012d20:	4630      	mov	r0, r6
 8012d22:	f7ff ff0b 	bl	8012b3c <__multiply>
 8012d26:	6020      	str	r0, [r4, #0]
 8012d28:	f8c0 9000 	str.w	r9, [r0]
 8012d2c:	4604      	mov	r4, r0
 8012d2e:	e7e4      	b.n	8012cfa <__pow5mult+0x6a>
 8012d30:	4638      	mov	r0, r7
 8012d32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012d36:	bf00      	nop
 8012d38:	080154d8 	.word	0x080154d8
 8012d3c:	0801522d 	.word	0x0801522d
 8012d40:	0801538c 	.word	0x0801538c

08012d44 <__lshift>:
 8012d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012d48:	460c      	mov	r4, r1
 8012d4a:	6849      	ldr	r1, [r1, #4]
 8012d4c:	6923      	ldr	r3, [r4, #16]
 8012d4e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012d52:	68a3      	ldr	r3, [r4, #8]
 8012d54:	4607      	mov	r7, r0
 8012d56:	4691      	mov	r9, r2
 8012d58:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012d5c:	f108 0601 	add.w	r6, r8, #1
 8012d60:	42b3      	cmp	r3, r6
 8012d62:	db0b      	blt.n	8012d7c <__lshift+0x38>
 8012d64:	4638      	mov	r0, r7
 8012d66:	f7ff fd91 	bl	801288c <_Balloc>
 8012d6a:	4605      	mov	r5, r0
 8012d6c:	b948      	cbnz	r0, 8012d82 <__lshift+0x3e>
 8012d6e:	4602      	mov	r2, r0
 8012d70:	4b2a      	ldr	r3, [pc, #168]	; (8012e1c <__lshift+0xd8>)
 8012d72:	482b      	ldr	r0, [pc, #172]	; (8012e20 <__lshift+0xdc>)
 8012d74:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012d78:	f001 fa4e 	bl	8014218 <__assert_func>
 8012d7c:	3101      	adds	r1, #1
 8012d7e:	005b      	lsls	r3, r3, #1
 8012d80:	e7ee      	b.n	8012d60 <__lshift+0x1c>
 8012d82:	2300      	movs	r3, #0
 8012d84:	f100 0114 	add.w	r1, r0, #20
 8012d88:	f100 0210 	add.w	r2, r0, #16
 8012d8c:	4618      	mov	r0, r3
 8012d8e:	4553      	cmp	r3, sl
 8012d90:	db37      	blt.n	8012e02 <__lshift+0xbe>
 8012d92:	6920      	ldr	r0, [r4, #16]
 8012d94:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012d98:	f104 0314 	add.w	r3, r4, #20
 8012d9c:	f019 091f 	ands.w	r9, r9, #31
 8012da0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012da4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012da8:	d02f      	beq.n	8012e0a <__lshift+0xc6>
 8012daa:	f1c9 0e20 	rsb	lr, r9, #32
 8012dae:	468a      	mov	sl, r1
 8012db0:	f04f 0c00 	mov.w	ip, #0
 8012db4:	681a      	ldr	r2, [r3, #0]
 8012db6:	fa02 f209 	lsl.w	r2, r2, r9
 8012dba:	ea42 020c 	orr.w	r2, r2, ip
 8012dbe:	f84a 2b04 	str.w	r2, [sl], #4
 8012dc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8012dc6:	4298      	cmp	r0, r3
 8012dc8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8012dcc:	d8f2      	bhi.n	8012db4 <__lshift+0x70>
 8012dce:	1b03      	subs	r3, r0, r4
 8012dd0:	3b15      	subs	r3, #21
 8012dd2:	f023 0303 	bic.w	r3, r3, #3
 8012dd6:	3304      	adds	r3, #4
 8012dd8:	f104 0215 	add.w	r2, r4, #21
 8012ddc:	4290      	cmp	r0, r2
 8012dde:	bf38      	it	cc
 8012de0:	2304      	movcc	r3, #4
 8012de2:	f841 c003 	str.w	ip, [r1, r3]
 8012de6:	f1bc 0f00 	cmp.w	ip, #0
 8012dea:	d001      	beq.n	8012df0 <__lshift+0xac>
 8012dec:	f108 0602 	add.w	r6, r8, #2
 8012df0:	3e01      	subs	r6, #1
 8012df2:	4638      	mov	r0, r7
 8012df4:	612e      	str	r6, [r5, #16]
 8012df6:	4621      	mov	r1, r4
 8012df8:	f7ff fd88 	bl	801290c <_Bfree>
 8012dfc:	4628      	mov	r0, r5
 8012dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e02:	f842 0f04 	str.w	r0, [r2, #4]!
 8012e06:	3301      	adds	r3, #1
 8012e08:	e7c1      	b.n	8012d8e <__lshift+0x4a>
 8012e0a:	3904      	subs	r1, #4
 8012e0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8012e10:	f841 2f04 	str.w	r2, [r1, #4]!
 8012e14:	4298      	cmp	r0, r3
 8012e16:	d8f9      	bhi.n	8012e0c <__lshift+0xc8>
 8012e18:	e7ea      	b.n	8012df0 <__lshift+0xac>
 8012e1a:	bf00      	nop
 8012e1c:	0801529f 	.word	0x0801529f
 8012e20:	0801538c 	.word	0x0801538c

08012e24 <__mcmp>:
 8012e24:	b530      	push	{r4, r5, lr}
 8012e26:	6902      	ldr	r2, [r0, #16]
 8012e28:	690c      	ldr	r4, [r1, #16]
 8012e2a:	1b12      	subs	r2, r2, r4
 8012e2c:	d10e      	bne.n	8012e4c <__mcmp+0x28>
 8012e2e:	f100 0314 	add.w	r3, r0, #20
 8012e32:	3114      	adds	r1, #20
 8012e34:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012e38:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012e3c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012e40:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012e44:	42a5      	cmp	r5, r4
 8012e46:	d003      	beq.n	8012e50 <__mcmp+0x2c>
 8012e48:	d305      	bcc.n	8012e56 <__mcmp+0x32>
 8012e4a:	2201      	movs	r2, #1
 8012e4c:	4610      	mov	r0, r2
 8012e4e:	bd30      	pop	{r4, r5, pc}
 8012e50:	4283      	cmp	r3, r0
 8012e52:	d3f3      	bcc.n	8012e3c <__mcmp+0x18>
 8012e54:	e7fa      	b.n	8012e4c <__mcmp+0x28>
 8012e56:	f04f 32ff 	mov.w	r2, #4294967295
 8012e5a:	e7f7      	b.n	8012e4c <__mcmp+0x28>

08012e5c <__mdiff>:
 8012e5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e60:	460c      	mov	r4, r1
 8012e62:	4606      	mov	r6, r0
 8012e64:	4611      	mov	r1, r2
 8012e66:	4620      	mov	r0, r4
 8012e68:	4690      	mov	r8, r2
 8012e6a:	f7ff ffdb 	bl	8012e24 <__mcmp>
 8012e6e:	1e05      	subs	r5, r0, #0
 8012e70:	d110      	bne.n	8012e94 <__mdiff+0x38>
 8012e72:	4629      	mov	r1, r5
 8012e74:	4630      	mov	r0, r6
 8012e76:	f7ff fd09 	bl	801288c <_Balloc>
 8012e7a:	b930      	cbnz	r0, 8012e8a <__mdiff+0x2e>
 8012e7c:	4b3a      	ldr	r3, [pc, #232]	; (8012f68 <__mdiff+0x10c>)
 8012e7e:	4602      	mov	r2, r0
 8012e80:	f240 2132 	movw	r1, #562	; 0x232
 8012e84:	4839      	ldr	r0, [pc, #228]	; (8012f6c <__mdiff+0x110>)
 8012e86:	f001 f9c7 	bl	8014218 <__assert_func>
 8012e8a:	2301      	movs	r3, #1
 8012e8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012e90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e94:	bfa4      	itt	ge
 8012e96:	4643      	movge	r3, r8
 8012e98:	46a0      	movge	r8, r4
 8012e9a:	4630      	mov	r0, r6
 8012e9c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012ea0:	bfa6      	itte	ge
 8012ea2:	461c      	movge	r4, r3
 8012ea4:	2500      	movge	r5, #0
 8012ea6:	2501      	movlt	r5, #1
 8012ea8:	f7ff fcf0 	bl	801288c <_Balloc>
 8012eac:	b920      	cbnz	r0, 8012eb8 <__mdiff+0x5c>
 8012eae:	4b2e      	ldr	r3, [pc, #184]	; (8012f68 <__mdiff+0x10c>)
 8012eb0:	4602      	mov	r2, r0
 8012eb2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012eb6:	e7e5      	b.n	8012e84 <__mdiff+0x28>
 8012eb8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012ebc:	6926      	ldr	r6, [r4, #16]
 8012ebe:	60c5      	str	r5, [r0, #12]
 8012ec0:	f104 0914 	add.w	r9, r4, #20
 8012ec4:	f108 0514 	add.w	r5, r8, #20
 8012ec8:	f100 0e14 	add.w	lr, r0, #20
 8012ecc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012ed0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012ed4:	f108 0210 	add.w	r2, r8, #16
 8012ed8:	46f2      	mov	sl, lr
 8012eda:	2100      	movs	r1, #0
 8012edc:	f859 3b04 	ldr.w	r3, [r9], #4
 8012ee0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012ee4:	fa1f f883 	uxth.w	r8, r3
 8012ee8:	fa11 f18b 	uxtah	r1, r1, fp
 8012eec:	0c1b      	lsrs	r3, r3, #16
 8012eee:	eba1 0808 	sub.w	r8, r1, r8
 8012ef2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012ef6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012efa:	fa1f f888 	uxth.w	r8, r8
 8012efe:	1419      	asrs	r1, r3, #16
 8012f00:	454e      	cmp	r6, r9
 8012f02:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012f06:	f84a 3b04 	str.w	r3, [sl], #4
 8012f0a:	d8e7      	bhi.n	8012edc <__mdiff+0x80>
 8012f0c:	1b33      	subs	r3, r6, r4
 8012f0e:	3b15      	subs	r3, #21
 8012f10:	f023 0303 	bic.w	r3, r3, #3
 8012f14:	3304      	adds	r3, #4
 8012f16:	3415      	adds	r4, #21
 8012f18:	42a6      	cmp	r6, r4
 8012f1a:	bf38      	it	cc
 8012f1c:	2304      	movcc	r3, #4
 8012f1e:	441d      	add	r5, r3
 8012f20:	4473      	add	r3, lr
 8012f22:	469e      	mov	lr, r3
 8012f24:	462e      	mov	r6, r5
 8012f26:	4566      	cmp	r6, ip
 8012f28:	d30e      	bcc.n	8012f48 <__mdiff+0xec>
 8012f2a:	f10c 0203 	add.w	r2, ip, #3
 8012f2e:	1b52      	subs	r2, r2, r5
 8012f30:	f022 0203 	bic.w	r2, r2, #3
 8012f34:	3d03      	subs	r5, #3
 8012f36:	45ac      	cmp	ip, r5
 8012f38:	bf38      	it	cc
 8012f3a:	2200      	movcc	r2, #0
 8012f3c:	441a      	add	r2, r3
 8012f3e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012f42:	b17b      	cbz	r3, 8012f64 <__mdiff+0x108>
 8012f44:	6107      	str	r7, [r0, #16]
 8012f46:	e7a3      	b.n	8012e90 <__mdiff+0x34>
 8012f48:	f856 8b04 	ldr.w	r8, [r6], #4
 8012f4c:	fa11 f288 	uxtah	r2, r1, r8
 8012f50:	1414      	asrs	r4, r2, #16
 8012f52:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012f56:	b292      	uxth	r2, r2
 8012f58:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012f5c:	f84e 2b04 	str.w	r2, [lr], #4
 8012f60:	1421      	asrs	r1, r4, #16
 8012f62:	e7e0      	b.n	8012f26 <__mdiff+0xca>
 8012f64:	3f01      	subs	r7, #1
 8012f66:	e7ea      	b.n	8012f3e <__mdiff+0xe2>
 8012f68:	0801529f 	.word	0x0801529f
 8012f6c:	0801538c 	.word	0x0801538c

08012f70 <__ulp>:
 8012f70:	b082      	sub	sp, #8
 8012f72:	ed8d 0b00 	vstr	d0, [sp]
 8012f76:	9b01      	ldr	r3, [sp, #4]
 8012f78:	4912      	ldr	r1, [pc, #72]	; (8012fc4 <__ulp+0x54>)
 8012f7a:	4019      	ands	r1, r3
 8012f7c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8012f80:	2900      	cmp	r1, #0
 8012f82:	dd05      	ble.n	8012f90 <__ulp+0x20>
 8012f84:	2200      	movs	r2, #0
 8012f86:	460b      	mov	r3, r1
 8012f88:	ec43 2b10 	vmov	d0, r2, r3
 8012f8c:	b002      	add	sp, #8
 8012f8e:	4770      	bx	lr
 8012f90:	4249      	negs	r1, r1
 8012f92:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8012f96:	ea4f 5021 	mov.w	r0, r1, asr #20
 8012f9a:	f04f 0200 	mov.w	r2, #0
 8012f9e:	f04f 0300 	mov.w	r3, #0
 8012fa2:	da04      	bge.n	8012fae <__ulp+0x3e>
 8012fa4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8012fa8:	fa41 f300 	asr.w	r3, r1, r0
 8012fac:	e7ec      	b.n	8012f88 <__ulp+0x18>
 8012fae:	f1a0 0114 	sub.w	r1, r0, #20
 8012fb2:	291e      	cmp	r1, #30
 8012fb4:	bfda      	itte	le
 8012fb6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8012fba:	fa20 f101 	lsrle.w	r1, r0, r1
 8012fbe:	2101      	movgt	r1, #1
 8012fc0:	460a      	mov	r2, r1
 8012fc2:	e7e1      	b.n	8012f88 <__ulp+0x18>
 8012fc4:	7ff00000 	.word	0x7ff00000

08012fc8 <__b2d>:
 8012fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fca:	6905      	ldr	r5, [r0, #16]
 8012fcc:	f100 0714 	add.w	r7, r0, #20
 8012fd0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8012fd4:	1f2e      	subs	r6, r5, #4
 8012fd6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8012fda:	4620      	mov	r0, r4
 8012fdc:	f7ff fd48 	bl	8012a70 <__hi0bits>
 8012fe0:	f1c0 0320 	rsb	r3, r0, #32
 8012fe4:	280a      	cmp	r0, #10
 8012fe6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8013064 <__b2d+0x9c>
 8012fea:	600b      	str	r3, [r1, #0]
 8012fec:	dc14      	bgt.n	8013018 <__b2d+0x50>
 8012fee:	f1c0 0e0b 	rsb	lr, r0, #11
 8012ff2:	fa24 f10e 	lsr.w	r1, r4, lr
 8012ff6:	42b7      	cmp	r7, r6
 8012ff8:	ea41 030c 	orr.w	r3, r1, ip
 8012ffc:	bf34      	ite	cc
 8012ffe:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8013002:	2100      	movcs	r1, #0
 8013004:	3015      	adds	r0, #21
 8013006:	fa04 f000 	lsl.w	r0, r4, r0
 801300a:	fa21 f10e 	lsr.w	r1, r1, lr
 801300e:	ea40 0201 	orr.w	r2, r0, r1
 8013012:	ec43 2b10 	vmov	d0, r2, r3
 8013016:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013018:	42b7      	cmp	r7, r6
 801301a:	bf3a      	itte	cc
 801301c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8013020:	f1a5 0608 	subcc.w	r6, r5, #8
 8013024:	2100      	movcs	r1, #0
 8013026:	380b      	subs	r0, #11
 8013028:	d017      	beq.n	801305a <__b2d+0x92>
 801302a:	f1c0 0c20 	rsb	ip, r0, #32
 801302e:	fa04 f500 	lsl.w	r5, r4, r0
 8013032:	42be      	cmp	r6, r7
 8013034:	fa21 f40c 	lsr.w	r4, r1, ip
 8013038:	ea45 0504 	orr.w	r5, r5, r4
 801303c:	bf8c      	ite	hi
 801303e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8013042:	2400      	movls	r4, #0
 8013044:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8013048:	fa01 f000 	lsl.w	r0, r1, r0
 801304c:	fa24 f40c 	lsr.w	r4, r4, ip
 8013050:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8013054:	ea40 0204 	orr.w	r2, r0, r4
 8013058:	e7db      	b.n	8013012 <__b2d+0x4a>
 801305a:	ea44 030c 	orr.w	r3, r4, ip
 801305e:	460a      	mov	r2, r1
 8013060:	e7d7      	b.n	8013012 <__b2d+0x4a>
 8013062:	bf00      	nop
 8013064:	3ff00000 	.word	0x3ff00000

08013068 <__d2b>:
 8013068:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801306c:	4689      	mov	r9, r1
 801306e:	2101      	movs	r1, #1
 8013070:	ec57 6b10 	vmov	r6, r7, d0
 8013074:	4690      	mov	r8, r2
 8013076:	f7ff fc09 	bl	801288c <_Balloc>
 801307a:	4604      	mov	r4, r0
 801307c:	b930      	cbnz	r0, 801308c <__d2b+0x24>
 801307e:	4602      	mov	r2, r0
 8013080:	4b25      	ldr	r3, [pc, #148]	; (8013118 <__d2b+0xb0>)
 8013082:	4826      	ldr	r0, [pc, #152]	; (801311c <__d2b+0xb4>)
 8013084:	f240 310a 	movw	r1, #778	; 0x30a
 8013088:	f001 f8c6 	bl	8014218 <__assert_func>
 801308c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8013090:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013094:	bb35      	cbnz	r5, 80130e4 <__d2b+0x7c>
 8013096:	2e00      	cmp	r6, #0
 8013098:	9301      	str	r3, [sp, #4]
 801309a:	d028      	beq.n	80130ee <__d2b+0x86>
 801309c:	4668      	mov	r0, sp
 801309e:	9600      	str	r6, [sp, #0]
 80130a0:	f7ff fd06 	bl	8012ab0 <__lo0bits>
 80130a4:	9900      	ldr	r1, [sp, #0]
 80130a6:	b300      	cbz	r0, 80130ea <__d2b+0x82>
 80130a8:	9a01      	ldr	r2, [sp, #4]
 80130aa:	f1c0 0320 	rsb	r3, r0, #32
 80130ae:	fa02 f303 	lsl.w	r3, r2, r3
 80130b2:	430b      	orrs	r3, r1
 80130b4:	40c2      	lsrs	r2, r0
 80130b6:	6163      	str	r3, [r4, #20]
 80130b8:	9201      	str	r2, [sp, #4]
 80130ba:	9b01      	ldr	r3, [sp, #4]
 80130bc:	61a3      	str	r3, [r4, #24]
 80130be:	2b00      	cmp	r3, #0
 80130c0:	bf14      	ite	ne
 80130c2:	2202      	movne	r2, #2
 80130c4:	2201      	moveq	r2, #1
 80130c6:	6122      	str	r2, [r4, #16]
 80130c8:	b1d5      	cbz	r5, 8013100 <__d2b+0x98>
 80130ca:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80130ce:	4405      	add	r5, r0
 80130d0:	f8c9 5000 	str.w	r5, [r9]
 80130d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80130d8:	f8c8 0000 	str.w	r0, [r8]
 80130dc:	4620      	mov	r0, r4
 80130de:	b003      	add	sp, #12
 80130e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80130e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80130e8:	e7d5      	b.n	8013096 <__d2b+0x2e>
 80130ea:	6161      	str	r1, [r4, #20]
 80130ec:	e7e5      	b.n	80130ba <__d2b+0x52>
 80130ee:	a801      	add	r0, sp, #4
 80130f0:	f7ff fcde 	bl	8012ab0 <__lo0bits>
 80130f4:	9b01      	ldr	r3, [sp, #4]
 80130f6:	6163      	str	r3, [r4, #20]
 80130f8:	2201      	movs	r2, #1
 80130fa:	6122      	str	r2, [r4, #16]
 80130fc:	3020      	adds	r0, #32
 80130fe:	e7e3      	b.n	80130c8 <__d2b+0x60>
 8013100:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013104:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013108:	f8c9 0000 	str.w	r0, [r9]
 801310c:	6918      	ldr	r0, [r3, #16]
 801310e:	f7ff fcaf 	bl	8012a70 <__hi0bits>
 8013112:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013116:	e7df      	b.n	80130d8 <__d2b+0x70>
 8013118:	0801529f 	.word	0x0801529f
 801311c:	0801538c 	.word	0x0801538c

08013120 <__ratio>:
 8013120:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013124:	4688      	mov	r8, r1
 8013126:	4669      	mov	r1, sp
 8013128:	4681      	mov	r9, r0
 801312a:	f7ff ff4d 	bl	8012fc8 <__b2d>
 801312e:	a901      	add	r1, sp, #4
 8013130:	4640      	mov	r0, r8
 8013132:	ec55 4b10 	vmov	r4, r5, d0
 8013136:	f7ff ff47 	bl	8012fc8 <__b2d>
 801313a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801313e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8013142:	eba3 0c02 	sub.w	ip, r3, r2
 8013146:	e9dd 3200 	ldrd	r3, r2, [sp]
 801314a:	1a9b      	subs	r3, r3, r2
 801314c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8013150:	ec51 0b10 	vmov	r0, r1, d0
 8013154:	2b00      	cmp	r3, #0
 8013156:	bfd6      	itet	le
 8013158:	460a      	movle	r2, r1
 801315a:	462a      	movgt	r2, r5
 801315c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8013160:	468b      	mov	fp, r1
 8013162:	462f      	mov	r7, r5
 8013164:	bfd4      	ite	le
 8013166:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801316a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801316e:	4620      	mov	r0, r4
 8013170:	ee10 2a10 	vmov	r2, s0
 8013174:	465b      	mov	r3, fp
 8013176:	4639      	mov	r1, r7
 8013178:	f7ed fb88 	bl	800088c <__aeabi_ddiv>
 801317c:	ec41 0b10 	vmov	d0, r0, r1
 8013180:	b003      	add	sp, #12
 8013182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013186 <__copybits>:
 8013186:	3901      	subs	r1, #1
 8013188:	b570      	push	{r4, r5, r6, lr}
 801318a:	1149      	asrs	r1, r1, #5
 801318c:	6914      	ldr	r4, [r2, #16]
 801318e:	3101      	adds	r1, #1
 8013190:	f102 0314 	add.w	r3, r2, #20
 8013194:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013198:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801319c:	1f05      	subs	r5, r0, #4
 801319e:	42a3      	cmp	r3, r4
 80131a0:	d30c      	bcc.n	80131bc <__copybits+0x36>
 80131a2:	1aa3      	subs	r3, r4, r2
 80131a4:	3b11      	subs	r3, #17
 80131a6:	f023 0303 	bic.w	r3, r3, #3
 80131aa:	3211      	adds	r2, #17
 80131ac:	42a2      	cmp	r2, r4
 80131ae:	bf88      	it	hi
 80131b0:	2300      	movhi	r3, #0
 80131b2:	4418      	add	r0, r3
 80131b4:	2300      	movs	r3, #0
 80131b6:	4288      	cmp	r0, r1
 80131b8:	d305      	bcc.n	80131c6 <__copybits+0x40>
 80131ba:	bd70      	pop	{r4, r5, r6, pc}
 80131bc:	f853 6b04 	ldr.w	r6, [r3], #4
 80131c0:	f845 6f04 	str.w	r6, [r5, #4]!
 80131c4:	e7eb      	b.n	801319e <__copybits+0x18>
 80131c6:	f840 3b04 	str.w	r3, [r0], #4
 80131ca:	e7f4      	b.n	80131b6 <__copybits+0x30>

080131cc <__any_on>:
 80131cc:	f100 0214 	add.w	r2, r0, #20
 80131d0:	6900      	ldr	r0, [r0, #16]
 80131d2:	114b      	asrs	r3, r1, #5
 80131d4:	4298      	cmp	r0, r3
 80131d6:	b510      	push	{r4, lr}
 80131d8:	db11      	blt.n	80131fe <__any_on+0x32>
 80131da:	dd0a      	ble.n	80131f2 <__any_on+0x26>
 80131dc:	f011 011f 	ands.w	r1, r1, #31
 80131e0:	d007      	beq.n	80131f2 <__any_on+0x26>
 80131e2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80131e6:	fa24 f001 	lsr.w	r0, r4, r1
 80131ea:	fa00 f101 	lsl.w	r1, r0, r1
 80131ee:	428c      	cmp	r4, r1
 80131f0:	d10b      	bne.n	801320a <__any_on+0x3e>
 80131f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80131f6:	4293      	cmp	r3, r2
 80131f8:	d803      	bhi.n	8013202 <__any_on+0x36>
 80131fa:	2000      	movs	r0, #0
 80131fc:	bd10      	pop	{r4, pc}
 80131fe:	4603      	mov	r3, r0
 8013200:	e7f7      	b.n	80131f2 <__any_on+0x26>
 8013202:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013206:	2900      	cmp	r1, #0
 8013208:	d0f5      	beq.n	80131f6 <__any_on+0x2a>
 801320a:	2001      	movs	r0, #1
 801320c:	e7f6      	b.n	80131fc <__any_on+0x30>

0801320e <_calloc_r>:
 801320e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013210:	fba1 2402 	umull	r2, r4, r1, r2
 8013214:	b94c      	cbnz	r4, 801322a <_calloc_r+0x1c>
 8013216:	4611      	mov	r1, r2
 8013218:	9201      	str	r2, [sp, #4]
 801321a:	f000 f87b 	bl	8013314 <_malloc_r>
 801321e:	9a01      	ldr	r2, [sp, #4]
 8013220:	4605      	mov	r5, r0
 8013222:	b930      	cbnz	r0, 8013232 <_calloc_r+0x24>
 8013224:	4628      	mov	r0, r5
 8013226:	b003      	add	sp, #12
 8013228:	bd30      	pop	{r4, r5, pc}
 801322a:	220c      	movs	r2, #12
 801322c:	6002      	str	r2, [r0, #0]
 801322e:	2500      	movs	r5, #0
 8013230:	e7f8      	b.n	8013224 <_calloc_r+0x16>
 8013232:	4621      	mov	r1, r4
 8013234:	f7fb ff6e 	bl	800f114 <memset>
 8013238:	e7f4      	b.n	8013224 <_calloc_r+0x16>
	...

0801323c <_free_r>:
 801323c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801323e:	2900      	cmp	r1, #0
 8013240:	d044      	beq.n	80132cc <_free_r+0x90>
 8013242:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013246:	9001      	str	r0, [sp, #4]
 8013248:	2b00      	cmp	r3, #0
 801324a:	f1a1 0404 	sub.w	r4, r1, #4
 801324e:	bfb8      	it	lt
 8013250:	18e4      	addlt	r4, r4, r3
 8013252:	f001 f833 	bl	80142bc <__malloc_lock>
 8013256:	4a1e      	ldr	r2, [pc, #120]	; (80132d0 <_free_r+0x94>)
 8013258:	9801      	ldr	r0, [sp, #4]
 801325a:	6813      	ldr	r3, [r2, #0]
 801325c:	b933      	cbnz	r3, 801326c <_free_r+0x30>
 801325e:	6063      	str	r3, [r4, #4]
 8013260:	6014      	str	r4, [r2, #0]
 8013262:	b003      	add	sp, #12
 8013264:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013268:	f001 b82e 	b.w	80142c8 <__malloc_unlock>
 801326c:	42a3      	cmp	r3, r4
 801326e:	d908      	bls.n	8013282 <_free_r+0x46>
 8013270:	6825      	ldr	r5, [r4, #0]
 8013272:	1961      	adds	r1, r4, r5
 8013274:	428b      	cmp	r3, r1
 8013276:	bf01      	itttt	eq
 8013278:	6819      	ldreq	r1, [r3, #0]
 801327a:	685b      	ldreq	r3, [r3, #4]
 801327c:	1949      	addeq	r1, r1, r5
 801327e:	6021      	streq	r1, [r4, #0]
 8013280:	e7ed      	b.n	801325e <_free_r+0x22>
 8013282:	461a      	mov	r2, r3
 8013284:	685b      	ldr	r3, [r3, #4]
 8013286:	b10b      	cbz	r3, 801328c <_free_r+0x50>
 8013288:	42a3      	cmp	r3, r4
 801328a:	d9fa      	bls.n	8013282 <_free_r+0x46>
 801328c:	6811      	ldr	r1, [r2, #0]
 801328e:	1855      	adds	r5, r2, r1
 8013290:	42a5      	cmp	r5, r4
 8013292:	d10b      	bne.n	80132ac <_free_r+0x70>
 8013294:	6824      	ldr	r4, [r4, #0]
 8013296:	4421      	add	r1, r4
 8013298:	1854      	adds	r4, r2, r1
 801329a:	42a3      	cmp	r3, r4
 801329c:	6011      	str	r1, [r2, #0]
 801329e:	d1e0      	bne.n	8013262 <_free_r+0x26>
 80132a0:	681c      	ldr	r4, [r3, #0]
 80132a2:	685b      	ldr	r3, [r3, #4]
 80132a4:	6053      	str	r3, [r2, #4]
 80132a6:	4421      	add	r1, r4
 80132a8:	6011      	str	r1, [r2, #0]
 80132aa:	e7da      	b.n	8013262 <_free_r+0x26>
 80132ac:	d902      	bls.n	80132b4 <_free_r+0x78>
 80132ae:	230c      	movs	r3, #12
 80132b0:	6003      	str	r3, [r0, #0]
 80132b2:	e7d6      	b.n	8013262 <_free_r+0x26>
 80132b4:	6825      	ldr	r5, [r4, #0]
 80132b6:	1961      	adds	r1, r4, r5
 80132b8:	428b      	cmp	r3, r1
 80132ba:	bf04      	itt	eq
 80132bc:	6819      	ldreq	r1, [r3, #0]
 80132be:	685b      	ldreq	r3, [r3, #4]
 80132c0:	6063      	str	r3, [r4, #4]
 80132c2:	bf04      	itt	eq
 80132c4:	1949      	addeq	r1, r1, r5
 80132c6:	6021      	streq	r1, [r4, #0]
 80132c8:	6054      	str	r4, [r2, #4]
 80132ca:	e7ca      	b.n	8013262 <_free_r+0x26>
 80132cc:	b003      	add	sp, #12
 80132ce:	bd30      	pop	{r4, r5, pc}
 80132d0:	20003a3c 	.word	0x20003a3c

080132d4 <sbrk_aligned>:
 80132d4:	b570      	push	{r4, r5, r6, lr}
 80132d6:	4e0e      	ldr	r6, [pc, #56]	; (8013310 <sbrk_aligned+0x3c>)
 80132d8:	460c      	mov	r4, r1
 80132da:	6831      	ldr	r1, [r6, #0]
 80132dc:	4605      	mov	r5, r0
 80132de:	b911      	cbnz	r1, 80132e6 <sbrk_aligned+0x12>
 80132e0:	f000 fe82 	bl	8013fe8 <_sbrk_r>
 80132e4:	6030      	str	r0, [r6, #0]
 80132e6:	4621      	mov	r1, r4
 80132e8:	4628      	mov	r0, r5
 80132ea:	f000 fe7d 	bl	8013fe8 <_sbrk_r>
 80132ee:	1c43      	adds	r3, r0, #1
 80132f0:	d00a      	beq.n	8013308 <sbrk_aligned+0x34>
 80132f2:	1cc4      	adds	r4, r0, #3
 80132f4:	f024 0403 	bic.w	r4, r4, #3
 80132f8:	42a0      	cmp	r0, r4
 80132fa:	d007      	beq.n	801330c <sbrk_aligned+0x38>
 80132fc:	1a21      	subs	r1, r4, r0
 80132fe:	4628      	mov	r0, r5
 8013300:	f000 fe72 	bl	8013fe8 <_sbrk_r>
 8013304:	3001      	adds	r0, #1
 8013306:	d101      	bne.n	801330c <sbrk_aligned+0x38>
 8013308:	f04f 34ff 	mov.w	r4, #4294967295
 801330c:	4620      	mov	r0, r4
 801330e:	bd70      	pop	{r4, r5, r6, pc}
 8013310:	20003a40 	.word	0x20003a40

08013314 <_malloc_r>:
 8013314:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013318:	1ccd      	adds	r5, r1, #3
 801331a:	f025 0503 	bic.w	r5, r5, #3
 801331e:	3508      	adds	r5, #8
 8013320:	2d0c      	cmp	r5, #12
 8013322:	bf38      	it	cc
 8013324:	250c      	movcc	r5, #12
 8013326:	2d00      	cmp	r5, #0
 8013328:	4607      	mov	r7, r0
 801332a:	db01      	blt.n	8013330 <_malloc_r+0x1c>
 801332c:	42a9      	cmp	r1, r5
 801332e:	d905      	bls.n	801333c <_malloc_r+0x28>
 8013330:	230c      	movs	r3, #12
 8013332:	603b      	str	r3, [r7, #0]
 8013334:	2600      	movs	r6, #0
 8013336:	4630      	mov	r0, r6
 8013338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801333c:	4e2e      	ldr	r6, [pc, #184]	; (80133f8 <_malloc_r+0xe4>)
 801333e:	f000 ffbd 	bl	80142bc <__malloc_lock>
 8013342:	6833      	ldr	r3, [r6, #0]
 8013344:	461c      	mov	r4, r3
 8013346:	bb34      	cbnz	r4, 8013396 <_malloc_r+0x82>
 8013348:	4629      	mov	r1, r5
 801334a:	4638      	mov	r0, r7
 801334c:	f7ff ffc2 	bl	80132d4 <sbrk_aligned>
 8013350:	1c43      	adds	r3, r0, #1
 8013352:	4604      	mov	r4, r0
 8013354:	d14d      	bne.n	80133f2 <_malloc_r+0xde>
 8013356:	6834      	ldr	r4, [r6, #0]
 8013358:	4626      	mov	r6, r4
 801335a:	2e00      	cmp	r6, #0
 801335c:	d140      	bne.n	80133e0 <_malloc_r+0xcc>
 801335e:	6823      	ldr	r3, [r4, #0]
 8013360:	4631      	mov	r1, r6
 8013362:	4638      	mov	r0, r7
 8013364:	eb04 0803 	add.w	r8, r4, r3
 8013368:	f000 fe3e 	bl	8013fe8 <_sbrk_r>
 801336c:	4580      	cmp	r8, r0
 801336e:	d13a      	bne.n	80133e6 <_malloc_r+0xd2>
 8013370:	6821      	ldr	r1, [r4, #0]
 8013372:	3503      	adds	r5, #3
 8013374:	1a6d      	subs	r5, r5, r1
 8013376:	f025 0503 	bic.w	r5, r5, #3
 801337a:	3508      	adds	r5, #8
 801337c:	2d0c      	cmp	r5, #12
 801337e:	bf38      	it	cc
 8013380:	250c      	movcc	r5, #12
 8013382:	4629      	mov	r1, r5
 8013384:	4638      	mov	r0, r7
 8013386:	f7ff ffa5 	bl	80132d4 <sbrk_aligned>
 801338a:	3001      	adds	r0, #1
 801338c:	d02b      	beq.n	80133e6 <_malloc_r+0xd2>
 801338e:	6823      	ldr	r3, [r4, #0]
 8013390:	442b      	add	r3, r5
 8013392:	6023      	str	r3, [r4, #0]
 8013394:	e00e      	b.n	80133b4 <_malloc_r+0xa0>
 8013396:	6822      	ldr	r2, [r4, #0]
 8013398:	1b52      	subs	r2, r2, r5
 801339a:	d41e      	bmi.n	80133da <_malloc_r+0xc6>
 801339c:	2a0b      	cmp	r2, #11
 801339e:	d916      	bls.n	80133ce <_malloc_r+0xba>
 80133a0:	1961      	adds	r1, r4, r5
 80133a2:	42a3      	cmp	r3, r4
 80133a4:	6025      	str	r5, [r4, #0]
 80133a6:	bf18      	it	ne
 80133a8:	6059      	strne	r1, [r3, #4]
 80133aa:	6863      	ldr	r3, [r4, #4]
 80133ac:	bf08      	it	eq
 80133ae:	6031      	streq	r1, [r6, #0]
 80133b0:	5162      	str	r2, [r4, r5]
 80133b2:	604b      	str	r3, [r1, #4]
 80133b4:	4638      	mov	r0, r7
 80133b6:	f104 060b 	add.w	r6, r4, #11
 80133ba:	f000 ff85 	bl	80142c8 <__malloc_unlock>
 80133be:	f026 0607 	bic.w	r6, r6, #7
 80133c2:	1d23      	adds	r3, r4, #4
 80133c4:	1af2      	subs	r2, r6, r3
 80133c6:	d0b6      	beq.n	8013336 <_malloc_r+0x22>
 80133c8:	1b9b      	subs	r3, r3, r6
 80133ca:	50a3      	str	r3, [r4, r2]
 80133cc:	e7b3      	b.n	8013336 <_malloc_r+0x22>
 80133ce:	6862      	ldr	r2, [r4, #4]
 80133d0:	42a3      	cmp	r3, r4
 80133d2:	bf0c      	ite	eq
 80133d4:	6032      	streq	r2, [r6, #0]
 80133d6:	605a      	strne	r2, [r3, #4]
 80133d8:	e7ec      	b.n	80133b4 <_malloc_r+0xa0>
 80133da:	4623      	mov	r3, r4
 80133dc:	6864      	ldr	r4, [r4, #4]
 80133de:	e7b2      	b.n	8013346 <_malloc_r+0x32>
 80133e0:	4634      	mov	r4, r6
 80133e2:	6876      	ldr	r6, [r6, #4]
 80133e4:	e7b9      	b.n	801335a <_malloc_r+0x46>
 80133e6:	230c      	movs	r3, #12
 80133e8:	603b      	str	r3, [r7, #0]
 80133ea:	4638      	mov	r0, r7
 80133ec:	f000 ff6c 	bl	80142c8 <__malloc_unlock>
 80133f0:	e7a1      	b.n	8013336 <_malloc_r+0x22>
 80133f2:	6025      	str	r5, [r4, #0]
 80133f4:	e7de      	b.n	80133b4 <_malloc_r+0xa0>
 80133f6:	bf00      	nop
 80133f8:	20003a3c 	.word	0x20003a3c

080133fc <__ssputs_r>:
 80133fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013400:	688e      	ldr	r6, [r1, #8]
 8013402:	429e      	cmp	r6, r3
 8013404:	4682      	mov	sl, r0
 8013406:	460c      	mov	r4, r1
 8013408:	4690      	mov	r8, r2
 801340a:	461f      	mov	r7, r3
 801340c:	d838      	bhi.n	8013480 <__ssputs_r+0x84>
 801340e:	898a      	ldrh	r2, [r1, #12]
 8013410:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013414:	d032      	beq.n	801347c <__ssputs_r+0x80>
 8013416:	6825      	ldr	r5, [r4, #0]
 8013418:	6909      	ldr	r1, [r1, #16]
 801341a:	eba5 0901 	sub.w	r9, r5, r1
 801341e:	6965      	ldr	r5, [r4, #20]
 8013420:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013424:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013428:	3301      	adds	r3, #1
 801342a:	444b      	add	r3, r9
 801342c:	106d      	asrs	r5, r5, #1
 801342e:	429d      	cmp	r5, r3
 8013430:	bf38      	it	cc
 8013432:	461d      	movcc	r5, r3
 8013434:	0553      	lsls	r3, r2, #21
 8013436:	d531      	bpl.n	801349c <__ssputs_r+0xa0>
 8013438:	4629      	mov	r1, r5
 801343a:	f7ff ff6b 	bl	8013314 <_malloc_r>
 801343e:	4606      	mov	r6, r0
 8013440:	b950      	cbnz	r0, 8013458 <__ssputs_r+0x5c>
 8013442:	230c      	movs	r3, #12
 8013444:	f8ca 3000 	str.w	r3, [sl]
 8013448:	89a3      	ldrh	r3, [r4, #12]
 801344a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801344e:	81a3      	strh	r3, [r4, #12]
 8013450:	f04f 30ff 	mov.w	r0, #4294967295
 8013454:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013458:	6921      	ldr	r1, [r4, #16]
 801345a:	464a      	mov	r2, r9
 801345c:	f7fb fe32 	bl	800f0c4 <memcpy>
 8013460:	89a3      	ldrh	r3, [r4, #12]
 8013462:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801346a:	81a3      	strh	r3, [r4, #12]
 801346c:	6126      	str	r6, [r4, #16]
 801346e:	6165      	str	r5, [r4, #20]
 8013470:	444e      	add	r6, r9
 8013472:	eba5 0509 	sub.w	r5, r5, r9
 8013476:	6026      	str	r6, [r4, #0]
 8013478:	60a5      	str	r5, [r4, #8]
 801347a:	463e      	mov	r6, r7
 801347c:	42be      	cmp	r6, r7
 801347e:	d900      	bls.n	8013482 <__ssputs_r+0x86>
 8013480:	463e      	mov	r6, r7
 8013482:	6820      	ldr	r0, [r4, #0]
 8013484:	4632      	mov	r2, r6
 8013486:	4641      	mov	r1, r8
 8013488:	f7fb fe2a 	bl	800f0e0 <memmove>
 801348c:	68a3      	ldr	r3, [r4, #8]
 801348e:	1b9b      	subs	r3, r3, r6
 8013490:	60a3      	str	r3, [r4, #8]
 8013492:	6823      	ldr	r3, [r4, #0]
 8013494:	4433      	add	r3, r6
 8013496:	6023      	str	r3, [r4, #0]
 8013498:	2000      	movs	r0, #0
 801349a:	e7db      	b.n	8013454 <__ssputs_r+0x58>
 801349c:	462a      	mov	r2, r5
 801349e:	f000 ff19 	bl	80142d4 <_realloc_r>
 80134a2:	4606      	mov	r6, r0
 80134a4:	2800      	cmp	r0, #0
 80134a6:	d1e1      	bne.n	801346c <__ssputs_r+0x70>
 80134a8:	6921      	ldr	r1, [r4, #16]
 80134aa:	4650      	mov	r0, sl
 80134ac:	f7ff fec6 	bl	801323c <_free_r>
 80134b0:	e7c7      	b.n	8013442 <__ssputs_r+0x46>
	...

080134b4 <_svfiprintf_r>:
 80134b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134b8:	4698      	mov	r8, r3
 80134ba:	898b      	ldrh	r3, [r1, #12]
 80134bc:	061b      	lsls	r3, r3, #24
 80134be:	b09d      	sub	sp, #116	; 0x74
 80134c0:	4607      	mov	r7, r0
 80134c2:	460d      	mov	r5, r1
 80134c4:	4614      	mov	r4, r2
 80134c6:	d50e      	bpl.n	80134e6 <_svfiprintf_r+0x32>
 80134c8:	690b      	ldr	r3, [r1, #16]
 80134ca:	b963      	cbnz	r3, 80134e6 <_svfiprintf_r+0x32>
 80134cc:	2140      	movs	r1, #64	; 0x40
 80134ce:	f7ff ff21 	bl	8013314 <_malloc_r>
 80134d2:	6028      	str	r0, [r5, #0]
 80134d4:	6128      	str	r0, [r5, #16]
 80134d6:	b920      	cbnz	r0, 80134e2 <_svfiprintf_r+0x2e>
 80134d8:	230c      	movs	r3, #12
 80134da:	603b      	str	r3, [r7, #0]
 80134dc:	f04f 30ff 	mov.w	r0, #4294967295
 80134e0:	e0d1      	b.n	8013686 <_svfiprintf_r+0x1d2>
 80134e2:	2340      	movs	r3, #64	; 0x40
 80134e4:	616b      	str	r3, [r5, #20]
 80134e6:	2300      	movs	r3, #0
 80134e8:	9309      	str	r3, [sp, #36]	; 0x24
 80134ea:	2320      	movs	r3, #32
 80134ec:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80134f0:	f8cd 800c 	str.w	r8, [sp, #12]
 80134f4:	2330      	movs	r3, #48	; 0x30
 80134f6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80136a0 <_svfiprintf_r+0x1ec>
 80134fa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80134fe:	f04f 0901 	mov.w	r9, #1
 8013502:	4623      	mov	r3, r4
 8013504:	469a      	mov	sl, r3
 8013506:	f813 2b01 	ldrb.w	r2, [r3], #1
 801350a:	b10a      	cbz	r2, 8013510 <_svfiprintf_r+0x5c>
 801350c:	2a25      	cmp	r2, #37	; 0x25
 801350e:	d1f9      	bne.n	8013504 <_svfiprintf_r+0x50>
 8013510:	ebba 0b04 	subs.w	fp, sl, r4
 8013514:	d00b      	beq.n	801352e <_svfiprintf_r+0x7a>
 8013516:	465b      	mov	r3, fp
 8013518:	4622      	mov	r2, r4
 801351a:	4629      	mov	r1, r5
 801351c:	4638      	mov	r0, r7
 801351e:	f7ff ff6d 	bl	80133fc <__ssputs_r>
 8013522:	3001      	adds	r0, #1
 8013524:	f000 80aa 	beq.w	801367c <_svfiprintf_r+0x1c8>
 8013528:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801352a:	445a      	add	r2, fp
 801352c:	9209      	str	r2, [sp, #36]	; 0x24
 801352e:	f89a 3000 	ldrb.w	r3, [sl]
 8013532:	2b00      	cmp	r3, #0
 8013534:	f000 80a2 	beq.w	801367c <_svfiprintf_r+0x1c8>
 8013538:	2300      	movs	r3, #0
 801353a:	f04f 32ff 	mov.w	r2, #4294967295
 801353e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013542:	f10a 0a01 	add.w	sl, sl, #1
 8013546:	9304      	str	r3, [sp, #16]
 8013548:	9307      	str	r3, [sp, #28]
 801354a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801354e:	931a      	str	r3, [sp, #104]	; 0x68
 8013550:	4654      	mov	r4, sl
 8013552:	2205      	movs	r2, #5
 8013554:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013558:	4851      	ldr	r0, [pc, #324]	; (80136a0 <_svfiprintf_r+0x1ec>)
 801355a:	f7ec fe61 	bl	8000220 <memchr>
 801355e:	9a04      	ldr	r2, [sp, #16]
 8013560:	b9d8      	cbnz	r0, 801359a <_svfiprintf_r+0xe6>
 8013562:	06d0      	lsls	r0, r2, #27
 8013564:	bf44      	itt	mi
 8013566:	2320      	movmi	r3, #32
 8013568:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801356c:	0711      	lsls	r1, r2, #28
 801356e:	bf44      	itt	mi
 8013570:	232b      	movmi	r3, #43	; 0x2b
 8013572:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013576:	f89a 3000 	ldrb.w	r3, [sl]
 801357a:	2b2a      	cmp	r3, #42	; 0x2a
 801357c:	d015      	beq.n	80135aa <_svfiprintf_r+0xf6>
 801357e:	9a07      	ldr	r2, [sp, #28]
 8013580:	4654      	mov	r4, sl
 8013582:	2000      	movs	r0, #0
 8013584:	f04f 0c0a 	mov.w	ip, #10
 8013588:	4621      	mov	r1, r4
 801358a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801358e:	3b30      	subs	r3, #48	; 0x30
 8013590:	2b09      	cmp	r3, #9
 8013592:	d94e      	bls.n	8013632 <_svfiprintf_r+0x17e>
 8013594:	b1b0      	cbz	r0, 80135c4 <_svfiprintf_r+0x110>
 8013596:	9207      	str	r2, [sp, #28]
 8013598:	e014      	b.n	80135c4 <_svfiprintf_r+0x110>
 801359a:	eba0 0308 	sub.w	r3, r0, r8
 801359e:	fa09 f303 	lsl.w	r3, r9, r3
 80135a2:	4313      	orrs	r3, r2
 80135a4:	9304      	str	r3, [sp, #16]
 80135a6:	46a2      	mov	sl, r4
 80135a8:	e7d2      	b.n	8013550 <_svfiprintf_r+0x9c>
 80135aa:	9b03      	ldr	r3, [sp, #12]
 80135ac:	1d19      	adds	r1, r3, #4
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	9103      	str	r1, [sp, #12]
 80135b2:	2b00      	cmp	r3, #0
 80135b4:	bfbb      	ittet	lt
 80135b6:	425b      	neglt	r3, r3
 80135b8:	f042 0202 	orrlt.w	r2, r2, #2
 80135bc:	9307      	strge	r3, [sp, #28]
 80135be:	9307      	strlt	r3, [sp, #28]
 80135c0:	bfb8      	it	lt
 80135c2:	9204      	strlt	r2, [sp, #16]
 80135c4:	7823      	ldrb	r3, [r4, #0]
 80135c6:	2b2e      	cmp	r3, #46	; 0x2e
 80135c8:	d10c      	bne.n	80135e4 <_svfiprintf_r+0x130>
 80135ca:	7863      	ldrb	r3, [r4, #1]
 80135cc:	2b2a      	cmp	r3, #42	; 0x2a
 80135ce:	d135      	bne.n	801363c <_svfiprintf_r+0x188>
 80135d0:	9b03      	ldr	r3, [sp, #12]
 80135d2:	1d1a      	adds	r2, r3, #4
 80135d4:	681b      	ldr	r3, [r3, #0]
 80135d6:	9203      	str	r2, [sp, #12]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	bfb8      	it	lt
 80135dc:	f04f 33ff 	movlt.w	r3, #4294967295
 80135e0:	3402      	adds	r4, #2
 80135e2:	9305      	str	r3, [sp, #20]
 80135e4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80136b0 <_svfiprintf_r+0x1fc>
 80135e8:	7821      	ldrb	r1, [r4, #0]
 80135ea:	2203      	movs	r2, #3
 80135ec:	4650      	mov	r0, sl
 80135ee:	f7ec fe17 	bl	8000220 <memchr>
 80135f2:	b140      	cbz	r0, 8013606 <_svfiprintf_r+0x152>
 80135f4:	2340      	movs	r3, #64	; 0x40
 80135f6:	eba0 000a 	sub.w	r0, r0, sl
 80135fa:	fa03 f000 	lsl.w	r0, r3, r0
 80135fe:	9b04      	ldr	r3, [sp, #16]
 8013600:	4303      	orrs	r3, r0
 8013602:	3401      	adds	r4, #1
 8013604:	9304      	str	r3, [sp, #16]
 8013606:	f814 1b01 	ldrb.w	r1, [r4], #1
 801360a:	4826      	ldr	r0, [pc, #152]	; (80136a4 <_svfiprintf_r+0x1f0>)
 801360c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013610:	2206      	movs	r2, #6
 8013612:	f7ec fe05 	bl	8000220 <memchr>
 8013616:	2800      	cmp	r0, #0
 8013618:	d038      	beq.n	801368c <_svfiprintf_r+0x1d8>
 801361a:	4b23      	ldr	r3, [pc, #140]	; (80136a8 <_svfiprintf_r+0x1f4>)
 801361c:	bb1b      	cbnz	r3, 8013666 <_svfiprintf_r+0x1b2>
 801361e:	9b03      	ldr	r3, [sp, #12]
 8013620:	3307      	adds	r3, #7
 8013622:	f023 0307 	bic.w	r3, r3, #7
 8013626:	3308      	adds	r3, #8
 8013628:	9303      	str	r3, [sp, #12]
 801362a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801362c:	4433      	add	r3, r6
 801362e:	9309      	str	r3, [sp, #36]	; 0x24
 8013630:	e767      	b.n	8013502 <_svfiprintf_r+0x4e>
 8013632:	fb0c 3202 	mla	r2, ip, r2, r3
 8013636:	460c      	mov	r4, r1
 8013638:	2001      	movs	r0, #1
 801363a:	e7a5      	b.n	8013588 <_svfiprintf_r+0xd4>
 801363c:	2300      	movs	r3, #0
 801363e:	3401      	adds	r4, #1
 8013640:	9305      	str	r3, [sp, #20]
 8013642:	4619      	mov	r1, r3
 8013644:	f04f 0c0a 	mov.w	ip, #10
 8013648:	4620      	mov	r0, r4
 801364a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801364e:	3a30      	subs	r2, #48	; 0x30
 8013650:	2a09      	cmp	r2, #9
 8013652:	d903      	bls.n	801365c <_svfiprintf_r+0x1a8>
 8013654:	2b00      	cmp	r3, #0
 8013656:	d0c5      	beq.n	80135e4 <_svfiprintf_r+0x130>
 8013658:	9105      	str	r1, [sp, #20]
 801365a:	e7c3      	b.n	80135e4 <_svfiprintf_r+0x130>
 801365c:	fb0c 2101 	mla	r1, ip, r1, r2
 8013660:	4604      	mov	r4, r0
 8013662:	2301      	movs	r3, #1
 8013664:	e7f0      	b.n	8013648 <_svfiprintf_r+0x194>
 8013666:	ab03      	add	r3, sp, #12
 8013668:	9300      	str	r3, [sp, #0]
 801366a:	462a      	mov	r2, r5
 801366c:	4b0f      	ldr	r3, [pc, #60]	; (80136ac <_svfiprintf_r+0x1f8>)
 801366e:	a904      	add	r1, sp, #16
 8013670:	4638      	mov	r0, r7
 8013672:	f7fb fdf7 	bl	800f264 <_printf_float>
 8013676:	1c42      	adds	r2, r0, #1
 8013678:	4606      	mov	r6, r0
 801367a:	d1d6      	bne.n	801362a <_svfiprintf_r+0x176>
 801367c:	89ab      	ldrh	r3, [r5, #12]
 801367e:	065b      	lsls	r3, r3, #25
 8013680:	f53f af2c 	bmi.w	80134dc <_svfiprintf_r+0x28>
 8013684:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013686:	b01d      	add	sp, #116	; 0x74
 8013688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801368c:	ab03      	add	r3, sp, #12
 801368e:	9300      	str	r3, [sp, #0]
 8013690:	462a      	mov	r2, r5
 8013692:	4b06      	ldr	r3, [pc, #24]	; (80136ac <_svfiprintf_r+0x1f8>)
 8013694:	a904      	add	r1, sp, #16
 8013696:	4638      	mov	r0, r7
 8013698:	f7fc f888 	bl	800f7ac <_printf_i>
 801369c:	e7eb      	b.n	8013676 <_svfiprintf_r+0x1c2>
 801369e:	bf00      	nop
 80136a0:	080154e4 	.word	0x080154e4
 80136a4:	080154ee 	.word	0x080154ee
 80136a8:	0800f265 	.word	0x0800f265
 80136ac:	080133fd 	.word	0x080133fd
 80136b0:	080154ea 	.word	0x080154ea

080136b4 <_sungetc_r>:
 80136b4:	b538      	push	{r3, r4, r5, lr}
 80136b6:	1c4b      	adds	r3, r1, #1
 80136b8:	4614      	mov	r4, r2
 80136ba:	d103      	bne.n	80136c4 <_sungetc_r+0x10>
 80136bc:	f04f 35ff 	mov.w	r5, #4294967295
 80136c0:	4628      	mov	r0, r5
 80136c2:	bd38      	pop	{r3, r4, r5, pc}
 80136c4:	8993      	ldrh	r3, [r2, #12]
 80136c6:	f023 0320 	bic.w	r3, r3, #32
 80136ca:	8193      	strh	r3, [r2, #12]
 80136cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80136ce:	6852      	ldr	r2, [r2, #4]
 80136d0:	b2cd      	uxtb	r5, r1
 80136d2:	b18b      	cbz	r3, 80136f8 <_sungetc_r+0x44>
 80136d4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80136d6:	4293      	cmp	r3, r2
 80136d8:	dd08      	ble.n	80136ec <_sungetc_r+0x38>
 80136da:	6823      	ldr	r3, [r4, #0]
 80136dc:	1e5a      	subs	r2, r3, #1
 80136de:	6022      	str	r2, [r4, #0]
 80136e0:	f803 5c01 	strb.w	r5, [r3, #-1]
 80136e4:	6863      	ldr	r3, [r4, #4]
 80136e6:	3301      	adds	r3, #1
 80136e8:	6063      	str	r3, [r4, #4]
 80136ea:	e7e9      	b.n	80136c0 <_sungetc_r+0xc>
 80136ec:	4621      	mov	r1, r4
 80136ee:	f000 fd4b 	bl	8014188 <__submore>
 80136f2:	2800      	cmp	r0, #0
 80136f4:	d0f1      	beq.n	80136da <_sungetc_r+0x26>
 80136f6:	e7e1      	b.n	80136bc <_sungetc_r+0x8>
 80136f8:	6921      	ldr	r1, [r4, #16]
 80136fa:	6823      	ldr	r3, [r4, #0]
 80136fc:	b151      	cbz	r1, 8013714 <_sungetc_r+0x60>
 80136fe:	4299      	cmp	r1, r3
 8013700:	d208      	bcs.n	8013714 <_sungetc_r+0x60>
 8013702:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8013706:	42a9      	cmp	r1, r5
 8013708:	d104      	bne.n	8013714 <_sungetc_r+0x60>
 801370a:	3b01      	subs	r3, #1
 801370c:	3201      	adds	r2, #1
 801370e:	6023      	str	r3, [r4, #0]
 8013710:	6062      	str	r2, [r4, #4]
 8013712:	e7d5      	b.n	80136c0 <_sungetc_r+0xc>
 8013714:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8013718:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801371c:	6363      	str	r3, [r4, #52]	; 0x34
 801371e:	2303      	movs	r3, #3
 8013720:	63a3      	str	r3, [r4, #56]	; 0x38
 8013722:	4623      	mov	r3, r4
 8013724:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013728:	6023      	str	r3, [r4, #0]
 801372a:	2301      	movs	r3, #1
 801372c:	e7dc      	b.n	80136e8 <_sungetc_r+0x34>

0801372e <__ssrefill_r>:
 801372e:	b510      	push	{r4, lr}
 8013730:	460c      	mov	r4, r1
 8013732:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8013734:	b169      	cbz	r1, 8013752 <__ssrefill_r+0x24>
 8013736:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801373a:	4299      	cmp	r1, r3
 801373c:	d001      	beq.n	8013742 <__ssrefill_r+0x14>
 801373e:	f7ff fd7d 	bl	801323c <_free_r>
 8013742:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013744:	6063      	str	r3, [r4, #4]
 8013746:	2000      	movs	r0, #0
 8013748:	6360      	str	r0, [r4, #52]	; 0x34
 801374a:	b113      	cbz	r3, 8013752 <__ssrefill_r+0x24>
 801374c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801374e:	6023      	str	r3, [r4, #0]
 8013750:	bd10      	pop	{r4, pc}
 8013752:	6923      	ldr	r3, [r4, #16]
 8013754:	6023      	str	r3, [r4, #0]
 8013756:	2300      	movs	r3, #0
 8013758:	6063      	str	r3, [r4, #4]
 801375a:	89a3      	ldrh	r3, [r4, #12]
 801375c:	f043 0320 	orr.w	r3, r3, #32
 8013760:	81a3      	strh	r3, [r4, #12]
 8013762:	f04f 30ff 	mov.w	r0, #4294967295
 8013766:	e7f3      	b.n	8013750 <__ssrefill_r+0x22>

08013768 <__ssvfiscanf_r>:
 8013768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801376c:	460c      	mov	r4, r1
 801376e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8013772:	2100      	movs	r1, #0
 8013774:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8013778:	49a6      	ldr	r1, [pc, #664]	; (8013a14 <__ssvfiscanf_r+0x2ac>)
 801377a:	91a0      	str	r1, [sp, #640]	; 0x280
 801377c:	f10d 0804 	add.w	r8, sp, #4
 8013780:	49a5      	ldr	r1, [pc, #660]	; (8013a18 <__ssvfiscanf_r+0x2b0>)
 8013782:	4fa6      	ldr	r7, [pc, #664]	; (8013a1c <__ssvfiscanf_r+0x2b4>)
 8013784:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8013a20 <__ssvfiscanf_r+0x2b8>
 8013788:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801378c:	4606      	mov	r6, r0
 801378e:	91a1      	str	r1, [sp, #644]	; 0x284
 8013790:	9300      	str	r3, [sp, #0]
 8013792:	7813      	ldrb	r3, [r2, #0]
 8013794:	2b00      	cmp	r3, #0
 8013796:	f000 815a 	beq.w	8013a4e <__ssvfiscanf_r+0x2e6>
 801379a:	5dd9      	ldrb	r1, [r3, r7]
 801379c:	f011 0108 	ands.w	r1, r1, #8
 80137a0:	f102 0501 	add.w	r5, r2, #1
 80137a4:	d019      	beq.n	80137da <__ssvfiscanf_r+0x72>
 80137a6:	6863      	ldr	r3, [r4, #4]
 80137a8:	2b00      	cmp	r3, #0
 80137aa:	dd0f      	ble.n	80137cc <__ssvfiscanf_r+0x64>
 80137ac:	6823      	ldr	r3, [r4, #0]
 80137ae:	781a      	ldrb	r2, [r3, #0]
 80137b0:	5cba      	ldrb	r2, [r7, r2]
 80137b2:	0712      	lsls	r2, r2, #28
 80137b4:	d401      	bmi.n	80137ba <__ssvfiscanf_r+0x52>
 80137b6:	462a      	mov	r2, r5
 80137b8:	e7eb      	b.n	8013792 <__ssvfiscanf_r+0x2a>
 80137ba:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80137bc:	3201      	adds	r2, #1
 80137be:	9245      	str	r2, [sp, #276]	; 0x114
 80137c0:	6862      	ldr	r2, [r4, #4]
 80137c2:	3301      	adds	r3, #1
 80137c4:	3a01      	subs	r2, #1
 80137c6:	6062      	str	r2, [r4, #4]
 80137c8:	6023      	str	r3, [r4, #0]
 80137ca:	e7ec      	b.n	80137a6 <__ssvfiscanf_r+0x3e>
 80137cc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80137ce:	4621      	mov	r1, r4
 80137d0:	4630      	mov	r0, r6
 80137d2:	4798      	blx	r3
 80137d4:	2800      	cmp	r0, #0
 80137d6:	d0e9      	beq.n	80137ac <__ssvfiscanf_r+0x44>
 80137d8:	e7ed      	b.n	80137b6 <__ssvfiscanf_r+0x4e>
 80137da:	2b25      	cmp	r3, #37	; 0x25
 80137dc:	d012      	beq.n	8013804 <__ssvfiscanf_r+0x9c>
 80137de:	469a      	mov	sl, r3
 80137e0:	6863      	ldr	r3, [r4, #4]
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	f340 8091 	ble.w	801390a <__ssvfiscanf_r+0x1a2>
 80137e8:	6822      	ldr	r2, [r4, #0]
 80137ea:	7813      	ldrb	r3, [r2, #0]
 80137ec:	4553      	cmp	r3, sl
 80137ee:	f040 812e 	bne.w	8013a4e <__ssvfiscanf_r+0x2e6>
 80137f2:	6863      	ldr	r3, [r4, #4]
 80137f4:	3b01      	subs	r3, #1
 80137f6:	6063      	str	r3, [r4, #4]
 80137f8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80137fa:	3201      	adds	r2, #1
 80137fc:	3301      	adds	r3, #1
 80137fe:	6022      	str	r2, [r4, #0]
 8013800:	9345      	str	r3, [sp, #276]	; 0x114
 8013802:	e7d8      	b.n	80137b6 <__ssvfiscanf_r+0x4e>
 8013804:	9141      	str	r1, [sp, #260]	; 0x104
 8013806:	9143      	str	r1, [sp, #268]	; 0x10c
 8013808:	7853      	ldrb	r3, [r2, #1]
 801380a:	2b2a      	cmp	r3, #42	; 0x2a
 801380c:	bf02      	ittt	eq
 801380e:	2310      	moveq	r3, #16
 8013810:	1c95      	addeq	r5, r2, #2
 8013812:	9341      	streq	r3, [sp, #260]	; 0x104
 8013814:	220a      	movs	r2, #10
 8013816:	46aa      	mov	sl, r5
 8013818:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801381c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8013820:	2b09      	cmp	r3, #9
 8013822:	d91d      	bls.n	8013860 <__ssvfiscanf_r+0xf8>
 8013824:	487e      	ldr	r0, [pc, #504]	; (8013a20 <__ssvfiscanf_r+0x2b8>)
 8013826:	2203      	movs	r2, #3
 8013828:	f7ec fcfa 	bl	8000220 <memchr>
 801382c:	b140      	cbz	r0, 8013840 <__ssvfiscanf_r+0xd8>
 801382e:	2301      	movs	r3, #1
 8013830:	eba0 0009 	sub.w	r0, r0, r9
 8013834:	fa03 f000 	lsl.w	r0, r3, r0
 8013838:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801383a:	4318      	orrs	r0, r3
 801383c:	9041      	str	r0, [sp, #260]	; 0x104
 801383e:	4655      	mov	r5, sl
 8013840:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013844:	2b78      	cmp	r3, #120	; 0x78
 8013846:	d806      	bhi.n	8013856 <__ssvfiscanf_r+0xee>
 8013848:	2b57      	cmp	r3, #87	; 0x57
 801384a:	d810      	bhi.n	801386e <__ssvfiscanf_r+0x106>
 801384c:	2b25      	cmp	r3, #37	; 0x25
 801384e:	d0c6      	beq.n	80137de <__ssvfiscanf_r+0x76>
 8013850:	d856      	bhi.n	8013900 <__ssvfiscanf_r+0x198>
 8013852:	2b00      	cmp	r3, #0
 8013854:	d064      	beq.n	8013920 <__ssvfiscanf_r+0x1b8>
 8013856:	2303      	movs	r3, #3
 8013858:	9347      	str	r3, [sp, #284]	; 0x11c
 801385a:	230a      	movs	r3, #10
 801385c:	9342      	str	r3, [sp, #264]	; 0x108
 801385e:	e071      	b.n	8013944 <__ssvfiscanf_r+0x1dc>
 8013860:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8013862:	fb02 1103 	mla	r1, r2, r3, r1
 8013866:	3930      	subs	r1, #48	; 0x30
 8013868:	9143      	str	r1, [sp, #268]	; 0x10c
 801386a:	4655      	mov	r5, sl
 801386c:	e7d3      	b.n	8013816 <__ssvfiscanf_r+0xae>
 801386e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8013872:	2a20      	cmp	r2, #32
 8013874:	d8ef      	bhi.n	8013856 <__ssvfiscanf_r+0xee>
 8013876:	a101      	add	r1, pc, #4	; (adr r1, 801387c <__ssvfiscanf_r+0x114>)
 8013878:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801387c:	0801392f 	.word	0x0801392f
 8013880:	08013857 	.word	0x08013857
 8013884:	08013857 	.word	0x08013857
 8013888:	0801398d 	.word	0x0801398d
 801388c:	08013857 	.word	0x08013857
 8013890:	08013857 	.word	0x08013857
 8013894:	08013857 	.word	0x08013857
 8013898:	08013857 	.word	0x08013857
 801389c:	08013857 	.word	0x08013857
 80138a0:	08013857 	.word	0x08013857
 80138a4:	08013857 	.word	0x08013857
 80138a8:	080139a3 	.word	0x080139a3
 80138ac:	08013979 	.word	0x08013979
 80138b0:	08013907 	.word	0x08013907
 80138b4:	08013907 	.word	0x08013907
 80138b8:	08013907 	.word	0x08013907
 80138bc:	08013857 	.word	0x08013857
 80138c0:	0801397d 	.word	0x0801397d
 80138c4:	08013857 	.word	0x08013857
 80138c8:	08013857 	.word	0x08013857
 80138cc:	08013857 	.word	0x08013857
 80138d0:	08013857 	.word	0x08013857
 80138d4:	080139b3 	.word	0x080139b3
 80138d8:	08013985 	.word	0x08013985
 80138dc:	08013927 	.word	0x08013927
 80138e0:	08013857 	.word	0x08013857
 80138e4:	08013857 	.word	0x08013857
 80138e8:	080139af 	.word	0x080139af
 80138ec:	08013857 	.word	0x08013857
 80138f0:	08013979 	.word	0x08013979
 80138f4:	08013857 	.word	0x08013857
 80138f8:	08013857 	.word	0x08013857
 80138fc:	0801392f 	.word	0x0801392f
 8013900:	3b45      	subs	r3, #69	; 0x45
 8013902:	2b02      	cmp	r3, #2
 8013904:	d8a7      	bhi.n	8013856 <__ssvfiscanf_r+0xee>
 8013906:	2305      	movs	r3, #5
 8013908:	e01b      	b.n	8013942 <__ssvfiscanf_r+0x1da>
 801390a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801390c:	4621      	mov	r1, r4
 801390e:	4630      	mov	r0, r6
 8013910:	4798      	blx	r3
 8013912:	2800      	cmp	r0, #0
 8013914:	f43f af68 	beq.w	80137e8 <__ssvfiscanf_r+0x80>
 8013918:	9844      	ldr	r0, [sp, #272]	; 0x110
 801391a:	2800      	cmp	r0, #0
 801391c:	f040 808d 	bne.w	8013a3a <__ssvfiscanf_r+0x2d2>
 8013920:	f04f 30ff 	mov.w	r0, #4294967295
 8013924:	e08f      	b.n	8013a46 <__ssvfiscanf_r+0x2de>
 8013926:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013928:	f042 0220 	orr.w	r2, r2, #32
 801392c:	9241      	str	r2, [sp, #260]	; 0x104
 801392e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8013930:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8013934:	9241      	str	r2, [sp, #260]	; 0x104
 8013936:	2210      	movs	r2, #16
 8013938:	2b6f      	cmp	r3, #111	; 0x6f
 801393a:	9242      	str	r2, [sp, #264]	; 0x108
 801393c:	bf34      	ite	cc
 801393e:	2303      	movcc	r3, #3
 8013940:	2304      	movcs	r3, #4
 8013942:	9347      	str	r3, [sp, #284]	; 0x11c
 8013944:	6863      	ldr	r3, [r4, #4]
 8013946:	2b00      	cmp	r3, #0
 8013948:	dd42      	ble.n	80139d0 <__ssvfiscanf_r+0x268>
 801394a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801394c:	0659      	lsls	r1, r3, #25
 801394e:	d404      	bmi.n	801395a <__ssvfiscanf_r+0x1f2>
 8013950:	6823      	ldr	r3, [r4, #0]
 8013952:	781a      	ldrb	r2, [r3, #0]
 8013954:	5cba      	ldrb	r2, [r7, r2]
 8013956:	0712      	lsls	r2, r2, #28
 8013958:	d441      	bmi.n	80139de <__ssvfiscanf_r+0x276>
 801395a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801395c:	2b02      	cmp	r3, #2
 801395e:	dc50      	bgt.n	8013a02 <__ssvfiscanf_r+0x29a>
 8013960:	466b      	mov	r3, sp
 8013962:	4622      	mov	r2, r4
 8013964:	a941      	add	r1, sp, #260	; 0x104
 8013966:	4630      	mov	r0, r6
 8013968:	f000 f9d0 	bl	8013d0c <_scanf_chars>
 801396c:	2801      	cmp	r0, #1
 801396e:	d06e      	beq.n	8013a4e <__ssvfiscanf_r+0x2e6>
 8013970:	2802      	cmp	r0, #2
 8013972:	f47f af20 	bne.w	80137b6 <__ssvfiscanf_r+0x4e>
 8013976:	e7cf      	b.n	8013918 <__ssvfiscanf_r+0x1b0>
 8013978:	220a      	movs	r2, #10
 801397a:	e7dd      	b.n	8013938 <__ssvfiscanf_r+0x1d0>
 801397c:	2300      	movs	r3, #0
 801397e:	9342      	str	r3, [sp, #264]	; 0x108
 8013980:	2303      	movs	r3, #3
 8013982:	e7de      	b.n	8013942 <__ssvfiscanf_r+0x1da>
 8013984:	2308      	movs	r3, #8
 8013986:	9342      	str	r3, [sp, #264]	; 0x108
 8013988:	2304      	movs	r3, #4
 801398a:	e7da      	b.n	8013942 <__ssvfiscanf_r+0x1da>
 801398c:	4629      	mov	r1, r5
 801398e:	4640      	mov	r0, r8
 8013990:	f000 fb3a 	bl	8014008 <__sccl>
 8013994:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8013996:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801399a:	9341      	str	r3, [sp, #260]	; 0x104
 801399c:	4605      	mov	r5, r0
 801399e:	2301      	movs	r3, #1
 80139a0:	e7cf      	b.n	8013942 <__ssvfiscanf_r+0x1da>
 80139a2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80139a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80139a8:	9341      	str	r3, [sp, #260]	; 0x104
 80139aa:	2300      	movs	r3, #0
 80139ac:	e7c9      	b.n	8013942 <__ssvfiscanf_r+0x1da>
 80139ae:	2302      	movs	r3, #2
 80139b0:	e7c7      	b.n	8013942 <__ssvfiscanf_r+0x1da>
 80139b2:	9841      	ldr	r0, [sp, #260]	; 0x104
 80139b4:	06c3      	lsls	r3, r0, #27
 80139b6:	f53f aefe 	bmi.w	80137b6 <__ssvfiscanf_r+0x4e>
 80139ba:	9b00      	ldr	r3, [sp, #0]
 80139bc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80139be:	1d19      	adds	r1, r3, #4
 80139c0:	9100      	str	r1, [sp, #0]
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	f010 0f01 	tst.w	r0, #1
 80139c8:	bf14      	ite	ne
 80139ca:	801a      	strhne	r2, [r3, #0]
 80139cc:	601a      	streq	r2, [r3, #0]
 80139ce:	e6f2      	b.n	80137b6 <__ssvfiscanf_r+0x4e>
 80139d0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80139d2:	4621      	mov	r1, r4
 80139d4:	4630      	mov	r0, r6
 80139d6:	4798      	blx	r3
 80139d8:	2800      	cmp	r0, #0
 80139da:	d0b6      	beq.n	801394a <__ssvfiscanf_r+0x1e2>
 80139dc:	e79c      	b.n	8013918 <__ssvfiscanf_r+0x1b0>
 80139de:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80139e0:	3201      	adds	r2, #1
 80139e2:	9245      	str	r2, [sp, #276]	; 0x114
 80139e4:	6862      	ldr	r2, [r4, #4]
 80139e6:	3a01      	subs	r2, #1
 80139e8:	2a00      	cmp	r2, #0
 80139ea:	6062      	str	r2, [r4, #4]
 80139ec:	dd02      	ble.n	80139f4 <__ssvfiscanf_r+0x28c>
 80139ee:	3301      	adds	r3, #1
 80139f0:	6023      	str	r3, [r4, #0]
 80139f2:	e7ad      	b.n	8013950 <__ssvfiscanf_r+0x1e8>
 80139f4:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80139f6:	4621      	mov	r1, r4
 80139f8:	4630      	mov	r0, r6
 80139fa:	4798      	blx	r3
 80139fc:	2800      	cmp	r0, #0
 80139fe:	d0a7      	beq.n	8013950 <__ssvfiscanf_r+0x1e8>
 8013a00:	e78a      	b.n	8013918 <__ssvfiscanf_r+0x1b0>
 8013a02:	2b04      	cmp	r3, #4
 8013a04:	dc0e      	bgt.n	8013a24 <__ssvfiscanf_r+0x2bc>
 8013a06:	466b      	mov	r3, sp
 8013a08:	4622      	mov	r2, r4
 8013a0a:	a941      	add	r1, sp, #260	; 0x104
 8013a0c:	4630      	mov	r0, r6
 8013a0e:	f000 f9d7 	bl	8013dc0 <_scanf_i>
 8013a12:	e7ab      	b.n	801396c <__ssvfiscanf_r+0x204>
 8013a14:	080136b5 	.word	0x080136b5
 8013a18:	0801372f 	.word	0x0801372f
 8013a1c:	0801508d 	.word	0x0801508d
 8013a20:	080154ea 	.word	0x080154ea
 8013a24:	4b0b      	ldr	r3, [pc, #44]	; (8013a54 <__ssvfiscanf_r+0x2ec>)
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	f43f aec5 	beq.w	80137b6 <__ssvfiscanf_r+0x4e>
 8013a2c:	466b      	mov	r3, sp
 8013a2e:	4622      	mov	r2, r4
 8013a30:	a941      	add	r1, sp, #260	; 0x104
 8013a32:	4630      	mov	r0, r6
 8013a34:	f7fb ffe0 	bl	800f9f8 <_scanf_float>
 8013a38:	e798      	b.n	801396c <__ssvfiscanf_r+0x204>
 8013a3a:	89a3      	ldrh	r3, [r4, #12]
 8013a3c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8013a40:	bf18      	it	ne
 8013a42:	f04f 30ff 	movne.w	r0, #4294967295
 8013a46:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8013a4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013a4e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8013a50:	e7f9      	b.n	8013a46 <__ssvfiscanf_r+0x2de>
 8013a52:	bf00      	nop
 8013a54:	0800f9f9 	.word	0x0800f9f9

08013a58 <__sfputc_r>:
 8013a58:	6893      	ldr	r3, [r2, #8]
 8013a5a:	3b01      	subs	r3, #1
 8013a5c:	2b00      	cmp	r3, #0
 8013a5e:	b410      	push	{r4}
 8013a60:	6093      	str	r3, [r2, #8]
 8013a62:	da08      	bge.n	8013a76 <__sfputc_r+0x1e>
 8013a64:	6994      	ldr	r4, [r2, #24]
 8013a66:	42a3      	cmp	r3, r4
 8013a68:	db01      	blt.n	8013a6e <__sfputc_r+0x16>
 8013a6a:	290a      	cmp	r1, #10
 8013a6c:	d103      	bne.n	8013a76 <__sfputc_r+0x1e>
 8013a6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a72:	f7fd b9ed 	b.w	8010e50 <__swbuf_r>
 8013a76:	6813      	ldr	r3, [r2, #0]
 8013a78:	1c58      	adds	r0, r3, #1
 8013a7a:	6010      	str	r0, [r2, #0]
 8013a7c:	7019      	strb	r1, [r3, #0]
 8013a7e:	4608      	mov	r0, r1
 8013a80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a84:	4770      	bx	lr

08013a86 <__sfputs_r>:
 8013a86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a88:	4606      	mov	r6, r0
 8013a8a:	460f      	mov	r7, r1
 8013a8c:	4614      	mov	r4, r2
 8013a8e:	18d5      	adds	r5, r2, r3
 8013a90:	42ac      	cmp	r4, r5
 8013a92:	d101      	bne.n	8013a98 <__sfputs_r+0x12>
 8013a94:	2000      	movs	r0, #0
 8013a96:	e007      	b.n	8013aa8 <__sfputs_r+0x22>
 8013a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a9c:	463a      	mov	r2, r7
 8013a9e:	4630      	mov	r0, r6
 8013aa0:	f7ff ffda 	bl	8013a58 <__sfputc_r>
 8013aa4:	1c43      	adds	r3, r0, #1
 8013aa6:	d1f3      	bne.n	8013a90 <__sfputs_r+0xa>
 8013aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013aac <_vfiprintf_r>:
 8013aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ab0:	460d      	mov	r5, r1
 8013ab2:	b09d      	sub	sp, #116	; 0x74
 8013ab4:	4614      	mov	r4, r2
 8013ab6:	4698      	mov	r8, r3
 8013ab8:	4606      	mov	r6, r0
 8013aba:	b118      	cbz	r0, 8013ac4 <_vfiprintf_r+0x18>
 8013abc:	6983      	ldr	r3, [r0, #24]
 8013abe:	b90b      	cbnz	r3, 8013ac4 <_vfiprintf_r+0x18>
 8013ac0:	f7fe fa3e 	bl	8011f40 <__sinit>
 8013ac4:	4b89      	ldr	r3, [pc, #548]	; (8013cec <_vfiprintf_r+0x240>)
 8013ac6:	429d      	cmp	r5, r3
 8013ac8:	d11b      	bne.n	8013b02 <_vfiprintf_r+0x56>
 8013aca:	6875      	ldr	r5, [r6, #4]
 8013acc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013ace:	07d9      	lsls	r1, r3, #31
 8013ad0:	d405      	bmi.n	8013ade <_vfiprintf_r+0x32>
 8013ad2:	89ab      	ldrh	r3, [r5, #12]
 8013ad4:	059a      	lsls	r2, r3, #22
 8013ad6:	d402      	bmi.n	8013ade <_vfiprintf_r+0x32>
 8013ad8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013ada:	f7fe fe42 	bl	8012762 <__retarget_lock_acquire_recursive>
 8013ade:	89ab      	ldrh	r3, [r5, #12]
 8013ae0:	071b      	lsls	r3, r3, #28
 8013ae2:	d501      	bpl.n	8013ae8 <_vfiprintf_r+0x3c>
 8013ae4:	692b      	ldr	r3, [r5, #16]
 8013ae6:	b9eb      	cbnz	r3, 8013b24 <_vfiprintf_r+0x78>
 8013ae8:	4629      	mov	r1, r5
 8013aea:	4630      	mov	r0, r6
 8013aec:	f7fd fa14 	bl	8010f18 <__swsetup_r>
 8013af0:	b1c0      	cbz	r0, 8013b24 <_vfiprintf_r+0x78>
 8013af2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013af4:	07dc      	lsls	r4, r3, #31
 8013af6:	d50e      	bpl.n	8013b16 <_vfiprintf_r+0x6a>
 8013af8:	f04f 30ff 	mov.w	r0, #4294967295
 8013afc:	b01d      	add	sp, #116	; 0x74
 8013afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b02:	4b7b      	ldr	r3, [pc, #492]	; (8013cf0 <_vfiprintf_r+0x244>)
 8013b04:	429d      	cmp	r5, r3
 8013b06:	d101      	bne.n	8013b0c <_vfiprintf_r+0x60>
 8013b08:	68b5      	ldr	r5, [r6, #8]
 8013b0a:	e7df      	b.n	8013acc <_vfiprintf_r+0x20>
 8013b0c:	4b79      	ldr	r3, [pc, #484]	; (8013cf4 <_vfiprintf_r+0x248>)
 8013b0e:	429d      	cmp	r5, r3
 8013b10:	bf08      	it	eq
 8013b12:	68f5      	ldreq	r5, [r6, #12]
 8013b14:	e7da      	b.n	8013acc <_vfiprintf_r+0x20>
 8013b16:	89ab      	ldrh	r3, [r5, #12]
 8013b18:	0598      	lsls	r0, r3, #22
 8013b1a:	d4ed      	bmi.n	8013af8 <_vfiprintf_r+0x4c>
 8013b1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013b1e:	f7fe fe21 	bl	8012764 <__retarget_lock_release_recursive>
 8013b22:	e7e9      	b.n	8013af8 <_vfiprintf_r+0x4c>
 8013b24:	2300      	movs	r3, #0
 8013b26:	9309      	str	r3, [sp, #36]	; 0x24
 8013b28:	2320      	movs	r3, #32
 8013b2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013b2e:	f8cd 800c 	str.w	r8, [sp, #12]
 8013b32:	2330      	movs	r3, #48	; 0x30
 8013b34:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013cf8 <_vfiprintf_r+0x24c>
 8013b38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013b3c:	f04f 0901 	mov.w	r9, #1
 8013b40:	4623      	mov	r3, r4
 8013b42:	469a      	mov	sl, r3
 8013b44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b48:	b10a      	cbz	r2, 8013b4e <_vfiprintf_r+0xa2>
 8013b4a:	2a25      	cmp	r2, #37	; 0x25
 8013b4c:	d1f9      	bne.n	8013b42 <_vfiprintf_r+0x96>
 8013b4e:	ebba 0b04 	subs.w	fp, sl, r4
 8013b52:	d00b      	beq.n	8013b6c <_vfiprintf_r+0xc0>
 8013b54:	465b      	mov	r3, fp
 8013b56:	4622      	mov	r2, r4
 8013b58:	4629      	mov	r1, r5
 8013b5a:	4630      	mov	r0, r6
 8013b5c:	f7ff ff93 	bl	8013a86 <__sfputs_r>
 8013b60:	3001      	adds	r0, #1
 8013b62:	f000 80aa 	beq.w	8013cba <_vfiprintf_r+0x20e>
 8013b66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013b68:	445a      	add	r2, fp
 8013b6a:	9209      	str	r2, [sp, #36]	; 0x24
 8013b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8013b70:	2b00      	cmp	r3, #0
 8013b72:	f000 80a2 	beq.w	8013cba <_vfiprintf_r+0x20e>
 8013b76:	2300      	movs	r3, #0
 8013b78:	f04f 32ff 	mov.w	r2, #4294967295
 8013b7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013b80:	f10a 0a01 	add.w	sl, sl, #1
 8013b84:	9304      	str	r3, [sp, #16]
 8013b86:	9307      	str	r3, [sp, #28]
 8013b88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013b8c:	931a      	str	r3, [sp, #104]	; 0x68
 8013b8e:	4654      	mov	r4, sl
 8013b90:	2205      	movs	r2, #5
 8013b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b96:	4858      	ldr	r0, [pc, #352]	; (8013cf8 <_vfiprintf_r+0x24c>)
 8013b98:	f7ec fb42 	bl	8000220 <memchr>
 8013b9c:	9a04      	ldr	r2, [sp, #16]
 8013b9e:	b9d8      	cbnz	r0, 8013bd8 <_vfiprintf_r+0x12c>
 8013ba0:	06d1      	lsls	r1, r2, #27
 8013ba2:	bf44      	itt	mi
 8013ba4:	2320      	movmi	r3, #32
 8013ba6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013baa:	0713      	lsls	r3, r2, #28
 8013bac:	bf44      	itt	mi
 8013bae:	232b      	movmi	r3, #43	; 0x2b
 8013bb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8013bb8:	2b2a      	cmp	r3, #42	; 0x2a
 8013bba:	d015      	beq.n	8013be8 <_vfiprintf_r+0x13c>
 8013bbc:	9a07      	ldr	r2, [sp, #28]
 8013bbe:	4654      	mov	r4, sl
 8013bc0:	2000      	movs	r0, #0
 8013bc2:	f04f 0c0a 	mov.w	ip, #10
 8013bc6:	4621      	mov	r1, r4
 8013bc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013bcc:	3b30      	subs	r3, #48	; 0x30
 8013bce:	2b09      	cmp	r3, #9
 8013bd0:	d94e      	bls.n	8013c70 <_vfiprintf_r+0x1c4>
 8013bd2:	b1b0      	cbz	r0, 8013c02 <_vfiprintf_r+0x156>
 8013bd4:	9207      	str	r2, [sp, #28]
 8013bd6:	e014      	b.n	8013c02 <_vfiprintf_r+0x156>
 8013bd8:	eba0 0308 	sub.w	r3, r0, r8
 8013bdc:	fa09 f303 	lsl.w	r3, r9, r3
 8013be0:	4313      	orrs	r3, r2
 8013be2:	9304      	str	r3, [sp, #16]
 8013be4:	46a2      	mov	sl, r4
 8013be6:	e7d2      	b.n	8013b8e <_vfiprintf_r+0xe2>
 8013be8:	9b03      	ldr	r3, [sp, #12]
 8013bea:	1d19      	adds	r1, r3, #4
 8013bec:	681b      	ldr	r3, [r3, #0]
 8013bee:	9103      	str	r1, [sp, #12]
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	bfbb      	ittet	lt
 8013bf4:	425b      	neglt	r3, r3
 8013bf6:	f042 0202 	orrlt.w	r2, r2, #2
 8013bfa:	9307      	strge	r3, [sp, #28]
 8013bfc:	9307      	strlt	r3, [sp, #28]
 8013bfe:	bfb8      	it	lt
 8013c00:	9204      	strlt	r2, [sp, #16]
 8013c02:	7823      	ldrb	r3, [r4, #0]
 8013c04:	2b2e      	cmp	r3, #46	; 0x2e
 8013c06:	d10c      	bne.n	8013c22 <_vfiprintf_r+0x176>
 8013c08:	7863      	ldrb	r3, [r4, #1]
 8013c0a:	2b2a      	cmp	r3, #42	; 0x2a
 8013c0c:	d135      	bne.n	8013c7a <_vfiprintf_r+0x1ce>
 8013c0e:	9b03      	ldr	r3, [sp, #12]
 8013c10:	1d1a      	adds	r2, r3, #4
 8013c12:	681b      	ldr	r3, [r3, #0]
 8013c14:	9203      	str	r2, [sp, #12]
 8013c16:	2b00      	cmp	r3, #0
 8013c18:	bfb8      	it	lt
 8013c1a:	f04f 33ff 	movlt.w	r3, #4294967295
 8013c1e:	3402      	adds	r4, #2
 8013c20:	9305      	str	r3, [sp, #20]
 8013c22:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013d08 <_vfiprintf_r+0x25c>
 8013c26:	7821      	ldrb	r1, [r4, #0]
 8013c28:	2203      	movs	r2, #3
 8013c2a:	4650      	mov	r0, sl
 8013c2c:	f7ec faf8 	bl	8000220 <memchr>
 8013c30:	b140      	cbz	r0, 8013c44 <_vfiprintf_r+0x198>
 8013c32:	2340      	movs	r3, #64	; 0x40
 8013c34:	eba0 000a 	sub.w	r0, r0, sl
 8013c38:	fa03 f000 	lsl.w	r0, r3, r0
 8013c3c:	9b04      	ldr	r3, [sp, #16]
 8013c3e:	4303      	orrs	r3, r0
 8013c40:	3401      	adds	r4, #1
 8013c42:	9304      	str	r3, [sp, #16]
 8013c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c48:	482c      	ldr	r0, [pc, #176]	; (8013cfc <_vfiprintf_r+0x250>)
 8013c4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013c4e:	2206      	movs	r2, #6
 8013c50:	f7ec fae6 	bl	8000220 <memchr>
 8013c54:	2800      	cmp	r0, #0
 8013c56:	d03f      	beq.n	8013cd8 <_vfiprintf_r+0x22c>
 8013c58:	4b29      	ldr	r3, [pc, #164]	; (8013d00 <_vfiprintf_r+0x254>)
 8013c5a:	bb1b      	cbnz	r3, 8013ca4 <_vfiprintf_r+0x1f8>
 8013c5c:	9b03      	ldr	r3, [sp, #12]
 8013c5e:	3307      	adds	r3, #7
 8013c60:	f023 0307 	bic.w	r3, r3, #7
 8013c64:	3308      	adds	r3, #8
 8013c66:	9303      	str	r3, [sp, #12]
 8013c68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c6a:	443b      	add	r3, r7
 8013c6c:	9309      	str	r3, [sp, #36]	; 0x24
 8013c6e:	e767      	b.n	8013b40 <_vfiprintf_r+0x94>
 8013c70:	fb0c 3202 	mla	r2, ip, r2, r3
 8013c74:	460c      	mov	r4, r1
 8013c76:	2001      	movs	r0, #1
 8013c78:	e7a5      	b.n	8013bc6 <_vfiprintf_r+0x11a>
 8013c7a:	2300      	movs	r3, #0
 8013c7c:	3401      	adds	r4, #1
 8013c7e:	9305      	str	r3, [sp, #20]
 8013c80:	4619      	mov	r1, r3
 8013c82:	f04f 0c0a 	mov.w	ip, #10
 8013c86:	4620      	mov	r0, r4
 8013c88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c8c:	3a30      	subs	r2, #48	; 0x30
 8013c8e:	2a09      	cmp	r2, #9
 8013c90:	d903      	bls.n	8013c9a <_vfiprintf_r+0x1ee>
 8013c92:	2b00      	cmp	r3, #0
 8013c94:	d0c5      	beq.n	8013c22 <_vfiprintf_r+0x176>
 8013c96:	9105      	str	r1, [sp, #20]
 8013c98:	e7c3      	b.n	8013c22 <_vfiprintf_r+0x176>
 8013c9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8013c9e:	4604      	mov	r4, r0
 8013ca0:	2301      	movs	r3, #1
 8013ca2:	e7f0      	b.n	8013c86 <_vfiprintf_r+0x1da>
 8013ca4:	ab03      	add	r3, sp, #12
 8013ca6:	9300      	str	r3, [sp, #0]
 8013ca8:	462a      	mov	r2, r5
 8013caa:	4b16      	ldr	r3, [pc, #88]	; (8013d04 <_vfiprintf_r+0x258>)
 8013cac:	a904      	add	r1, sp, #16
 8013cae:	4630      	mov	r0, r6
 8013cb0:	f7fb fad8 	bl	800f264 <_printf_float>
 8013cb4:	4607      	mov	r7, r0
 8013cb6:	1c78      	adds	r0, r7, #1
 8013cb8:	d1d6      	bne.n	8013c68 <_vfiprintf_r+0x1bc>
 8013cba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013cbc:	07d9      	lsls	r1, r3, #31
 8013cbe:	d405      	bmi.n	8013ccc <_vfiprintf_r+0x220>
 8013cc0:	89ab      	ldrh	r3, [r5, #12]
 8013cc2:	059a      	lsls	r2, r3, #22
 8013cc4:	d402      	bmi.n	8013ccc <_vfiprintf_r+0x220>
 8013cc6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013cc8:	f7fe fd4c 	bl	8012764 <__retarget_lock_release_recursive>
 8013ccc:	89ab      	ldrh	r3, [r5, #12]
 8013cce:	065b      	lsls	r3, r3, #25
 8013cd0:	f53f af12 	bmi.w	8013af8 <_vfiprintf_r+0x4c>
 8013cd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013cd6:	e711      	b.n	8013afc <_vfiprintf_r+0x50>
 8013cd8:	ab03      	add	r3, sp, #12
 8013cda:	9300      	str	r3, [sp, #0]
 8013cdc:	462a      	mov	r2, r5
 8013cde:	4b09      	ldr	r3, [pc, #36]	; (8013d04 <_vfiprintf_r+0x258>)
 8013ce0:	a904      	add	r1, sp, #16
 8013ce2:	4630      	mov	r0, r6
 8013ce4:	f7fb fd62 	bl	800f7ac <_printf_i>
 8013ce8:	e7e4      	b.n	8013cb4 <_vfiprintf_r+0x208>
 8013cea:	bf00      	nop
 8013cec:	080152d0 	.word	0x080152d0
 8013cf0:	080152f0 	.word	0x080152f0
 8013cf4:	080152b0 	.word	0x080152b0
 8013cf8:	080154e4 	.word	0x080154e4
 8013cfc:	080154ee 	.word	0x080154ee
 8013d00:	0800f265 	.word	0x0800f265
 8013d04:	08013a87 	.word	0x08013a87
 8013d08:	080154ea 	.word	0x080154ea

08013d0c <_scanf_chars>:
 8013d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d10:	4615      	mov	r5, r2
 8013d12:	688a      	ldr	r2, [r1, #8]
 8013d14:	4680      	mov	r8, r0
 8013d16:	460c      	mov	r4, r1
 8013d18:	b932      	cbnz	r2, 8013d28 <_scanf_chars+0x1c>
 8013d1a:	698a      	ldr	r2, [r1, #24]
 8013d1c:	2a00      	cmp	r2, #0
 8013d1e:	bf0c      	ite	eq
 8013d20:	2201      	moveq	r2, #1
 8013d22:	f04f 32ff 	movne.w	r2, #4294967295
 8013d26:	608a      	str	r2, [r1, #8]
 8013d28:	6822      	ldr	r2, [r4, #0]
 8013d2a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8013dbc <_scanf_chars+0xb0>
 8013d2e:	06d1      	lsls	r1, r2, #27
 8013d30:	bf5f      	itttt	pl
 8013d32:	681a      	ldrpl	r2, [r3, #0]
 8013d34:	1d11      	addpl	r1, r2, #4
 8013d36:	6019      	strpl	r1, [r3, #0]
 8013d38:	6816      	ldrpl	r6, [r2, #0]
 8013d3a:	2700      	movs	r7, #0
 8013d3c:	69a0      	ldr	r0, [r4, #24]
 8013d3e:	b188      	cbz	r0, 8013d64 <_scanf_chars+0x58>
 8013d40:	2801      	cmp	r0, #1
 8013d42:	d107      	bne.n	8013d54 <_scanf_chars+0x48>
 8013d44:	682a      	ldr	r2, [r5, #0]
 8013d46:	7811      	ldrb	r1, [r2, #0]
 8013d48:	6962      	ldr	r2, [r4, #20]
 8013d4a:	5c52      	ldrb	r2, [r2, r1]
 8013d4c:	b952      	cbnz	r2, 8013d64 <_scanf_chars+0x58>
 8013d4e:	2f00      	cmp	r7, #0
 8013d50:	d031      	beq.n	8013db6 <_scanf_chars+0xaa>
 8013d52:	e022      	b.n	8013d9a <_scanf_chars+0x8e>
 8013d54:	2802      	cmp	r0, #2
 8013d56:	d120      	bne.n	8013d9a <_scanf_chars+0x8e>
 8013d58:	682b      	ldr	r3, [r5, #0]
 8013d5a:	781b      	ldrb	r3, [r3, #0]
 8013d5c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8013d60:	071b      	lsls	r3, r3, #28
 8013d62:	d41a      	bmi.n	8013d9a <_scanf_chars+0x8e>
 8013d64:	6823      	ldr	r3, [r4, #0]
 8013d66:	06da      	lsls	r2, r3, #27
 8013d68:	bf5e      	ittt	pl
 8013d6a:	682b      	ldrpl	r3, [r5, #0]
 8013d6c:	781b      	ldrbpl	r3, [r3, #0]
 8013d6e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8013d72:	682a      	ldr	r2, [r5, #0]
 8013d74:	686b      	ldr	r3, [r5, #4]
 8013d76:	3201      	adds	r2, #1
 8013d78:	602a      	str	r2, [r5, #0]
 8013d7a:	68a2      	ldr	r2, [r4, #8]
 8013d7c:	3b01      	subs	r3, #1
 8013d7e:	3a01      	subs	r2, #1
 8013d80:	606b      	str	r3, [r5, #4]
 8013d82:	3701      	adds	r7, #1
 8013d84:	60a2      	str	r2, [r4, #8]
 8013d86:	b142      	cbz	r2, 8013d9a <_scanf_chars+0x8e>
 8013d88:	2b00      	cmp	r3, #0
 8013d8a:	dcd7      	bgt.n	8013d3c <_scanf_chars+0x30>
 8013d8c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013d90:	4629      	mov	r1, r5
 8013d92:	4640      	mov	r0, r8
 8013d94:	4798      	blx	r3
 8013d96:	2800      	cmp	r0, #0
 8013d98:	d0d0      	beq.n	8013d3c <_scanf_chars+0x30>
 8013d9a:	6823      	ldr	r3, [r4, #0]
 8013d9c:	f013 0310 	ands.w	r3, r3, #16
 8013da0:	d105      	bne.n	8013dae <_scanf_chars+0xa2>
 8013da2:	68e2      	ldr	r2, [r4, #12]
 8013da4:	3201      	adds	r2, #1
 8013da6:	60e2      	str	r2, [r4, #12]
 8013da8:	69a2      	ldr	r2, [r4, #24]
 8013daa:	b102      	cbz	r2, 8013dae <_scanf_chars+0xa2>
 8013dac:	7033      	strb	r3, [r6, #0]
 8013dae:	6923      	ldr	r3, [r4, #16]
 8013db0:	443b      	add	r3, r7
 8013db2:	6123      	str	r3, [r4, #16]
 8013db4:	2000      	movs	r0, #0
 8013db6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013dba:	bf00      	nop
 8013dbc:	0801508d 	.word	0x0801508d

08013dc0 <_scanf_i>:
 8013dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013dc4:	4698      	mov	r8, r3
 8013dc6:	4b76      	ldr	r3, [pc, #472]	; (8013fa0 <_scanf_i+0x1e0>)
 8013dc8:	460c      	mov	r4, r1
 8013dca:	4682      	mov	sl, r0
 8013dcc:	4616      	mov	r6, r2
 8013dce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013dd2:	b087      	sub	sp, #28
 8013dd4:	ab03      	add	r3, sp, #12
 8013dd6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013dda:	4b72      	ldr	r3, [pc, #456]	; (8013fa4 <_scanf_i+0x1e4>)
 8013ddc:	69a1      	ldr	r1, [r4, #24]
 8013dde:	4a72      	ldr	r2, [pc, #456]	; (8013fa8 <_scanf_i+0x1e8>)
 8013de0:	2903      	cmp	r1, #3
 8013de2:	bf18      	it	ne
 8013de4:	461a      	movne	r2, r3
 8013de6:	68a3      	ldr	r3, [r4, #8]
 8013de8:	9201      	str	r2, [sp, #4]
 8013dea:	1e5a      	subs	r2, r3, #1
 8013dec:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8013df0:	bf88      	it	hi
 8013df2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8013df6:	4627      	mov	r7, r4
 8013df8:	bf82      	ittt	hi
 8013dfa:	eb03 0905 	addhi.w	r9, r3, r5
 8013dfe:	f240 135d 	movwhi	r3, #349	; 0x15d
 8013e02:	60a3      	strhi	r3, [r4, #8]
 8013e04:	f857 3b1c 	ldr.w	r3, [r7], #28
 8013e08:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8013e0c:	bf98      	it	ls
 8013e0e:	f04f 0900 	movls.w	r9, #0
 8013e12:	6023      	str	r3, [r4, #0]
 8013e14:	463d      	mov	r5, r7
 8013e16:	f04f 0b00 	mov.w	fp, #0
 8013e1a:	6831      	ldr	r1, [r6, #0]
 8013e1c:	ab03      	add	r3, sp, #12
 8013e1e:	7809      	ldrb	r1, [r1, #0]
 8013e20:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8013e24:	2202      	movs	r2, #2
 8013e26:	f7ec f9fb 	bl	8000220 <memchr>
 8013e2a:	b328      	cbz	r0, 8013e78 <_scanf_i+0xb8>
 8013e2c:	f1bb 0f01 	cmp.w	fp, #1
 8013e30:	d159      	bne.n	8013ee6 <_scanf_i+0x126>
 8013e32:	6862      	ldr	r2, [r4, #4]
 8013e34:	b92a      	cbnz	r2, 8013e42 <_scanf_i+0x82>
 8013e36:	6822      	ldr	r2, [r4, #0]
 8013e38:	2308      	movs	r3, #8
 8013e3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8013e3e:	6063      	str	r3, [r4, #4]
 8013e40:	6022      	str	r2, [r4, #0]
 8013e42:	6822      	ldr	r2, [r4, #0]
 8013e44:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8013e48:	6022      	str	r2, [r4, #0]
 8013e4a:	68a2      	ldr	r2, [r4, #8]
 8013e4c:	1e51      	subs	r1, r2, #1
 8013e4e:	60a1      	str	r1, [r4, #8]
 8013e50:	b192      	cbz	r2, 8013e78 <_scanf_i+0xb8>
 8013e52:	6832      	ldr	r2, [r6, #0]
 8013e54:	1c51      	adds	r1, r2, #1
 8013e56:	6031      	str	r1, [r6, #0]
 8013e58:	7812      	ldrb	r2, [r2, #0]
 8013e5a:	f805 2b01 	strb.w	r2, [r5], #1
 8013e5e:	6872      	ldr	r2, [r6, #4]
 8013e60:	3a01      	subs	r2, #1
 8013e62:	2a00      	cmp	r2, #0
 8013e64:	6072      	str	r2, [r6, #4]
 8013e66:	dc07      	bgt.n	8013e78 <_scanf_i+0xb8>
 8013e68:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8013e6c:	4631      	mov	r1, r6
 8013e6e:	4650      	mov	r0, sl
 8013e70:	4790      	blx	r2
 8013e72:	2800      	cmp	r0, #0
 8013e74:	f040 8085 	bne.w	8013f82 <_scanf_i+0x1c2>
 8013e78:	f10b 0b01 	add.w	fp, fp, #1
 8013e7c:	f1bb 0f03 	cmp.w	fp, #3
 8013e80:	d1cb      	bne.n	8013e1a <_scanf_i+0x5a>
 8013e82:	6863      	ldr	r3, [r4, #4]
 8013e84:	b90b      	cbnz	r3, 8013e8a <_scanf_i+0xca>
 8013e86:	230a      	movs	r3, #10
 8013e88:	6063      	str	r3, [r4, #4]
 8013e8a:	6863      	ldr	r3, [r4, #4]
 8013e8c:	4947      	ldr	r1, [pc, #284]	; (8013fac <_scanf_i+0x1ec>)
 8013e8e:	6960      	ldr	r0, [r4, #20]
 8013e90:	1ac9      	subs	r1, r1, r3
 8013e92:	f000 f8b9 	bl	8014008 <__sccl>
 8013e96:	f04f 0b00 	mov.w	fp, #0
 8013e9a:	68a3      	ldr	r3, [r4, #8]
 8013e9c:	6822      	ldr	r2, [r4, #0]
 8013e9e:	2b00      	cmp	r3, #0
 8013ea0:	d03d      	beq.n	8013f1e <_scanf_i+0x15e>
 8013ea2:	6831      	ldr	r1, [r6, #0]
 8013ea4:	6960      	ldr	r0, [r4, #20]
 8013ea6:	f891 c000 	ldrb.w	ip, [r1]
 8013eaa:	f810 000c 	ldrb.w	r0, [r0, ip]
 8013eae:	2800      	cmp	r0, #0
 8013eb0:	d035      	beq.n	8013f1e <_scanf_i+0x15e>
 8013eb2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8013eb6:	d124      	bne.n	8013f02 <_scanf_i+0x142>
 8013eb8:	0510      	lsls	r0, r2, #20
 8013eba:	d522      	bpl.n	8013f02 <_scanf_i+0x142>
 8013ebc:	f10b 0b01 	add.w	fp, fp, #1
 8013ec0:	f1b9 0f00 	cmp.w	r9, #0
 8013ec4:	d003      	beq.n	8013ece <_scanf_i+0x10e>
 8013ec6:	3301      	adds	r3, #1
 8013ec8:	f109 39ff 	add.w	r9, r9, #4294967295
 8013ecc:	60a3      	str	r3, [r4, #8]
 8013ece:	6873      	ldr	r3, [r6, #4]
 8013ed0:	3b01      	subs	r3, #1
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	6073      	str	r3, [r6, #4]
 8013ed6:	dd1b      	ble.n	8013f10 <_scanf_i+0x150>
 8013ed8:	6833      	ldr	r3, [r6, #0]
 8013eda:	3301      	adds	r3, #1
 8013edc:	6033      	str	r3, [r6, #0]
 8013ede:	68a3      	ldr	r3, [r4, #8]
 8013ee0:	3b01      	subs	r3, #1
 8013ee2:	60a3      	str	r3, [r4, #8]
 8013ee4:	e7d9      	b.n	8013e9a <_scanf_i+0xda>
 8013ee6:	f1bb 0f02 	cmp.w	fp, #2
 8013eea:	d1ae      	bne.n	8013e4a <_scanf_i+0x8a>
 8013eec:	6822      	ldr	r2, [r4, #0]
 8013eee:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8013ef2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8013ef6:	d1bf      	bne.n	8013e78 <_scanf_i+0xb8>
 8013ef8:	2310      	movs	r3, #16
 8013efa:	6063      	str	r3, [r4, #4]
 8013efc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8013f00:	e7a2      	b.n	8013e48 <_scanf_i+0x88>
 8013f02:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8013f06:	6022      	str	r2, [r4, #0]
 8013f08:	780b      	ldrb	r3, [r1, #0]
 8013f0a:	f805 3b01 	strb.w	r3, [r5], #1
 8013f0e:	e7de      	b.n	8013ece <_scanf_i+0x10e>
 8013f10:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8013f14:	4631      	mov	r1, r6
 8013f16:	4650      	mov	r0, sl
 8013f18:	4798      	blx	r3
 8013f1a:	2800      	cmp	r0, #0
 8013f1c:	d0df      	beq.n	8013ede <_scanf_i+0x11e>
 8013f1e:	6823      	ldr	r3, [r4, #0]
 8013f20:	05db      	lsls	r3, r3, #23
 8013f22:	d50d      	bpl.n	8013f40 <_scanf_i+0x180>
 8013f24:	42bd      	cmp	r5, r7
 8013f26:	d909      	bls.n	8013f3c <_scanf_i+0x17c>
 8013f28:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8013f2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8013f30:	4632      	mov	r2, r6
 8013f32:	4650      	mov	r0, sl
 8013f34:	4798      	blx	r3
 8013f36:	f105 39ff 	add.w	r9, r5, #4294967295
 8013f3a:	464d      	mov	r5, r9
 8013f3c:	42bd      	cmp	r5, r7
 8013f3e:	d02d      	beq.n	8013f9c <_scanf_i+0x1dc>
 8013f40:	6822      	ldr	r2, [r4, #0]
 8013f42:	f012 0210 	ands.w	r2, r2, #16
 8013f46:	d113      	bne.n	8013f70 <_scanf_i+0x1b0>
 8013f48:	702a      	strb	r2, [r5, #0]
 8013f4a:	6863      	ldr	r3, [r4, #4]
 8013f4c:	9e01      	ldr	r6, [sp, #4]
 8013f4e:	4639      	mov	r1, r7
 8013f50:	4650      	mov	r0, sl
 8013f52:	47b0      	blx	r6
 8013f54:	6821      	ldr	r1, [r4, #0]
 8013f56:	f8d8 3000 	ldr.w	r3, [r8]
 8013f5a:	f011 0f20 	tst.w	r1, #32
 8013f5e:	d013      	beq.n	8013f88 <_scanf_i+0x1c8>
 8013f60:	1d1a      	adds	r2, r3, #4
 8013f62:	f8c8 2000 	str.w	r2, [r8]
 8013f66:	681b      	ldr	r3, [r3, #0]
 8013f68:	6018      	str	r0, [r3, #0]
 8013f6a:	68e3      	ldr	r3, [r4, #12]
 8013f6c:	3301      	adds	r3, #1
 8013f6e:	60e3      	str	r3, [r4, #12]
 8013f70:	1bed      	subs	r5, r5, r7
 8013f72:	44ab      	add	fp, r5
 8013f74:	6925      	ldr	r5, [r4, #16]
 8013f76:	445d      	add	r5, fp
 8013f78:	6125      	str	r5, [r4, #16]
 8013f7a:	2000      	movs	r0, #0
 8013f7c:	b007      	add	sp, #28
 8013f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f82:	f04f 0b00 	mov.w	fp, #0
 8013f86:	e7ca      	b.n	8013f1e <_scanf_i+0x15e>
 8013f88:	1d1a      	adds	r2, r3, #4
 8013f8a:	f8c8 2000 	str.w	r2, [r8]
 8013f8e:	681b      	ldr	r3, [r3, #0]
 8013f90:	f011 0f01 	tst.w	r1, #1
 8013f94:	bf14      	ite	ne
 8013f96:	8018      	strhne	r0, [r3, #0]
 8013f98:	6018      	streq	r0, [r3, #0]
 8013f9a:	e7e6      	b.n	8013f6a <_scanf_i+0x1aa>
 8013f9c:	2001      	movs	r0, #1
 8013f9e:	e7ed      	b.n	8013f7c <_scanf_i+0x1bc>
 8013fa0:	08015068 	.word	0x08015068
 8013fa4:	08014185 	.word	0x08014185
 8013fa8:	08010e4d 	.word	0x08010e4d
 8013fac:	0801550e 	.word	0x0801550e

08013fb0 <_read_r>:
 8013fb0:	b538      	push	{r3, r4, r5, lr}
 8013fb2:	4d07      	ldr	r5, [pc, #28]	; (8013fd0 <_read_r+0x20>)
 8013fb4:	4604      	mov	r4, r0
 8013fb6:	4608      	mov	r0, r1
 8013fb8:	4611      	mov	r1, r2
 8013fba:	2200      	movs	r2, #0
 8013fbc:	602a      	str	r2, [r5, #0]
 8013fbe:	461a      	mov	r2, r3
 8013fc0:	f7f0 fa7c 	bl	80044bc <_read>
 8013fc4:	1c43      	adds	r3, r0, #1
 8013fc6:	d102      	bne.n	8013fce <_read_r+0x1e>
 8013fc8:	682b      	ldr	r3, [r5, #0]
 8013fca:	b103      	cbz	r3, 8013fce <_read_r+0x1e>
 8013fcc:	6023      	str	r3, [r4, #0]
 8013fce:	bd38      	pop	{r3, r4, r5, pc}
 8013fd0:	20003a44 	.word	0x20003a44
 8013fd4:	00000000 	.word	0x00000000

08013fd8 <nan>:
 8013fd8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013fe0 <nan+0x8>
 8013fdc:	4770      	bx	lr
 8013fde:	bf00      	nop
 8013fe0:	00000000 	.word	0x00000000
 8013fe4:	7ff80000 	.word	0x7ff80000

08013fe8 <_sbrk_r>:
 8013fe8:	b538      	push	{r3, r4, r5, lr}
 8013fea:	4d06      	ldr	r5, [pc, #24]	; (8014004 <_sbrk_r+0x1c>)
 8013fec:	2300      	movs	r3, #0
 8013fee:	4604      	mov	r4, r0
 8013ff0:	4608      	mov	r0, r1
 8013ff2:	602b      	str	r3, [r5, #0]
 8013ff4:	f7f0 fab4 	bl	8004560 <_sbrk>
 8013ff8:	1c43      	adds	r3, r0, #1
 8013ffa:	d102      	bne.n	8014002 <_sbrk_r+0x1a>
 8013ffc:	682b      	ldr	r3, [r5, #0]
 8013ffe:	b103      	cbz	r3, 8014002 <_sbrk_r+0x1a>
 8014000:	6023      	str	r3, [r4, #0]
 8014002:	bd38      	pop	{r3, r4, r5, pc}
 8014004:	20003a44 	.word	0x20003a44

08014008 <__sccl>:
 8014008:	b570      	push	{r4, r5, r6, lr}
 801400a:	780b      	ldrb	r3, [r1, #0]
 801400c:	4604      	mov	r4, r0
 801400e:	2b5e      	cmp	r3, #94	; 0x5e
 8014010:	bf0b      	itete	eq
 8014012:	784b      	ldrbeq	r3, [r1, #1]
 8014014:	1c48      	addne	r0, r1, #1
 8014016:	1c88      	addeq	r0, r1, #2
 8014018:	2200      	movne	r2, #0
 801401a:	bf08      	it	eq
 801401c:	2201      	moveq	r2, #1
 801401e:	1e61      	subs	r1, r4, #1
 8014020:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8014024:	f801 2f01 	strb.w	r2, [r1, #1]!
 8014028:	42a9      	cmp	r1, r5
 801402a:	d1fb      	bne.n	8014024 <__sccl+0x1c>
 801402c:	b90b      	cbnz	r3, 8014032 <__sccl+0x2a>
 801402e:	3801      	subs	r0, #1
 8014030:	bd70      	pop	{r4, r5, r6, pc}
 8014032:	f082 0201 	eor.w	r2, r2, #1
 8014036:	54e2      	strb	r2, [r4, r3]
 8014038:	4605      	mov	r5, r0
 801403a:	4628      	mov	r0, r5
 801403c:	f810 1b01 	ldrb.w	r1, [r0], #1
 8014040:	292d      	cmp	r1, #45	; 0x2d
 8014042:	d006      	beq.n	8014052 <__sccl+0x4a>
 8014044:	295d      	cmp	r1, #93	; 0x5d
 8014046:	d0f3      	beq.n	8014030 <__sccl+0x28>
 8014048:	b909      	cbnz	r1, 801404e <__sccl+0x46>
 801404a:	4628      	mov	r0, r5
 801404c:	e7f0      	b.n	8014030 <__sccl+0x28>
 801404e:	460b      	mov	r3, r1
 8014050:	e7f1      	b.n	8014036 <__sccl+0x2e>
 8014052:	786e      	ldrb	r6, [r5, #1]
 8014054:	2e5d      	cmp	r6, #93	; 0x5d
 8014056:	d0fa      	beq.n	801404e <__sccl+0x46>
 8014058:	42b3      	cmp	r3, r6
 801405a:	dcf8      	bgt.n	801404e <__sccl+0x46>
 801405c:	3502      	adds	r5, #2
 801405e:	4619      	mov	r1, r3
 8014060:	3101      	adds	r1, #1
 8014062:	428e      	cmp	r6, r1
 8014064:	5462      	strb	r2, [r4, r1]
 8014066:	dcfb      	bgt.n	8014060 <__sccl+0x58>
 8014068:	1af1      	subs	r1, r6, r3
 801406a:	3901      	subs	r1, #1
 801406c:	1c58      	adds	r0, r3, #1
 801406e:	42b3      	cmp	r3, r6
 8014070:	bfa8      	it	ge
 8014072:	2100      	movge	r1, #0
 8014074:	1843      	adds	r3, r0, r1
 8014076:	e7e0      	b.n	801403a <__sccl+0x32>

08014078 <strncmp>:
 8014078:	b510      	push	{r4, lr}
 801407a:	b17a      	cbz	r2, 801409c <strncmp+0x24>
 801407c:	4603      	mov	r3, r0
 801407e:	3901      	subs	r1, #1
 8014080:	1884      	adds	r4, r0, r2
 8014082:	f813 0b01 	ldrb.w	r0, [r3], #1
 8014086:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801408a:	4290      	cmp	r0, r2
 801408c:	d101      	bne.n	8014092 <strncmp+0x1a>
 801408e:	42a3      	cmp	r3, r4
 8014090:	d101      	bne.n	8014096 <strncmp+0x1e>
 8014092:	1a80      	subs	r0, r0, r2
 8014094:	bd10      	pop	{r4, pc}
 8014096:	2800      	cmp	r0, #0
 8014098:	d1f3      	bne.n	8014082 <strncmp+0xa>
 801409a:	e7fa      	b.n	8014092 <strncmp+0x1a>
 801409c:	4610      	mov	r0, r2
 801409e:	e7f9      	b.n	8014094 <strncmp+0x1c>

080140a0 <_strtoul_l.constprop.0>:
 80140a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80140a4:	4f36      	ldr	r7, [pc, #216]	; (8014180 <_strtoul_l.constprop.0+0xe0>)
 80140a6:	4686      	mov	lr, r0
 80140a8:	460d      	mov	r5, r1
 80140aa:	4628      	mov	r0, r5
 80140ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 80140b0:	5de6      	ldrb	r6, [r4, r7]
 80140b2:	f016 0608 	ands.w	r6, r6, #8
 80140b6:	d1f8      	bne.n	80140aa <_strtoul_l.constprop.0+0xa>
 80140b8:	2c2d      	cmp	r4, #45	; 0x2d
 80140ba:	d12f      	bne.n	801411c <_strtoul_l.constprop.0+0x7c>
 80140bc:	782c      	ldrb	r4, [r5, #0]
 80140be:	2601      	movs	r6, #1
 80140c0:	1c85      	adds	r5, r0, #2
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	d057      	beq.n	8014176 <_strtoul_l.constprop.0+0xd6>
 80140c6:	2b10      	cmp	r3, #16
 80140c8:	d109      	bne.n	80140de <_strtoul_l.constprop.0+0x3e>
 80140ca:	2c30      	cmp	r4, #48	; 0x30
 80140cc:	d107      	bne.n	80140de <_strtoul_l.constprop.0+0x3e>
 80140ce:	7828      	ldrb	r0, [r5, #0]
 80140d0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80140d4:	2858      	cmp	r0, #88	; 0x58
 80140d6:	d149      	bne.n	801416c <_strtoul_l.constprop.0+0xcc>
 80140d8:	786c      	ldrb	r4, [r5, #1]
 80140da:	2310      	movs	r3, #16
 80140dc:	3502      	adds	r5, #2
 80140de:	f04f 38ff 	mov.w	r8, #4294967295
 80140e2:	2700      	movs	r7, #0
 80140e4:	fbb8 f8f3 	udiv	r8, r8, r3
 80140e8:	fb03 f908 	mul.w	r9, r3, r8
 80140ec:	ea6f 0909 	mvn.w	r9, r9
 80140f0:	4638      	mov	r0, r7
 80140f2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80140f6:	f1bc 0f09 	cmp.w	ip, #9
 80140fa:	d814      	bhi.n	8014126 <_strtoul_l.constprop.0+0x86>
 80140fc:	4664      	mov	r4, ip
 80140fe:	42a3      	cmp	r3, r4
 8014100:	dd22      	ble.n	8014148 <_strtoul_l.constprop.0+0xa8>
 8014102:	2f00      	cmp	r7, #0
 8014104:	db1d      	blt.n	8014142 <_strtoul_l.constprop.0+0xa2>
 8014106:	4580      	cmp	r8, r0
 8014108:	d31b      	bcc.n	8014142 <_strtoul_l.constprop.0+0xa2>
 801410a:	d101      	bne.n	8014110 <_strtoul_l.constprop.0+0x70>
 801410c:	45a1      	cmp	r9, r4
 801410e:	db18      	blt.n	8014142 <_strtoul_l.constprop.0+0xa2>
 8014110:	fb00 4003 	mla	r0, r0, r3, r4
 8014114:	2701      	movs	r7, #1
 8014116:	f815 4b01 	ldrb.w	r4, [r5], #1
 801411a:	e7ea      	b.n	80140f2 <_strtoul_l.constprop.0+0x52>
 801411c:	2c2b      	cmp	r4, #43	; 0x2b
 801411e:	bf04      	itt	eq
 8014120:	782c      	ldrbeq	r4, [r5, #0]
 8014122:	1c85      	addeq	r5, r0, #2
 8014124:	e7cd      	b.n	80140c2 <_strtoul_l.constprop.0+0x22>
 8014126:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801412a:	f1bc 0f19 	cmp.w	ip, #25
 801412e:	d801      	bhi.n	8014134 <_strtoul_l.constprop.0+0x94>
 8014130:	3c37      	subs	r4, #55	; 0x37
 8014132:	e7e4      	b.n	80140fe <_strtoul_l.constprop.0+0x5e>
 8014134:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8014138:	f1bc 0f19 	cmp.w	ip, #25
 801413c:	d804      	bhi.n	8014148 <_strtoul_l.constprop.0+0xa8>
 801413e:	3c57      	subs	r4, #87	; 0x57
 8014140:	e7dd      	b.n	80140fe <_strtoul_l.constprop.0+0x5e>
 8014142:	f04f 37ff 	mov.w	r7, #4294967295
 8014146:	e7e6      	b.n	8014116 <_strtoul_l.constprop.0+0x76>
 8014148:	2f00      	cmp	r7, #0
 801414a:	da07      	bge.n	801415c <_strtoul_l.constprop.0+0xbc>
 801414c:	2322      	movs	r3, #34	; 0x22
 801414e:	f8ce 3000 	str.w	r3, [lr]
 8014152:	f04f 30ff 	mov.w	r0, #4294967295
 8014156:	b932      	cbnz	r2, 8014166 <_strtoul_l.constprop.0+0xc6>
 8014158:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801415c:	b106      	cbz	r6, 8014160 <_strtoul_l.constprop.0+0xc0>
 801415e:	4240      	negs	r0, r0
 8014160:	2a00      	cmp	r2, #0
 8014162:	d0f9      	beq.n	8014158 <_strtoul_l.constprop.0+0xb8>
 8014164:	b107      	cbz	r7, 8014168 <_strtoul_l.constprop.0+0xc8>
 8014166:	1e69      	subs	r1, r5, #1
 8014168:	6011      	str	r1, [r2, #0]
 801416a:	e7f5      	b.n	8014158 <_strtoul_l.constprop.0+0xb8>
 801416c:	2430      	movs	r4, #48	; 0x30
 801416e:	2b00      	cmp	r3, #0
 8014170:	d1b5      	bne.n	80140de <_strtoul_l.constprop.0+0x3e>
 8014172:	2308      	movs	r3, #8
 8014174:	e7b3      	b.n	80140de <_strtoul_l.constprop.0+0x3e>
 8014176:	2c30      	cmp	r4, #48	; 0x30
 8014178:	d0a9      	beq.n	80140ce <_strtoul_l.constprop.0+0x2e>
 801417a:	230a      	movs	r3, #10
 801417c:	e7af      	b.n	80140de <_strtoul_l.constprop.0+0x3e>
 801417e:	bf00      	nop
 8014180:	0801508d 	.word	0x0801508d

08014184 <_strtoul_r>:
 8014184:	f7ff bf8c 	b.w	80140a0 <_strtoul_l.constprop.0>

08014188 <__submore>:
 8014188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801418c:	460c      	mov	r4, r1
 801418e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8014190:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014194:	4299      	cmp	r1, r3
 8014196:	d11d      	bne.n	80141d4 <__submore+0x4c>
 8014198:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801419c:	f7ff f8ba 	bl	8013314 <_malloc_r>
 80141a0:	b918      	cbnz	r0, 80141aa <__submore+0x22>
 80141a2:	f04f 30ff 	mov.w	r0, #4294967295
 80141a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80141aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80141ae:	63a3      	str	r3, [r4, #56]	; 0x38
 80141b0:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80141b4:	6360      	str	r0, [r4, #52]	; 0x34
 80141b6:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80141ba:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80141be:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80141c2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80141c6:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80141ca:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80141ce:	6020      	str	r0, [r4, #0]
 80141d0:	2000      	movs	r0, #0
 80141d2:	e7e8      	b.n	80141a6 <__submore+0x1e>
 80141d4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80141d6:	0077      	lsls	r7, r6, #1
 80141d8:	463a      	mov	r2, r7
 80141da:	f000 f87b 	bl	80142d4 <_realloc_r>
 80141de:	4605      	mov	r5, r0
 80141e0:	2800      	cmp	r0, #0
 80141e2:	d0de      	beq.n	80141a2 <__submore+0x1a>
 80141e4:	eb00 0806 	add.w	r8, r0, r6
 80141e8:	4601      	mov	r1, r0
 80141ea:	4632      	mov	r2, r6
 80141ec:	4640      	mov	r0, r8
 80141ee:	f7fa ff69 	bl	800f0c4 <memcpy>
 80141f2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80141f6:	f8c4 8000 	str.w	r8, [r4]
 80141fa:	e7e9      	b.n	80141d0 <__submore+0x48>

080141fc <__ascii_wctomb>:
 80141fc:	b149      	cbz	r1, 8014212 <__ascii_wctomb+0x16>
 80141fe:	2aff      	cmp	r2, #255	; 0xff
 8014200:	bf85      	ittet	hi
 8014202:	238a      	movhi	r3, #138	; 0x8a
 8014204:	6003      	strhi	r3, [r0, #0]
 8014206:	700a      	strbls	r2, [r1, #0]
 8014208:	f04f 30ff 	movhi.w	r0, #4294967295
 801420c:	bf98      	it	ls
 801420e:	2001      	movls	r0, #1
 8014210:	4770      	bx	lr
 8014212:	4608      	mov	r0, r1
 8014214:	4770      	bx	lr
	...

08014218 <__assert_func>:
 8014218:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801421a:	4614      	mov	r4, r2
 801421c:	461a      	mov	r2, r3
 801421e:	4b09      	ldr	r3, [pc, #36]	; (8014244 <__assert_func+0x2c>)
 8014220:	681b      	ldr	r3, [r3, #0]
 8014222:	4605      	mov	r5, r0
 8014224:	68d8      	ldr	r0, [r3, #12]
 8014226:	b14c      	cbz	r4, 801423c <__assert_func+0x24>
 8014228:	4b07      	ldr	r3, [pc, #28]	; (8014248 <__assert_func+0x30>)
 801422a:	9100      	str	r1, [sp, #0]
 801422c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014230:	4906      	ldr	r1, [pc, #24]	; (801424c <__assert_func+0x34>)
 8014232:	462b      	mov	r3, r5
 8014234:	f000 f80e 	bl	8014254 <fiprintf>
 8014238:	f000 f87b 	bl	8014332 <abort>
 801423c:	4b04      	ldr	r3, [pc, #16]	; (8014250 <__assert_func+0x38>)
 801423e:	461c      	mov	r4, r3
 8014240:	e7f3      	b.n	801422a <__assert_func+0x12>
 8014242:	bf00      	nop
 8014244:	20000110 	.word	0x20000110
 8014248:	08015510 	.word	0x08015510
 801424c:	0801551d 	.word	0x0801551d
 8014250:	0801554b 	.word	0x0801554b

08014254 <fiprintf>:
 8014254:	b40e      	push	{r1, r2, r3}
 8014256:	b503      	push	{r0, r1, lr}
 8014258:	4601      	mov	r1, r0
 801425a:	ab03      	add	r3, sp, #12
 801425c:	4805      	ldr	r0, [pc, #20]	; (8014274 <fiprintf+0x20>)
 801425e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014262:	6800      	ldr	r0, [r0, #0]
 8014264:	9301      	str	r3, [sp, #4]
 8014266:	f7ff fc21 	bl	8013aac <_vfiprintf_r>
 801426a:	b002      	add	sp, #8
 801426c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014270:	b003      	add	sp, #12
 8014272:	4770      	bx	lr
 8014274:	20000110 	.word	0x20000110

08014278 <_fstat_r>:
 8014278:	b538      	push	{r3, r4, r5, lr}
 801427a:	4d07      	ldr	r5, [pc, #28]	; (8014298 <_fstat_r+0x20>)
 801427c:	2300      	movs	r3, #0
 801427e:	4604      	mov	r4, r0
 8014280:	4608      	mov	r0, r1
 8014282:	4611      	mov	r1, r2
 8014284:	602b      	str	r3, [r5, #0]
 8014286:	f7f0 f942 	bl	800450e <_fstat>
 801428a:	1c43      	adds	r3, r0, #1
 801428c:	d102      	bne.n	8014294 <_fstat_r+0x1c>
 801428e:	682b      	ldr	r3, [r5, #0]
 8014290:	b103      	cbz	r3, 8014294 <_fstat_r+0x1c>
 8014292:	6023      	str	r3, [r4, #0]
 8014294:	bd38      	pop	{r3, r4, r5, pc}
 8014296:	bf00      	nop
 8014298:	20003a44 	.word	0x20003a44

0801429c <_isatty_r>:
 801429c:	b538      	push	{r3, r4, r5, lr}
 801429e:	4d06      	ldr	r5, [pc, #24]	; (80142b8 <_isatty_r+0x1c>)
 80142a0:	2300      	movs	r3, #0
 80142a2:	4604      	mov	r4, r0
 80142a4:	4608      	mov	r0, r1
 80142a6:	602b      	str	r3, [r5, #0]
 80142a8:	f7f0 f941 	bl	800452e <_isatty>
 80142ac:	1c43      	adds	r3, r0, #1
 80142ae:	d102      	bne.n	80142b6 <_isatty_r+0x1a>
 80142b0:	682b      	ldr	r3, [r5, #0]
 80142b2:	b103      	cbz	r3, 80142b6 <_isatty_r+0x1a>
 80142b4:	6023      	str	r3, [r4, #0]
 80142b6:	bd38      	pop	{r3, r4, r5, pc}
 80142b8:	20003a44 	.word	0x20003a44

080142bc <__malloc_lock>:
 80142bc:	4801      	ldr	r0, [pc, #4]	; (80142c4 <__malloc_lock+0x8>)
 80142be:	f7fe ba50 	b.w	8012762 <__retarget_lock_acquire_recursive>
 80142c2:	bf00      	nop
 80142c4:	20003a38 	.word	0x20003a38

080142c8 <__malloc_unlock>:
 80142c8:	4801      	ldr	r0, [pc, #4]	; (80142d0 <__malloc_unlock+0x8>)
 80142ca:	f7fe ba4b 	b.w	8012764 <__retarget_lock_release_recursive>
 80142ce:	bf00      	nop
 80142d0:	20003a38 	.word	0x20003a38

080142d4 <_realloc_r>:
 80142d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80142d8:	4680      	mov	r8, r0
 80142da:	4614      	mov	r4, r2
 80142dc:	460e      	mov	r6, r1
 80142de:	b921      	cbnz	r1, 80142ea <_realloc_r+0x16>
 80142e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80142e4:	4611      	mov	r1, r2
 80142e6:	f7ff b815 	b.w	8013314 <_malloc_r>
 80142ea:	b92a      	cbnz	r2, 80142f8 <_realloc_r+0x24>
 80142ec:	f7fe ffa6 	bl	801323c <_free_r>
 80142f0:	4625      	mov	r5, r4
 80142f2:	4628      	mov	r0, r5
 80142f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80142f8:	f000 f822 	bl	8014340 <_malloc_usable_size_r>
 80142fc:	4284      	cmp	r4, r0
 80142fe:	4607      	mov	r7, r0
 8014300:	d802      	bhi.n	8014308 <_realloc_r+0x34>
 8014302:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014306:	d812      	bhi.n	801432e <_realloc_r+0x5a>
 8014308:	4621      	mov	r1, r4
 801430a:	4640      	mov	r0, r8
 801430c:	f7ff f802 	bl	8013314 <_malloc_r>
 8014310:	4605      	mov	r5, r0
 8014312:	2800      	cmp	r0, #0
 8014314:	d0ed      	beq.n	80142f2 <_realloc_r+0x1e>
 8014316:	42bc      	cmp	r4, r7
 8014318:	4622      	mov	r2, r4
 801431a:	4631      	mov	r1, r6
 801431c:	bf28      	it	cs
 801431e:	463a      	movcs	r2, r7
 8014320:	f7fa fed0 	bl	800f0c4 <memcpy>
 8014324:	4631      	mov	r1, r6
 8014326:	4640      	mov	r0, r8
 8014328:	f7fe ff88 	bl	801323c <_free_r>
 801432c:	e7e1      	b.n	80142f2 <_realloc_r+0x1e>
 801432e:	4635      	mov	r5, r6
 8014330:	e7df      	b.n	80142f2 <_realloc_r+0x1e>

08014332 <abort>:
 8014332:	b508      	push	{r3, lr}
 8014334:	2006      	movs	r0, #6
 8014336:	f000 f833 	bl	80143a0 <raise>
 801433a:	2001      	movs	r0, #1
 801433c:	f7f0 f8b4 	bl	80044a8 <_exit>

08014340 <_malloc_usable_size_r>:
 8014340:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014344:	1f18      	subs	r0, r3, #4
 8014346:	2b00      	cmp	r3, #0
 8014348:	bfbc      	itt	lt
 801434a:	580b      	ldrlt	r3, [r1, r0]
 801434c:	18c0      	addlt	r0, r0, r3
 801434e:	4770      	bx	lr

08014350 <_raise_r>:
 8014350:	291f      	cmp	r1, #31
 8014352:	b538      	push	{r3, r4, r5, lr}
 8014354:	4604      	mov	r4, r0
 8014356:	460d      	mov	r5, r1
 8014358:	d904      	bls.n	8014364 <_raise_r+0x14>
 801435a:	2316      	movs	r3, #22
 801435c:	6003      	str	r3, [r0, #0]
 801435e:	f04f 30ff 	mov.w	r0, #4294967295
 8014362:	bd38      	pop	{r3, r4, r5, pc}
 8014364:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014366:	b112      	cbz	r2, 801436e <_raise_r+0x1e>
 8014368:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801436c:	b94b      	cbnz	r3, 8014382 <_raise_r+0x32>
 801436e:	4620      	mov	r0, r4
 8014370:	f000 f830 	bl	80143d4 <_getpid_r>
 8014374:	462a      	mov	r2, r5
 8014376:	4601      	mov	r1, r0
 8014378:	4620      	mov	r0, r4
 801437a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801437e:	f000 b817 	b.w	80143b0 <_kill_r>
 8014382:	2b01      	cmp	r3, #1
 8014384:	d00a      	beq.n	801439c <_raise_r+0x4c>
 8014386:	1c59      	adds	r1, r3, #1
 8014388:	d103      	bne.n	8014392 <_raise_r+0x42>
 801438a:	2316      	movs	r3, #22
 801438c:	6003      	str	r3, [r0, #0]
 801438e:	2001      	movs	r0, #1
 8014390:	e7e7      	b.n	8014362 <_raise_r+0x12>
 8014392:	2400      	movs	r4, #0
 8014394:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014398:	4628      	mov	r0, r5
 801439a:	4798      	blx	r3
 801439c:	2000      	movs	r0, #0
 801439e:	e7e0      	b.n	8014362 <_raise_r+0x12>

080143a0 <raise>:
 80143a0:	4b02      	ldr	r3, [pc, #8]	; (80143ac <raise+0xc>)
 80143a2:	4601      	mov	r1, r0
 80143a4:	6818      	ldr	r0, [r3, #0]
 80143a6:	f7ff bfd3 	b.w	8014350 <_raise_r>
 80143aa:	bf00      	nop
 80143ac:	20000110 	.word	0x20000110

080143b0 <_kill_r>:
 80143b0:	b538      	push	{r3, r4, r5, lr}
 80143b2:	4d07      	ldr	r5, [pc, #28]	; (80143d0 <_kill_r+0x20>)
 80143b4:	2300      	movs	r3, #0
 80143b6:	4604      	mov	r4, r0
 80143b8:	4608      	mov	r0, r1
 80143ba:	4611      	mov	r1, r2
 80143bc:	602b      	str	r3, [r5, #0]
 80143be:	f7f0 f863 	bl	8004488 <_kill>
 80143c2:	1c43      	adds	r3, r0, #1
 80143c4:	d102      	bne.n	80143cc <_kill_r+0x1c>
 80143c6:	682b      	ldr	r3, [r5, #0]
 80143c8:	b103      	cbz	r3, 80143cc <_kill_r+0x1c>
 80143ca:	6023      	str	r3, [r4, #0]
 80143cc:	bd38      	pop	{r3, r4, r5, pc}
 80143ce:	bf00      	nop
 80143d0:	20003a44 	.word	0x20003a44

080143d4 <_getpid_r>:
 80143d4:	f7f0 b850 	b.w	8004478 <_getpid>

080143d8 <_init>:
 80143d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143da:	bf00      	nop
 80143dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80143de:	bc08      	pop	{r3}
 80143e0:	469e      	mov	lr, r3
 80143e2:	4770      	bx	lr

080143e4 <_fini>:
 80143e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143e6:	bf00      	nop
 80143e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80143ea:	bc08      	pop	{r3}
 80143ec:	469e      	mov	lr, r3
 80143ee:	4770      	bx	lr
