// Seed: 902172109
module module_0;
  tri id_2;
  always @(1 or id_1) begin
    id_1 = 1;
  end
  id_3(
      .id_0(id_1),
      .id_1(""),
      .id_2(-id_2),
      .id_3(id_1),
      .id_4(1),
      .id_5(id_1),
      .id_6(1),
      .id_7(id_1),
      .id_8(1)
  );
  wire id_4;
endmodule
module module_1 (
    output wire id_0,
    input  wor  id_1,
    input  wor  id_2,
    input  tri1 id_3,
    output tri1 id_4,
    output tri  id_5
);
  assign id_4 = id_2;
  wire id_7;
  wire id_8;
  module_0();
  wire id_9;
endmodule
