module ISA_16Top_DE2115 (
	input logic CLOCK_50, 
	input logic [3:0] KEY, 						//Press for clock pulse 
	input logic [17:0] SW, 
	output logic [17:0] LEDR, 				  //to display current instuction 
	output logic [7:0] HEX0, HEX1, HEX2, HEX3 //to display the PC

);


	logic resetn = KEY[0]; //active low resetn
	
	//internal logic for cpu signals 
	logic [9:0] fpga_pc; 
	logic [15:0] fpga_instruction; 
	
	ISA_16Top isacpu (
		.clk(CLOCK_50), 
		.resetn(resetn),
		.PC(fpga_pc), 					//10 bit program counter 
		.Instruction(fpga_instruction)		//16 bit instruction
	
	
	); 
	
	//output of Instruction to LEDR 
	assign LEDR = fpga_instruction; 
	
	//output current PC in HEX display
	logic [3:0] fp_hex0, fp_hex1, fp_hex2, fp_hex3;

	assign fp_hex0 = fpga_pc[3:0]; 
	assign fp_hex1 = fpga_pc[7:4]; 
	assign fp_hex2 = {2'b00, fpga_pc[9:8]}; 
	
	//instantiating the 7 segment display module which will connect to the segment 
	seven_seg h0 (.HEX(fp_hex0), .segment(HEX0));
	seven_seg h1 (.HEX(fp_hex1), .segment(HEX1)); 
	seven_seg h2 (.HEX(fp_hex2), .segment(HEX2));

	//HEX3 blank 
	assign HEX3 = 7'b1111_1111; 

endmodule 
	 
	