
---------- Begin Simulation Statistics ----------
sim_seconds                                198.172695                       # Number of seconds simulated
sim_ticks                                198172694638000                       # Number of ticks simulated
final_tick                               200874435060000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   4847                       # Simulator instruction rate (inst/s)
host_op_rate                                     8166                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             9606007408                       # Simulator tick rate (ticks/s)
host_mem_usage                                2344368                       # Number of bytes of host memory used
host_seconds                                 20630.08                       # Real time elapsed on the host
sim_insts                                   100000008                       # Number of instructions simulated
sim_ops                                     168466051                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst          768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data     71860992                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst               128                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total             71862016                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst          768                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          128                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             896                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     63882304                       # Number of bytes written to this memory
system.physmem.bytes_written::total          63882304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data      1122828                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1122844                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          998161                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               998161                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst            4                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data       362618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                    1                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                    1                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  362623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst            4                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst               1                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total                  5                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks            322357                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                 322357                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks            322357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst            4                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data       362618                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                   1                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                   1                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 684980                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles             198172694629                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         46582999                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     46582999                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1037083                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      22160493                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         21643849                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles     50022890                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              242507462                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            46582999                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     21643849                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              72880606                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        32578669                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles    13470215528                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          45614585                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2018442                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples  13618378042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.029118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.443554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0      13548426938     99.49%     99.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2857670      0.02%     99.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           748011      0.01%     99.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         24034949      0.18%     99.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1274179      0.01%     99.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2749664      0.02%     99.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2521943      0.02%     99.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            13063      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         35751625      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total  13618378042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.000235                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.001224                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         74762935                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles   13452600601                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          62925386                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2830095                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       25259018                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      376299606                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles       25259018                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         92147427                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles     13256389291                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          49391476                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     195190824                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      345617348                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents     106734806                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       21516969                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      42301921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents    133664164                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    421211309                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     908377580                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    908377580                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     211281769                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        209929449                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         115476453                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     73596760                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     21421764                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       994996                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1009240                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          313600342                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         240949565                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     11477869                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    139120537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    277794550                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples  13618378042                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.017693                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.178656                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0  13476421095     98.96%     98.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     42964329      0.32%     99.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     98992618      0.73%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total  13618378042                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        15602      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     173072007     71.83%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     55556831     23.06%     94.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     12305125      5.11%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      240949565                       # Type of FU issued
system.switch_cpus.iq.rate                   0.001216                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  14111755039                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    452721375                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    224921367                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      240933963                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       997366                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     35974014                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1751                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          496                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     11992807                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      7668685                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       25259018                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles      5434982747                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      11186845                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    313600342                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      6274783                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      73596760                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     21421764                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        6284522                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         98143                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          496                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       785237                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       395673                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      1180910                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     233677358                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      53034807                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7272205                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             64884724                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         24999197                       # Number of branches executed
system.switch_cpus.iew.exec_stores           11849917                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.001179                       # Inst execution rate
system.switch_cpus.iew.wb_sent              225062077                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             224921367                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         159857731                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         258338445                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.001135                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.618792                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    145217943                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts      1037083                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples  13593119024                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.012393                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.216748                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0  13522804553     99.48%     99.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     33123963      0.24%     99.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      9946543      0.07%     99.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     13460224      0.10%     99.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      5655045      0.04%     99.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      4085446      0.03%     99.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        63430      0.00%     99.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       198229      0.00%     99.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3781591      0.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total  13593119024                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps      168466042                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               47051662                       # Number of memory references committed
system.switch_cpus.commit.loads              37622730                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           21052891                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         168466042                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       3781591                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads          13903021418                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           652630636                       # The number of ROB writes
system.switch_cpus.timesIdled                 8531661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles            184554316587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps             168466042                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                    1981.726887                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total              1981.726887                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.000505                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.000505                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        444167217                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       277129255                       # number of integer regfile writes
system.switch_cpus.fp_regfile_writes               48                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       121986706                       # number of misc regfile reads
system.l2.replacements                        1090076                       # number of replacements
system.l2.tagsinuse                      32559.381051                       # Cycle average of tags in use
system.l2.total_refs                         20682706                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1122840                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.419994                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   7413914269000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          9335.018980                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst       0.165182                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data   23222.169266                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.027622                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               2.000000                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.284882                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.000005                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.708684                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000001                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.993633                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data     19498229                       # number of ReadReq hits
system.l2.ReadReq_hits::total                19498229                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1758807                       # number of Writeback hits
system.l2.Writeback_hits::total               1758807                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        12480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12480                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      19510709                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19510709                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     19510709                       # number of overall hits
system.l2.overall_hits::total                19510709                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       548506                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                548522                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       574322                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              574322                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1122828                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   2                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                1122844                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1122828                       # number of overall misses
system.l2.overall_misses::cpu.inst                  2                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total               1122844                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    268859500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 12288253753500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    12288522613000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 12866015316000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  12866015316000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    268859500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 25154269069500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     25154537929000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    268859500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 25154269069500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    25154537929000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     20046735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            20046751                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1758807                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1758807                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       586802                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            586802                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     20633537                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20633553                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     20633537                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20633553                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.027361                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.027362                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.978732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978732                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.054418                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054418                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.054418                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054418                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22404958.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 22403134.612019                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 22402971.281006                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 22402093.801038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 22402093.801038                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 22404958.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 22402602.241394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 22402522.459932                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 22404958.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 22402602.241394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 22402522.459932                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               998163                       # number of writebacks
system.l2.writebacks::total                    998163                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       548506                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           548518                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       574322                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         574322                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1122828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1122840                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1122828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1122840                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    268715500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 12281671258500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 12281939974000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 12859121839000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 12859121839000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    268715500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 25140793097500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 25141061813000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    268715500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 25140793097500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 25141061813000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.027361                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.027362                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.978732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978732                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.054418                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054418                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.054418                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054418                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22392958.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22391133.840833                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 22391133.880748                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 22390090.992509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 22390090.992509                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 22392958.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 22390600.428115                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 22390600.453315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 22392958.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 22390600.428115                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 22390600.453315                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                             9                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                  22                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 13.999263                       # Cycle average of tags in use
system.cpu.icache.total_refs                 45614563                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     14                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               3258183.071429                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    11.999263                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       2.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.023436                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.003906                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.027342                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     45614559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            4                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        45614563                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     45614559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             4                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         45614563                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     45614559                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            4                       # number of overall hits
system.cpu.icache.overall_hits::total        45614563                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           26                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            28                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           26                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             28                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           26                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total            28                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    559685000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    559685000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    559685000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    559685000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    559685000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    559685000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     45614585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            6                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     45614591                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     45614585                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            6                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     45614591                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     45614585                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            6                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     45614591                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.333333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.333333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 21526346.153846                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total     19988750                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 21526346.153846                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total     19988750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 21526346.153846                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total     19988750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           12                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           12                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    268884000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    268884000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    268884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    268884000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    268884000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    268884000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst     22407000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total     22407000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst     22407000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total     22407000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst     22407000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total     22407000                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements               20632515                       # number of replacements
system.cpu.dcache.tagsinuse               1023.972889                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 31596856                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs               20633539                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                   1.531335                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           2717138650000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data  1023.972790                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       0.000098                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.999973                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999974                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     22754781                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22754781                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      8842075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8842075                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     31596856                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31596856                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     31596856                       # number of overall hits
system.cpu.dcache.overall_hits::total        31596856                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     21624253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      21624255                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       586857                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       586857                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     22211110                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       22211112                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     22211110                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total      22211112                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 481265217704000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 481265217704000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 13148422864521                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 13148422864521                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 494413640568521                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 494413640568521                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 494413640568521                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 494413640568521                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     44379034                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44379036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      9428932                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9428932                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     53807966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     53807968                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     53807966                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     53807968                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.487263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.487263                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.062240                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062240                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.412785                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.412785                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.412785                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.412785                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 22255807.759186                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22255805.700774                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 22404815.593102                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22404815.593102                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 22259744.810976                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22259742.806597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 22259744.810976                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22259742.806597                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   8536569735                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            728981                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 11710.277408                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1758807                       # number of writebacks
system.cpu.dcache.writebacks::total           1758807                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      1577518                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1577518                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data           55                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           55                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      1577573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1577573                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      1577573                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1577573                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     20046735                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     20046735                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       586802                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       586802                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     20633537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20633537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     20633537                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20633537                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 448313301606500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 448313301606500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 13146258035523                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 13146258035523                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 461459559642023                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 461459559642023                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 461459559642023                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 461459559642023                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.451716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.451716                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.062234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062234                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.383466                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.383466                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.383466                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.383466                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 22363407.388111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22363407.388111                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22403226.361742                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22403226.361742                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22364539.809245                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22364539.809245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22364539.809245                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22364539.809245                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
