{
  "module_name": "intel_fdi_regs.h",
  "hash_id": "5e57940efcb34978502fb2c6970c8e1468701405ff8e4835eb54a333b14103f8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_fdi_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_FDI_REGS_H__\n#define __INTEL_FDI_REGS_H__\n\n#include \"intel_display_reg_defs.h\"\n\n#define FDI_PLL_BIOS_0  _MMIO(0x46000)\n#define  FDI_PLL_FB_CLOCK_MASK  0xff\n#define FDI_PLL_BIOS_1  _MMIO(0x46004)\n#define FDI_PLL_BIOS_2  _MMIO(0x46008)\n#define DISPLAY_PORT_PLL_BIOS_0         _MMIO(0x4600c)\n#define DISPLAY_PORT_PLL_BIOS_1         _MMIO(0x46010)\n#define DISPLAY_PORT_PLL_BIOS_2         _MMIO(0x46014)\n\n#define FDI_PLL_FREQ_CTL        _MMIO(0x46030)\n#define  FDI_PLL_FREQ_CHANGE_REQUEST    (1 << 24)\n#define  FDI_PLL_FREQ_LOCK_LIMIT_MASK   0xfff00\n#define  FDI_PLL_FREQ_DISABLE_COUNT_LIMIT_MASK  0xff\n\n#define _FDI_RXA_CHICKEN        0xc200c\n#define _FDI_RXB_CHICKEN        0xc2010\n#define  FDI_RX_PHASE_SYNC_POINTER_OVR\t(1 << 1)\n#define  FDI_RX_PHASE_SYNC_POINTER_EN\t(1 << 0)\n#define FDI_RX_CHICKEN(pipe)\t_MMIO_PIPE(pipe, _FDI_RXA_CHICKEN, _FDI_RXB_CHICKEN)\n\n \n#define _FDI_TXA_CTL            0x60100\n#define _FDI_TXB_CTL            0x61100\n#define FDI_TX_CTL(pipe)\t_MMIO_PIPE(pipe, _FDI_TXA_CTL, _FDI_TXB_CTL)\n#define  FDI_TX_DISABLE         (0 << 31)\n#define  FDI_TX_ENABLE          (1 << 31)\n#define  FDI_LINK_TRAIN_PATTERN_1       (0 << 28)\n#define  FDI_LINK_TRAIN_PATTERN_2       (1 << 28)\n#define  FDI_LINK_TRAIN_PATTERN_IDLE    (2 << 28)\n#define  FDI_LINK_TRAIN_NONE            (3 << 28)\n#define  FDI_LINK_TRAIN_VOLTAGE_0_4V    (0 << 25)\n#define  FDI_LINK_TRAIN_VOLTAGE_0_6V    (1 << 25)\n#define  FDI_LINK_TRAIN_VOLTAGE_0_8V    (2 << 25)\n#define  FDI_LINK_TRAIN_VOLTAGE_1_2V    (3 << 25)\n#define  FDI_LINK_TRAIN_PRE_EMPHASIS_NONE (0 << 22)\n#define  FDI_LINK_TRAIN_PRE_EMPHASIS_1_5X (1 << 22)\n#define  FDI_LINK_TRAIN_PRE_EMPHASIS_2X   (2 << 22)\n#define  FDI_LINK_TRAIN_PRE_EMPHASIS_3X   (3 << 22)\n \n \n#define  FDI_LINK_TRAIN_400MV_0DB_SNB_A\t\t(0x38 << 22)\n#define  FDI_LINK_TRAIN_400MV_6DB_SNB_A\t\t(0x02 << 22)\n#define  FDI_LINK_TRAIN_600MV_3_5DB_SNB_A\t(0x01 << 22)\n#define  FDI_LINK_TRAIN_800MV_0DB_SNB_A\t\t(0x0 << 22)\n \n#define  FDI_LINK_TRAIN_400MV_0DB_SNB_B\t\t(0x0 << 22)\n#define  FDI_LINK_TRAIN_400MV_6DB_SNB_B\t\t(0x3a << 22)\n#define  FDI_LINK_TRAIN_600MV_3_5DB_SNB_B\t(0x39 << 22)\n#define  FDI_LINK_TRAIN_800MV_0DB_SNB_B\t\t(0x38 << 22)\n#define  FDI_LINK_TRAIN_VOL_EMP_MASK\t\t(0x3f << 22)\n#define  FDI_DP_PORT_WIDTH_SHIFT\t\t19\n#define  FDI_DP_PORT_WIDTH_MASK\t\t\t(7 << FDI_DP_PORT_WIDTH_SHIFT)\n#define  FDI_DP_PORT_WIDTH(width)           (((width) - 1) << FDI_DP_PORT_WIDTH_SHIFT)\n#define  FDI_TX_ENHANCE_FRAME_ENABLE    (1 << 18)\n \n#define  FDI_TX_PLL_ENABLE              (1 << 14)\n\n \n#define  FDI_LINK_TRAIN_PATTERN_1_IVB       (0 << 8)\n#define  FDI_LINK_TRAIN_PATTERN_2_IVB       (1 << 8)\n#define  FDI_LINK_TRAIN_PATTERN_IDLE_IVB    (2 << 8)\n#define  FDI_LINK_TRAIN_NONE_IVB            (3 << 8)\n\n \n#define  FDI_COMPOSITE_SYNC\t\t(1 << 11)\n#define  FDI_LINK_TRAIN_AUTO\t\t(1 << 10)\n#define  FDI_SCRAMBLING_ENABLE          (0 << 7)\n#define  FDI_SCRAMBLING_DISABLE         (1 << 7)\n\n \n#define _FDI_RXA_CTL             0xf000c\n#define _FDI_RXB_CTL             0xf100c\n#define FDI_RX_CTL(pipe)\t_MMIO_PIPE(pipe, _FDI_RXA_CTL, _FDI_RXB_CTL)\n#define  FDI_RX_ENABLE          (1 << 31)\n \n#define  FDI_FS_ERRC_ENABLE\t\t(1 << 27)\n#define  FDI_FE_ERRC_ENABLE\t\t(1 << 26)\n#define  FDI_RX_POLARITY_REVERSED_LPT\t(1 << 16)\n#define  FDI_8BPC                       (0 << 16)\n#define  FDI_10BPC                      (1 << 16)\n#define  FDI_6BPC                       (2 << 16)\n#define  FDI_12BPC                      (3 << 16)\n#define  FDI_RX_LINK_REVERSAL_OVERRIDE  (1 << 15)\n#define  FDI_DMI_LINK_REVERSE_MASK      (1 << 14)\n#define  FDI_RX_PLL_ENABLE              (1 << 13)\n#define  FDI_FS_ERR_CORRECT_ENABLE      (1 << 11)\n#define  FDI_FE_ERR_CORRECT_ENABLE      (1 << 10)\n#define  FDI_FS_ERR_REPORT_ENABLE       (1 << 9)\n#define  FDI_FE_ERR_REPORT_ENABLE       (1 << 8)\n#define  FDI_RX_ENHANCE_FRAME_ENABLE    (1 << 6)\n#define  FDI_PCDCLK\t                (1 << 4)\n \n#define  FDI_AUTO_TRAINING\t\t\t(1 << 10)\n#define  FDI_LINK_TRAIN_PATTERN_1_CPT\t\t(0 << 8)\n#define  FDI_LINK_TRAIN_PATTERN_2_CPT\t\t(1 << 8)\n#define  FDI_LINK_TRAIN_PATTERN_IDLE_CPT\t(2 << 8)\n#define  FDI_LINK_TRAIN_NORMAL_CPT\t\t(3 << 8)\n#define  FDI_LINK_TRAIN_PATTERN_MASK_CPT\t(3 << 8)\n\n#define _FDI_RXA_MISC\t\t\t0xf0010\n#define _FDI_RXB_MISC\t\t\t0xf1010\n#define  FDI_RX_PWRDN_LANE1_MASK\t(3 << 26)\n#define  FDI_RX_PWRDN_LANE1_VAL(x)\t((x) << 26)\n#define  FDI_RX_PWRDN_LANE0_MASK\t(3 << 24)\n#define  FDI_RX_PWRDN_LANE0_VAL(x)\t((x) << 24)\n#define  FDI_RX_TP1_TO_TP2_48\t\t(2 << 20)\n#define  FDI_RX_TP1_TO_TP2_64\t\t(3 << 20)\n#define  FDI_RX_FDI_DELAY_90\t\t(0x90 << 0)\n#define FDI_RX_MISC(pipe)\t_MMIO_PIPE(pipe, _FDI_RXA_MISC, _FDI_RXB_MISC)\n\n#define _FDI_RXA_TUSIZE1        0xf0030\n#define _FDI_RXA_TUSIZE2        0xf0038\n#define _FDI_RXB_TUSIZE1        0xf1030\n#define _FDI_RXB_TUSIZE2        0xf1038\n#define FDI_RX_TUSIZE1(pipe)\t_MMIO_PIPE(pipe, _FDI_RXA_TUSIZE1, _FDI_RXB_TUSIZE1)\n#define FDI_RX_TUSIZE2(pipe)\t_MMIO_PIPE(pipe, _FDI_RXA_TUSIZE2, _FDI_RXB_TUSIZE2)\n\n \n#define FDI_RX_INTER_LANE_ALIGN         (1 << 10)\n#define FDI_RX_SYMBOL_LOCK              (1 << 9)  \n#define FDI_RX_BIT_LOCK                 (1 << 8)  \n#define FDI_RX_TRAIN_PATTERN_2_FAIL     (1 << 7)\n#define FDI_RX_FS_CODE_ERR              (1 << 6)\n#define FDI_RX_FE_CODE_ERR              (1 << 5)\n#define FDI_RX_SYMBOL_ERR_RATE_ABOVE    (1 << 4)\n#define FDI_RX_HDCP_LINK_FAIL           (1 << 3)\n#define FDI_RX_PIXEL_FIFO_OVERFLOW      (1 << 2)\n#define FDI_RX_CROSS_CLOCK_OVERFLOW     (1 << 1)\n#define FDI_RX_SYMBOL_QUEUE_OVERFLOW    (1 << 0)\n\n#define _FDI_RXA_IIR            0xf0014\n#define _FDI_RXA_IMR            0xf0018\n#define _FDI_RXB_IIR            0xf1014\n#define _FDI_RXB_IMR            0xf1018\n#define FDI_RX_IIR(pipe)\t_MMIO_PIPE(pipe, _FDI_RXA_IIR, _FDI_RXB_IIR)\n#define FDI_RX_IMR(pipe)\t_MMIO_PIPE(pipe, _FDI_RXA_IMR, _FDI_RXB_IMR)\n\n#define FDI_PLL_CTL_1           _MMIO(0xfe000)\n#define FDI_PLL_CTL_2           _MMIO(0xfe004)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}