// Seed: 435839812
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  wire  id_3,
    input  tri0  id_4,
    output uwire id_5
);
  assign module_1.id_1 = 0;
  wire id_7, id_8;
  generate
    wire id_9, id_10;
    tri0 id_11, id_12, id_13, id_14;
  endgenerate
  assign id_13 = id_4;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    input  logic id_2,
    output logic id_3,
    output wor   id_4,
    output logic id_5,
    input  logic id_6,
    input  logic id_7
);
  for (id_9 = id_2; id_7; id_3 = id_9) begin : LABEL_0
    assign id_1 = id_7 * -1 - id_0 && id_6;
    always
      if (id_2)
        if (-1)
          `define pp_10 0
        else id_5 = id_2;
    wire id_11;
    localparam id_12 = id_12;
    assign id_3 = id_7;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_0,
      id_0,
      id_4
  );
  initial id_9 <= id_7;
endmodule
