Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Dec  6 16:15:57 2018
| Host         : DESKTOP-JBV9JL2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     63.322        0.000                      0                 6109        0.020        0.000                      0                 6109       49.020        0.000                       0                  2456  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         63.322        0.000                      0                 6109        0.020        0.000                      0                 6109       49.020        0.000                       0                  2456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       63.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.322ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.817ns  (logic 8.697ns (24.979%)  route 26.120ns (75.021%))
  Logic Levels:           42  (CARRY4=25 LUT2=2 LUT4=4 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.835     3.129    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X40Y116        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/Q
                         net (fo=64, routed)          5.574     9.159    design_1_i/axi_cusum_0/U0/MM_i/injErr[13]
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.283 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185/O
                         net (fo=1, routed)           0.000     9.283    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.816 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.816    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.933    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.373 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_110/O[1]
                         net (fo=5, routed)           1.303    11.676    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/subRes2[25]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.306    11.982 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497/O
                         net (fo=1, routed)           0.000    11.982    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.495 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_267/CO[3]
                         net (fo=62, routed)          1.676    14.170    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_3[0]
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.294 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_134/O
                         net (fo=3, routed)           1.249    15.543    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/modifiedB[6]
    SLICE_X45Y78         LUT4 (Prop_lut4_I0_O)        0.124    15.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140/O
                         net (fo=1, routed)           0.000    15.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.068 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021/CO[3]
                         net (fo=1, routed)           0.000    16.068    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855/CO[3]
                         net (fo=1, routed)           0.000    16.182    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.296 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.296    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_355/CO[3]
                         net (fo=32, routed)          1.514    17.924    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/minRes1
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.048 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_100/O
                         net (fo=3, routed)           0.954    19.002    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/modifiedB[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.124    19.126 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037/O
                         net (fo=1, routed)           0.000    19.126    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.658 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864/CO[3]
                         net (fo=1, routed)           0.000    19.658    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677/CO[3]
                         net (fo=1, routed)           0.000    19.772    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356/CO[3]
                         net (fo=1, routed)           0.000    19.886    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_214/CO[3]
                         net (fo=32, routed)          1.374    21.374    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.498 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_57/O
                         net (fo=3, routed)           1.118    22.616    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/modifiedA[12]
    SLICE_X51Y81         LUT4 (Prop_lut4_I3_O)        0.124    22.740 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/O
                         net (fo=1, routed)           0.000    22.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.138 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380/CO[3]
                         net (fo=1, routed)           0.000    23.138    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.252 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.252    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_137/CO[3]
                         net (fo=32, routed)          1.447    24.813    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.124    24.937 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_33/O
                         net (fo=1, routed)           1.211    26.148    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_448[1]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.124    26.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.272    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.822 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.822    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.936 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.164 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.164    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.278 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.278    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.392 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.392    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.506 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.819 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_62/O[3]
                         net (fo=4, routed)           1.659    29.477    design_1_i/axi_cusum_0/MINMAX/subRes2[31]
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.306    29.783 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    29.783    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.159 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          0.849    31.008    design_1_i/axi_cusum_0/U0/MM_i/CO[0]
    SLICE_X60Y108        LUT5 (Prop_lut5_I4_O)        0.124    31.132 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[6]_INST_0_i_12/O
                         net (fo=1, routed)           0.943    32.075    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[6]
    SLICE_X60Y112        LUT6 (Prop_lut6_I0_O)        0.124    32.199 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.311    32.510    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[6]_INST_0_i_8_n_0
    SLICE_X56Y112        LUT5 (Prop_lut5_I3_O)        0.124    32.634 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[6]_INST_0_i_2/O
                         net (fo=1, routed)           1.544    34.178    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[6]_INST_0_i_2_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I2_O)        0.124    34.302 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[6]_INST_0/O
                         net (fo=1, routed)           1.438    35.741    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[70]
    SLICE_X34Y101        LUT6 (Prop_lut6_I0_O)        0.124    35.865 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_2/O
                         net (fo=1, routed)           1.245    37.110    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_2_n_0
    SLICE_X34Y87         LUT5 (Prop_lut5_I4_O)        0.124    37.234 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[9]_i_1/O
                         net (fo=2, routed)           0.713    37.946    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[9]
    SLICE_X31Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.522   102.701    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                         clock pessimism              0.129   102.830    
                         clock uncertainty           -1.500   101.329    
    SLICE_X31Y88         FDRE (Setup_fdre_C_D)       -0.061   101.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                        101.268    
                         arrival time                         -37.946    
  -------------------------------------------------------------------
                         slack                                 63.322    

Slack (MET) :             63.534ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.593ns  (logic 8.697ns (25.141%)  route 25.896ns (74.859%))
  Logic Levels:           42  (CARRY4=25 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.835     3.129    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X40Y116        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/Q
                         net (fo=64, routed)          5.574     9.159    design_1_i/axi_cusum_0/U0/MM_i/injErr[13]
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.283 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185/O
                         net (fo=1, routed)           0.000     9.283    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.816 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.816    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.933    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.373 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_110/O[1]
                         net (fo=5, routed)           1.303    11.676    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/subRes2[25]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.306    11.982 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497/O
                         net (fo=1, routed)           0.000    11.982    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.495 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_267/CO[3]
                         net (fo=62, routed)          1.676    14.170    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_3[0]
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.294 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_134/O
                         net (fo=3, routed)           1.249    15.543    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/modifiedB[6]
    SLICE_X45Y78         LUT4 (Prop_lut4_I0_O)        0.124    15.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140/O
                         net (fo=1, routed)           0.000    15.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.068 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021/CO[3]
                         net (fo=1, routed)           0.000    16.068    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855/CO[3]
                         net (fo=1, routed)           0.000    16.182    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.296 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.296    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_355/CO[3]
                         net (fo=32, routed)          1.514    17.924    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/minRes1
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.048 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_100/O
                         net (fo=3, routed)           0.954    19.002    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/modifiedB[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.124    19.126 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037/O
                         net (fo=1, routed)           0.000    19.126    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.658 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864/CO[3]
                         net (fo=1, routed)           0.000    19.658    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677/CO[3]
                         net (fo=1, routed)           0.000    19.772    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356/CO[3]
                         net (fo=1, routed)           0.000    19.886    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_214/CO[3]
                         net (fo=32, routed)          1.374    21.374    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.498 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_57/O
                         net (fo=3, routed)           1.118    22.616    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/modifiedA[12]
    SLICE_X51Y81         LUT4 (Prop_lut4_I3_O)        0.124    22.740 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/O
                         net (fo=1, routed)           0.000    22.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.138 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380/CO[3]
                         net (fo=1, routed)           0.000    23.138    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.252 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.252    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_137/CO[3]
                         net (fo=32, routed)          1.447    24.813    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.124    24.937 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_33/O
                         net (fo=1, routed)           1.211    26.148    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_448[1]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.124    26.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.272    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.822 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.822    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.936 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.164 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.164    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.278 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.278    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.392 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.392    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.506 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.819 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_62/O[3]
                         net (fo=4, routed)           1.659    29.477    design_1_i/axi_cusum_0/MINMAX/subRes2[31]
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.306    29.783 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    29.783    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.159 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.702    31.861    design_1_i/axi_cusum_0/MINMAX/subRes1
    SLICE_X63Y114        LUT3 (Prop_lut3_I2_O)        0.124    31.985 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_45/O
                         net (fo=1, routed)           0.635    32.621    design_1_i/axi_cusum_0/U0/MM_i/subRes[2]
    SLICE_X63Y119        LUT6 (Prop_lut6_I5_O)        0.124    32.745 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_15/O
                         net (fo=1, routed)           0.584    33.329    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_15_n_0
    SLICE_X64Y119        LUT6 (Prop_lut6_I1_O)        0.124    33.453 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.765    34.217    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_3_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I2_O)        0.124    34.341 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           1.272    35.613    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[95]
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.124    35.737 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=1, routed)           1.671    37.408    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124    37.532 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.190    37.722    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X36Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.479   102.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X36Y95         FDRE (Setup_fdre_C_D)       -0.030   101.256    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                        101.256    
                         arrival time                         -37.722    
  -------------------------------------------------------------------
                         slack                                 63.534    

Slack (MET) :             63.599ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.451ns  (logic 8.697ns (25.244%)  route 25.754ns (74.756%))
  Logic Levels:           42  (CARRY4=25 LUT2=2 LUT4=4 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.835     3.129    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X40Y116        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/Q
                         net (fo=64, routed)          5.574     9.159    design_1_i/axi_cusum_0/U0/MM_i/injErr[13]
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.283 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185/O
                         net (fo=1, routed)           0.000     9.283    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.816 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.816    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.933    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.373 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_110/O[1]
                         net (fo=5, routed)           1.303    11.676    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/subRes2[25]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.306    11.982 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497/O
                         net (fo=1, routed)           0.000    11.982    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.495 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_267/CO[3]
                         net (fo=62, routed)          1.676    14.170    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_3[0]
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.294 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_134/O
                         net (fo=3, routed)           1.249    15.543    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/modifiedB[6]
    SLICE_X45Y78         LUT4 (Prop_lut4_I0_O)        0.124    15.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140/O
                         net (fo=1, routed)           0.000    15.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.068 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021/CO[3]
                         net (fo=1, routed)           0.000    16.068    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855/CO[3]
                         net (fo=1, routed)           0.000    16.182    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.296 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.296    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_355/CO[3]
                         net (fo=32, routed)          1.514    17.924    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/minRes1
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.048 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_100/O
                         net (fo=3, routed)           0.954    19.002    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/modifiedB[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.124    19.126 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037/O
                         net (fo=1, routed)           0.000    19.126    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.658 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864/CO[3]
                         net (fo=1, routed)           0.000    19.658    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677/CO[3]
                         net (fo=1, routed)           0.000    19.772    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356/CO[3]
                         net (fo=1, routed)           0.000    19.886    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_214/CO[3]
                         net (fo=32, routed)          1.374    21.374    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.498 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_57/O
                         net (fo=3, routed)           1.118    22.616    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/modifiedA[12]
    SLICE_X51Y81         LUT4 (Prop_lut4_I3_O)        0.124    22.740 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/O
                         net (fo=1, routed)           0.000    22.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.138 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380/CO[3]
                         net (fo=1, routed)           0.000    23.138    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.252 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.252    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_137/CO[3]
                         net (fo=32, routed)          1.447    24.813    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.124    24.937 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_33/O
                         net (fo=1, routed)           1.211    26.148    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_448[1]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.124    26.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.272    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.822 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.822    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.936 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.164 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.164    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.278 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.278    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.392 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.392    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.506 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.819 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_62/O[3]
                         net (fo=4, routed)           1.659    29.477    design_1_i/axi_cusum_0/MINMAX/subRes2[31]
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.306    29.783 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    29.783    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.159 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.295    31.454    design_1_i/axi_cusum_0/U0/MM_i/CO[0]
    SLICE_X60Y109        LUT5 (Prop_lut5_I4_O)        0.124    31.578 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[9]_INST_0_i_12/O
                         net (fo=1, routed)           0.651    32.229    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[9]
    SLICE_X58Y115        LUT6 (Prop_lut6_I0_O)        0.124    32.353 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[9]_INST_0_i_8/O
                         net (fo=1, routed)           0.288    32.641    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[9]_INST_0_i_8_n_0
    SLICE_X57Y115        LUT5 (Prop_lut5_I3_O)        0.124    32.765 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.509    33.274    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[9]_INST_0_i_2_n_0
    SLICE_X55Y114        LUT6 (Prop_lut6_I2_O)        0.124    33.398 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[9]_INST_0/O
                         net (fo=1, routed)           1.276    34.674    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[73]
    SLICE_X36Y101        LUT6 (Prop_lut6_I2_O)        0.124    34.798 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2/O
                         net (fo=1, routed)           1.535    36.333    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_2_n_0
    SLICE_X34Y87         LUT5 (Prop_lut5_I4_O)        0.124    36.457 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[12]_i_1/O
                         net (fo=2, routed)           1.123    37.580    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[12]
    SLICE_X37Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.477   102.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                         clock pessimism              0.129   102.785    
                         clock uncertainty           -1.500   101.284    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)       -0.105   101.179    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                        101.179    
                         arrival time                         -37.580    
  -------------------------------------------------------------------
                         slack                                 63.599    

Slack (MET) :             63.775ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.328ns  (logic 10.160ns (29.597%)  route 24.168ns (70.403%))
  Logic Levels:           35  (CARRY4=18 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 102.659 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.845     3.139    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y101        FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[3][4]/Q
                         net (fo=52, routed)          2.217     5.874    design_1_i/axi_zscore_0/U0/MM_i/injErr[4]
    SLICE_X49Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.998 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_108/O
                         net (fo=1, routed)           0.000     5.998    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_108_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.530 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_65_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.644    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_65_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.957 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_65/O[3]
                         net (fo=1, routed)           1.019     7.976    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/addRes[15]
    SLICE_X50Y113        LUT4 (Prop_lut4_I2_O)        0.306     8.282 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_45/O
                         net (fo=2, routed)           1.083     9.365    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/modifiedA[15]
    SLICE_X45Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.489 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     9.489    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_49_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.890 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.890    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_27_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.203 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_27/O[3]
                         net (fo=1, routed)           1.142    11.345    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/addRes[19]
    SLICE_X35Y107        LUT4 (Prop_lut4_I2_O)        0.306    11.651 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_17/O
                         net (fo=2, routed)           1.005    12.656    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/modifiedA[19]
    SLICE_X36Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.052 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.052    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_8_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.367 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_8/O[3]
                         net (fo=2, routed)           0.778    14.145    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/addRes[23]
    SLICE_X33Y114        LUT3 (Prop_lut3_I2_O)        0.301    14.446 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_216/O
                         net (fo=8, routed)           2.597    17.043    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[23]
    SLICE_X48Y111        LUT5 (Prop_lut5_I2_O)        0.326    17.369 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_224/O
                         net (fo=1, routed)           0.000    17.369    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_224_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.901 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.901    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_169_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.123 f  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_169/O[0]
                         net (fo=4, routed)           1.121    19.244    design_1_i/axi_zscore_0/GEN_SUBS[1].SUBX/subRes2[24]
    SLICE_X45Y114        LUT2 (Prop_lut2_I0_O)        0.299    19.543 r  design_1_i/axi_zscore_0/S_AXI_RDATA[28]_INST_0_i_299/O
                         net (fo=1, routed)           0.000    19.543    design_1_i/axi_zscore_0/S_AXI_RDATA[28]_INST_0_i_299_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.075 r  design_1_i/axi_zscore_0/S_AXI_RDATA[28]_INST_0_i_188/CO[3]
                         net (fo=31, routed)          3.222    23.296    design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[3][30]_3[0]
    SLICE_X59Y102        LUT5 (Prop_lut5_I4_O)        0.124    23.420 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_138/O
                         net (fo=1, routed)           0.473    23.893    design_1_i/axi_zscore_0/U0/MM_i/SubSigs_32[4]
    SLICE_X58Y103        LUT4 (Prop_lut4_I1_O)        0.124    24.017 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_76/O
                         net (fo=1, routed)           0.000    24.017    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_76_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.530    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_61_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.769 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_61/O[2]
                         net (fo=1, routed)           1.251    26.020    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[2].GEN_STD_ADDRS[0].STD_ADDRX/addRes[10]
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.301    26.321 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_30/O
                         net (fo=2, routed)           1.092    27.413    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[1].GEN_STD_ADDRS[0].STD_ADDRX/modifiedA[10]
    SLICE_X51Y106        LUT5 (Prop_lut5_I0_O)        0.124    27.537 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    27.537    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_34_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.935 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.935    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_25_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.049 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.049    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_25_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.163 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.163    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_25_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.476 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_25/O[3]
                         net (fo=1, routed)           0.935    29.411    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[1].GEN_STD_ADDRS[0].STD_ADDRX/addRes[23]
    SLICE_X53Y112        LUT4 (Prop_lut4_I2_O)        0.306    29.717 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_9/O
                         net (fo=2, routed)           1.546    31.263    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[0].GEN_STD_ADDRS[0].STD_ADDRX/modifiedA[23]
    SLICE_X35Y104        LUT5 (Prop_lut5_I0_O)        0.124    31.387 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.387    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_13_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.788 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.788    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_7_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    32.101 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_7/O[3]
                         net (fo=1, routed)           1.383    33.484    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[0].GEN_STD_ADDRS[0].STD_ADDRX/addRes[27]
    SLICE_X38Y117        LUT4 (Prop_lut4_I1_O)        0.306    33.790 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_3/O
                         net (fo=1, routed)           0.680    34.470    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_3_n_0
    SLICE_X38Y117        LUT6 (Prop_lut6_I2_O)        0.124    34.594 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[24]_INST_0/O
                         net (fo=1, routed)           0.710    35.304    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[56]
    SLICE_X37Y119        LUT6 (Prop_lut6_I5_O)        0.124    35.428 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_2/O
                         net (fo=1, routed)           0.665    36.093    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_2_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I4_O)        0.124    36.217 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=2, routed)           1.250    37.467    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X36Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.480   102.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                         clock pessimism              0.129   102.788    
                         clock uncertainty           -1.500   101.287    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.045   101.242    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                        101.242    
                         arrival time                         -37.467    
  -------------------------------------------------------------------
                         slack                                 63.775    

Slack (MET) :             63.785ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.403ns  (logic 8.697ns (25.280%)  route 25.706ns (74.720%))
  Logic Levels:           42  (CARRY4=25 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.835     3.129    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X40Y116        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/Q
                         net (fo=64, routed)          5.574     9.159    design_1_i/axi_cusum_0/U0/MM_i/injErr[13]
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.283 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185/O
                         net (fo=1, routed)           0.000     9.283    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.816 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.816    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.933    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.373 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_110/O[1]
                         net (fo=5, routed)           1.303    11.676    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/subRes2[25]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.306    11.982 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497/O
                         net (fo=1, routed)           0.000    11.982    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.495 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_267/CO[3]
                         net (fo=62, routed)          1.676    14.170    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_3[0]
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.294 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_134/O
                         net (fo=3, routed)           1.249    15.543    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/modifiedB[6]
    SLICE_X45Y78         LUT4 (Prop_lut4_I0_O)        0.124    15.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140/O
                         net (fo=1, routed)           0.000    15.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.068 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021/CO[3]
                         net (fo=1, routed)           0.000    16.068    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855/CO[3]
                         net (fo=1, routed)           0.000    16.182    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.296 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.296    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_355/CO[3]
                         net (fo=32, routed)          1.514    17.924    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/minRes1
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.048 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_100/O
                         net (fo=3, routed)           0.954    19.002    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/modifiedB[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.124    19.126 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037/O
                         net (fo=1, routed)           0.000    19.126    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.658 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864/CO[3]
                         net (fo=1, routed)           0.000    19.658    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677/CO[3]
                         net (fo=1, routed)           0.000    19.772    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356/CO[3]
                         net (fo=1, routed)           0.000    19.886    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_214/CO[3]
                         net (fo=32, routed)          1.374    21.374    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.498 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_57/O
                         net (fo=3, routed)           1.118    22.616    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/modifiedA[12]
    SLICE_X51Y81         LUT4 (Prop_lut4_I3_O)        0.124    22.740 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/O
                         net (fo=1, routed)           0.000    22.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.138 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380/CO[3]
                         net (fo=1, routed)           0.000    23.138    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.252 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.252    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_137/CO[3]
                         net (fo=32, routed)          1.447    24.813    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.124    24.937 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_33/O
                         net (fo=1, routed)           1.211    26.148    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_448[1]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.124    26.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.272    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.822 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.822    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.936 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.164 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.164    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.278 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.278    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.392 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.392    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.506 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.819 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_62/O[3]
                         net (fo=4, routed)           1.659    29.477    design_1_i/axi_cusum_0/MINMAX/subRes2[31]
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.306    29.783 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    29.783    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.159 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.702    31.861    design_1_i/axi_cusum_0/MINMAX/subRes1
    SLICE_X63Y114        LUT3 (Prop_lut3_I2_O)        0.124    31.985 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_45/O
                         net (fo=1, routed)           0.635    32.621    design_1_i/axi_cusum_0/U0/MM_i/subRes[2]
    SLICE_X63Y119        LUT6 (Prop_lut6_I5_O)        0.124    32.745 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_15/O
                         net (fo=1, routed)           0.584    33.329    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_15_n_0
    SLICE_X64Y119        LUT6 (Prop_lut6_I1_O)        0.124    33.453 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_3/O
                         net (fo=1, routed)           0.765    34.217    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_3_n_0
    SLICE_X58Y118        LUT5 (Prop_lut5_I2_O)        0.124    34.341 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           1.272    35.613    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[95]
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.124    35.737 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=1, routed)           1.671    37.408    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X37Y95         LUT5 (Prop_lut5_I4_O)        0.124    37.532 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.000    37.532    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X37Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.479   102.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X37Y95         FDRE (Setup_fdre_C_D)        0.031   101.317    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                        101.317    
                         arrival time                         -37.532    
  -------------------------------------------------------------------
                         slack                                 63.785    

Slack (MET) :             63.796ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.323ns  (logic 8.927ns (26.009%)  route 25.396ns (73.991%))
  Logic Levels:           42  (CARRY4=25 LUT2=2 LUT3=1 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 102.659 - 100.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.835     3.129    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X40Y116        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/Q
                         net (fo=64, routed)          5.574     9.159    design_1_i/axi_cusum_0/U0/MM_i/injErr[13]
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.283 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185/O
                         net (fo=1, routed)           0.000     9.283    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.816 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.816    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.933    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.373 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_110/O[1]
                         net (fo=5, routed)           1.303    11.676    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/subRes2[25]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.306    11.982 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497/O
                         net (fo=1, routed)           0.000    11.982    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.495 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_267/CO[3]
                         net (fo=62, routed)          1.676    14.170    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_3[0]
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.294 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_134/O
                         net (fo=3, routed)           1.249    15.543    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/modifiedB[6]
    SLICE_X45Y78         LUT4 (Prop_lut4_I0_O)        0.124    15.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140/O
                         net (fo=1, routed)           0.000    15.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.068 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021/CO[3]
                         net (fo=1, routed)           0.000    16.068    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855/CO[3]
                         net (fo=1, routed)           0.000    16.182    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.296 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.296    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_355/CO[3]
                         net (fo=32, routed)          1.514    17.924    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/minRes1
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.048 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_100/O
                         net (fo=3, routed)           0.954    19.002    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/modifiedB[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.124    19.126 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037/O
                         net (fo=1, routed)           0.000    19.126    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.658 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864/CO[3]
                         net (fo=1, routed)           0.000    19.658    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677/CO[3]
                         net (fo=1, routed)           0.000    19.772    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356/CO[3]
                         net (fo=1, routed)           0.000    19.886    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_214/CO[3]
                         net (fo=32, routed)          1.374    21.374    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.498 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_57/O
                         net (fo=3, routed)           1.118    22.616    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/modifiedA[12]
    SLICE_X51Y81         LUT4 (Prop_lut4_I3_O)        0.124    22.740 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/O
                         net (fo=1, routed)           0.000    22.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.138 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380/CO[3]
                         net (fo=1, routed)           0.000    23.138    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.252 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.252    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_137/CO[3]
                         net (fo=32, routed)          1.447    24.813    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.124    24.937 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_33/O
                         net (fo=1, routed)           1.211    26.148    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_448[1]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.124    26.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.272    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.822 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.822    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.936 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.164 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.164    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.278 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.278    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.392 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.392    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.506 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.819 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_62/O[3]
                         net (fo=4, routed)           1.659    29.477    design_1_i/axi_cusum_0/MINMAX/subRes2[31]
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.306    29.783 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    29.783    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.159 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.687    31.846    design_1_i/axi_cusum_0/MINMAX/subRes1
    SLICE_X63Y114        LUT3 (Prop_lut3_I2_O)        0.152    31.998 r  design_1_i/axi_cusum_0/S_AXI_RDATA[30]_INST_0_i_12/O
                         net (fo=1, routed)           0.433    32.431    design_1_i/axi_cusum_0/U0/MM_i/subRes[1]
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.326    32.757 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[30]_INST_0_i_8/O
                         net (fo=1, routed)           0.602    33.359    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[30]_INST_0_i_8_n_0
    SLICE_X65Y119        LUT6 (Prop_lut6_I1_O)        0.124    33.483 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[30]_INST_0_i_2/O
                         net (fo=1, routed)           0.480    33.964    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[30]_INST_0_i_2_n_0
    SLICE_X58Y120        LUT5 (Prop_lut5_I2_O)        0.124    34.088 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           1.421    35.508    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[94]
    SLICE_X37Y120        LUT6 (Prop_lut6_I1_O)        0.124    35.632 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_2/O
                         net (fo=1, routed)           0.474    36.106    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_2_n_0
    SLICE_X34Y118        LUT5 (Prop_lut5_I4_O)        0.124    36.230 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           1.222    37.452    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X33Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.480   102.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                         clock pessimism              0.129   102.788    
                         clock uncertainty           -1.500   101.287    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)       -0.040   101.247    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                        101.247    
                         arrival time                         -37.452    
  -------------------------------------------------------------------
                         slack                                 63.796    

Slack (MET) :             63.870ns  (required time - arrival time)
  Source:                 design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.247ns  (logic 10.082ns (29.439%)  route 24.165ns (70.561%))
  Logic Levels:           35  (CARRY4=18 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 102.659 - 100.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.845     3.139    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_ACLK
    SLICE_X38Y101        FDRE                                         r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.518     3.657 r  design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[3][4]/Q
                         net (fo=52, routed)          2.217     5.874    design_1_i/axi_zscore_0/U0/MM_i/injErr[4]
    SLICE_X49Y107        LUT5 (Prop_lut5_I4_O)        0.124     5.998 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_108/O
                         net (fo=1, routed)           0.000     5.998    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_108_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.530 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.530    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_65_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.644 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.644    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_65_n_0
    SLICE_X49Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.957 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_65/O[3]
                         net (fo=1, routed)           1.019     7.976    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[2].GEN_ADDRS[0].ADDRX/addRes[15]
    SLICE_X50Y113        LUT4 (Prop_lut4_I2_O)        0.306     8.282 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_45/O
                         net (fo=2, routed)           1.083     9.365    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/modifiedA[15]
    SLICE_X45Y106        LUT5 (Prop_lut5_I0_O)        0.124     9.489 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_49/O
                         net (fo=1, routed)           0.000     9.489    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_49_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.890 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.890    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_27_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.203 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_27/O[3]
                         net (fo=1, routed)           1.142    11.345    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[1].GEN_ADDRS[0].ADDRX/addRes[19]
    SLICE_X35Y107        LUT4 (Prop_lut4_I2_O)        0.306    11.651 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_17/O
                         net (fo=2, routed)           1.005    12.656    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/modifiedA[19]
    SLICE_X36Y110        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.052 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.052    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_8_n_0
    SLICE_X36Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.367 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_8/O[3]
                         net (fo=2, routed)           0.778    14.145    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN[0].GEN_ADDRS[0].ADDRX/addRes[23]
    SLICE_X33Y114        LUT3 (Prop_lut3_I2_O)        0.301    14.446 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_216/O
                         net (fo=8, routed)           2.597    17.043    design_1_i/axi_zscore_0/U0/MM_i/AddrSigs_448[23]
    SLICE_X48Y111        LUT5 (Prop_lut5_I2_O)        0.326    17.369 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_224/O
                         net (fo=1, routed)           0.000    17.369    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_224_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.901 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_169/CO[3]
                         net (fo=1, routed)           0.000    17.901    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_169_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.123 f  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_169/O[0]
                         net (fo=4, routed)           1.121    19.244    design_1_i/axi_zscore_0/GEN_SUBS[1].SUBX/subRes2[24]
    SLICE_X45Y114        LUT2 (Prop_lut2_I0_O)        0.299    19.543 r  design_1_i/axi_zscore_0/S_AXI_RDATA[28]_INST_0_i_299/O
                         net (fo=1, routed)           0.000    19.543    design_1_i/axi_zscore_0/S_AXI_RDATA[28]_INST_0_i_299_n_0
    SLICE_X45Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.075 r  design_1_i/axi_zscore_0/S_AXI_RDATA[28]_INST_0_i_188/CO[3]
                         net (fo=31, routed)          3.222    23.296    design_1_i/axi_zscore_0/U0/MM_i/slv_out_reg[3][30]_3[0]
    SLICE_X59Y102        LUT5 (Prop_lut5_I4_O)        0.124    23.420 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_138/O
                         net (fo=1, routed)           0.473    23.893    design_1_i/axi_zscore_0/U0/MM_i/SubSigs_32[4]
    SLICE_X58Y103        LUT4 (Prop_lut4_I1_O)        0.124    24.017 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_76/O
                         net (fo=1, routed)           0.000    24.017    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_76_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    24.530 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.530    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_61_n_0
    SLICE_X58Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.769 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_61/O[2]
                         net (fo=1, routed)           1.251    26.020    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[2].GEN_STD_ADDRS[0].STD_ADDRX/addRes[10]
    SLICE_X51Y101        LUT4 (Prop_lut4_I2_O)        0.301    26.321 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_30/O
                         net (fo=2, routed)           1.092    27.413    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[1].GEN_STD_ADDRS[0].STD_ADDRX/modifiedA[10]
    SLICE_X51Y106        LUT5 (Prop_lut5_I0_O)        0.124    27.537 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_34/O
                         net (fo=1, routed)           0.000    27.537    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_34_n_0
    SLICE_X51Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.935 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.935    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[8]_INST_0_i_25_n_0
    SLICE_X51Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.049 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.049    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[12]_INST_0_i_25_n_0
    SLICE_X51Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.163 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.163    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[16]_INST_0_i_25_n_0
    SLICE_X51Y109        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.476 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_25/O[3]
                         net (fo=1, routed)           0.935    29.411    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[1].GEN_STD_ADDRS[0].STD_ADDRX/addRes[23]
    SLICE_X53Y112        LUT4 (Prop_lut4_I2_O)        0.306    29.717 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_9/O
                         net (fo=2, routed)           1.546    31.263    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[0].GEN_STD_ADDRS[0].STD_ADDRX/modifiedA[23]
    SLICE_X35Y104        LUT5 (Prop_lut5_I0_O)        0.124    31.387 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    31.387    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_13_n_0
    SLICE_X35Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.788 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.788    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[20]_INST_0_i_7_n_0
    SLICE_X35Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.027 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[24]_INST_0_i_7/O[2]
                         net (fo=1, routed)           1.386    33.413    design_1_i/axi_zscore_0/U0/MM_i/OUTER_GEN_STD[0].GEN_STD_ADDRS[0].STD_ADDRX/addRes[26]
    SLICE_X40Y117        LUT4 (Prop_lut4_I1_O)        0.302    33.715 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_3/O
                         net (fo=1, routed)           0.674    34.390    design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_3_n_0
    SLICE_X40Y117        LUT6 (Prop_lut6_I2_O)        0.124    34.514 r  design_1_i/axi_zscore_0/U0/MM_i/S_AXI_RDATA[23]_INST_0/O
                         net (fo=1, routed)           0.576    35.089    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[55]
    SLICE_X36Y118        LUT6 (Prop_lut6_I1_O)        0.124    35.213 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_2/O
                         net (fo=1, routed)           0.590    35.803    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_2_n_0
    SLICE_X36Y119        LUT5 (Prop_lut5_I4_O)        0.124    35.927 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=2, routed)           1.459    37.386    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X36Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.480   102.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                         clock pessimism              0.129   102.788    
                         clock uncertainty           -1.500   101.287    
    SLICE_X36Y98         FDRE (Setup_fdre_C_D)       -0.031   101.256    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                        101.256    
                         arrival time                         -37.386    
  -------------------------------------------------------------------
                         slack                                 63.870    

Slack (MET) :             63.906ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.190ns  (logic 8.950ns (26.177%)  route 25.240ns (73.823%))
  Logic Levels:           41  (CARRY4=24 LUT1=1 LUT2=1 LUT4=4 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 102.659 - 100.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.835     3.129    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X40Y116        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/Q
                         net (fo=64, routed)          5.574     9.159    design_1_i/axi_cusum_0/U0/MM_i/injErr[13]
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.283 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185/O
                         net (fo=1, routed)           0.000     9.283    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.816 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.816    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.933    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.373 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_110/O[1]
                         net (fo=5, routed)           1.303    11.676    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/subRes2[25]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.306    11.982 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497/O
                         net (fo=1, routed)           0.000    11.982    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.495 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_267/CO[3]
                         net (fo=62, routed)          1.676    14.170    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_3[0]
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.294 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_134/O
                         net (fo=3, routed)           1.249    15.543    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/modifiedB[6]
    SLICE_X45Y78         LUT4 (Prop_lut4_I0_O)        0.124    15.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140/O
                         net (fo=1, routed)           0.000    15.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.068 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021/CO[3]
                         net (fo=1, routed)           0.000    16.068    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855/CO[3]
                         net (fo=1, routed)           0.000    16.182    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.296 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.296    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_355/CO[3]
                         net (fo=32, routed)          1.514    17.924    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/minRes1
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.048 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_100/O
                         net (fo=3, routed)           0.954    19.002    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/modifiedB[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.124    19.126 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037/O
                         net (fo=1, routed)           0.000    19.126    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.658 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864/CO[3]
                         net (fo=1, routed)           0.000    19.658    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677/CO[3]
                         net (fo=1, routed)           0.000    19.772    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356/CO[3]
                         net (fo=1, routed)           0.000    19.886    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_214/CO[3]
                         net (fo=32, routed)          1.374    21.374    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.498 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_57/O
                         net (fo=3, routed)           1.118    22.616    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/modifiedA[12]
    SLICE_X51Y81         LUT4 (Prop_lut4_I3_O)        0.124    22.740 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/O
                         net (fo=1, routed)           0.000    22.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.138 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380/CO[3]
                         net (fo=1, routed)           0.000    23.138    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.252 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.252    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_137/CO[3]
                         net (fo=32, routed)          1.447    24.813    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.124    24.937 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_33/O
                         net (fo=1, routed)           1.211    26.148    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_448[1]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.124    26.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.272    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.822 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.822    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.061 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/O[2]
                         net (fo=4, routed)           1.976    29.037    design_1_i/axi_cusum_0/MINMAX/subRes2[6]
    SLICE_X62Y108        LUT1 (Prop_lut1_I0_O)        0.302    29.339 r  design_1_i/axi_cusum_0/S_AXI_RDATA[8]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    29.339    design_1_i/axi_cusum_0/MINMAX/p_0_in[6]
    SLICE_X62Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.872 r  design_1_i/axi_cusum_0/S_AXI_RDATA[8]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.872    design_1_i/axi_cusum_0/S_AXI_RDATA[8]_INST_0_i_14_n_0
    SLICE_X62Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.989 r  design_1_i/axi_cusum_0/S_AXI_RDATA[12]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.989    design_1_i/axi_cusum_0/S_AXI_RDATA[12]_INST_0_i_14_n_0
    SLICE_X62Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.106 r  design_1_i/axi_cusum_0/S_AXI_RDATA[16]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.106    design_1_i/axi_cusum_0/S_AXI_RDATA[16]_INST_0_i_14_n_0
    SLICE_X62Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.223 r  design_1_i/axi_cusum_0/S_AXI_RDATA[20]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.223    design_1_i/axi_cusum_0/S_AXI_RDATA[20]_INST_0_i_14_n_0
    SLICE_X62Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.340 r  design_1_i/axi_cusum_0/S_AXI_RDATA[24]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.340    design_1_i/axi_cusum_0/S_AXI_RDATA[24]_INST_0_i_14_n_0
    SLICE_X62Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.559 r  design_1_i/axi_cusum_0/S_AXI_RDATA[28]_INST_0_i_15/O[0]
                         net (fo=1, routed)           0.685    31.244    design_1_i/axi_cusum_0/U0/MM_i/subRes0[24]
    SLICE_X63Y113        LUT5 (Prop_lut5_I3_O)        0.295    31.539 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[25]_INST_0_i_12/O
                         net (fo=1, routed)           0.712    32.252    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[25]
    SLICE_X63Y115        LUT6 (Prop_lut6_I0_O)        0.124    32.376 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[25]_INST_0_i_8/O
                         net (fo=1, routed)           0.433    32.809    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[25]_INST_0_i_8_n_0
    SLICE_X63Y115        LUT5 (Prop_lut5_I3_O)        0.124    32.933 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.774    33.707    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[25]_INST_0_i_2_n_0
    SLICE_X56Y118        LUT6 (Prop_lut6_I2_O)        0.124    33.831 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[25]_INST_0/O
                         net (fo=1, routed)           1.035    34.866    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[89]
    SLICE_X38Y118        LUT6 (Prop_lut6_I0_O)        0.124    34.990 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_2/O
                         net (fo=1, routed)           0.893    35.883    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_2_n_0
    SLICE_X34Y115        LUT5 (Prop_lut5_I4_O)        0.124    36.007 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[28]_i_1/O
                         net (fo=2, routed)           1.313    37.319    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[28]
    SLICE_X33Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.480   102.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                         clock pessimism              0.129   102.788    
                         clock uncertainty           -1.500   101.287    
    SLICE_X33Y98         FDRE (Setup_fdre_C_D)       -0.062   101.225    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                        101.225    
                         arrival time                         -37.319    
  -------------------------------------------------------------------
                         slack                                 63.906    

Slack (MET) :             63.937ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.153ns  (logic 8.697ns (25.465%)  route 25.456ns (74.535%))
  Logic Levels:           42  (CARRY4=25 LUT2=2 LUT4=4 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 102.658 - 100.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.835     3.129    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X40Y116        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/Q
                         net (fo=64, routed)          5.574     9.159    design_1_i/axi_cusum_0/U0/MM_i/injErr[13]
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.283 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185/O
                         net (fo=1, routed)           0.000     9.283    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.816 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.816    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.933    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.373 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_110/O[1]
                         net (fo=5, routed)           1.303    11.676    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/subRes2[25]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.306    11.982 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497/O
                         net (fo=1, routed)           0.000    11.982    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.495 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_267/CO[3]
                         net (fo=62, routed)          1.676    14.170    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_3[0]
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.294 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_134/O
                         net (fo=3, routed)           1.249    15.543    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/modifiedB[6]
    SLICE_X45Y78         LUT4 (Prop_lut4_I0_O)        0.124    15.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140/O
                         net (fo=1, routed)           0.000    15.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.068 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021/CO[3]
                         net (fo=1, routed)           0.000    16.068    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855/CO[3]
                         net (fo=1, routed)           0.000    16.182    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.296 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.296    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_355/CO[3]
                         net (fo=32, routed)          1.514    17.924    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/minRes1
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.048 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_100/O
                         net (fo=3, routed)           0.954    19.002    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/modifiedB[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.124    19.126 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037/O
                         net (fo=1, routed)           0.000    19.126    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.658 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864/CO[3]
                         net (fo=1, routed)           0.000    19.658    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677/CO[3]
                         net (fo=1, routed)           0.000    19.772    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356/CO[3]
                         net (fo=1, routed)           0.000    19.886    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_214/CO[3]
                         net (fo=32, routed)          1.374    21.374    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.498 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_57/O
                         net (fo=3, routed)           1.118    22.616    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/modifiedA[12]
    SLICE_X51Y81         LUT4 (Prop_lut4_I3_O)        0.124    22.740 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/O
                         net (fo=1, routed)           0.000    22.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.138 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380/CO[3]
                         net (fo=1, routed)           0.000    23.138    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.252 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.252    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_137/CO[3]
                         net (fo=32, routed)          1.447    24.813    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.124    24.937 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_33/O
                         net (fo=1, routed)           1.211    26.148    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_448[1]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.124    26.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.272    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.822 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.822    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.936 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.164 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.164    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.278 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.278    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.392 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.392    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.506 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.819 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_62/O[3]
                         net (fo=4, routed)           1.659    29.477    design_1_i/axi_cusum_0/MINMAX/subRes2[31]
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.306    29.783 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    29.783    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.159 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.428    31.588    design_1_i/axi_cusum_0/U0/MM_i/CO[0]
    SLICE_X63Y112        LUT5 (Prop_lut5_I4_O)        0.124    31.712 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[21]_INST_0_i_12/O
                         net (fo=1, routed)           0.646    32.358    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[21]
    SLICE_X63Y118        LUT6 (Prop_lut6_I0_O)        0.124    32.482 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[21]_INST_0_i_8/O
                         net (fo=1, routed)           0.436    32.918    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[21]_INST_0_i_8_n_0
    SLICE_X62Y117        LUT5 (Prop_lut5_I3_O)        0.124    33.042 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.533    33.575    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[21]_INST_0_i_2_n_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I2_O)        0.124    33.699 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[21]_INST_0/O
                         net (fo=1, routed)           1.742    35.441    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[85]
    SLICE_X34Y118        LUT6 (Prop_lut6_I0_O)        0.124    35.565 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2/O
                         net (fo=1, routed)           0.286    35.851    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_2_n_0
    SLICE_X34Y118        LUT5 (Prop_lut5_I4_O)        0.124    35.975 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[24]_i_1/O
                         net (fo=2, routed)           1.307    37.282    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[24]
    SLICE_X33Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.479   102.658    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                         clock pessimism              0.129   102.787    
                         clock uncertainty           -1.500   101.286    
    SLICE_X33Y96         FDRE (Setup_fdre_C_D)       -0.067   101.219    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                        101.219    
                         arrival time                         -37.282    
  -------------------------------------------------------------------
                         slack                                 63.937    

Slack (MET) :             64.081ns  (required time - arrival time)
  Source:                 design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        34.013ns  (logic 8.573ns (25.205%)  route 25.440ns (74.795%))
  Logic Levels:           41  (CARRY4=25 LUT2=2 LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 102.656 - 100.000 ) 
    Source Clock Delay      (SCD):    3.129ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.835     3.129    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_ACLK
    SLICE_X40Y116        FDRE                                         r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.456     3.585 r  design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][13]/Q
                         net (fo=64, routed)          5.574     9.159    design_1_i/axi_cusum_0/U0/MM_i/injErr[13]
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124     9.283 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185/O
                         net (fo=1, routed)           0.000     9.283    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_185_n_0
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.816 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.816    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_110_n_0
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.933 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000     9.933    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_110_n_0
    SLICE_X46Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110/CO[3]
                         net (fo=1, routed)           0.000    10.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_110_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.373 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_110/O[1]
                         net (fo=5, routed)           1.303    11.676    design_1_i/axi_cusum_0/CONSTSUBS[3].CONSTSUBS/subRes2[25]
    SLICE_X38Y83         LUT2 (Prop_lut2_I1_O)        0.306    11.982 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497/O
                         net (fo=1, routed)           0.000    11.982    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_497_n_0
    SLICE_X38Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.495 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_267/CO[3]
                         net (fo=62, routed)          1.676    14.170    design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[4][30]_3[0]
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.294 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_134/O
                         net (fo=3, routed)           1.249    15.543    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/modifiedB[6]
    SLICE_X45Y78         LUT4 (Prop_lut4_I0_O)        0.124    15.667 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140/O
                         net (fo=1, routed)           0.000    15.667    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1140_n_0
    SLICE_X45Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.068 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021/CO[3]
                         net (fo=1, routed)           0.000    16.068    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1021_n_0
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.182 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855/CO[3]
                         net (fo=1, routed)           0.000    16.182    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_855_n_0
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.296 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668/CO[3]
                         net (fo=1, routed)           0.000    16.296    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_668_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_355/CO[3]
                         net (fo=32, routed)          1.514    17.924    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[2].GEN_MEAN_MINS[1].MINX/minRes1
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    18.048 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_100/O
                         net (fo=3, routed)           0.954    19.002    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/modifiedB[1]
    SLICE_X49Y80         LUT4 (Prop_lut4_I1_O)        0.124    19.126 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037/O
                         net (fo=1, routed)           0.000    19.126    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_1037_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.658 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864/CO[3]
                         net (fo=1, routed)           0.000    19.658    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_864_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.772 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677/CO[3]
                         net (fo=1, routed)           0.000    19.772    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_677_n_0
    SLICE_X49Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.886 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356/CO[3]
                         net (fo=1, routed)           0.000    19.886    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_356_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.000 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_214/CO[3]
                         net (fo=32, routed)          1.374    21.374    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[1].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.124    21.498 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_57/O
                         net (fo=3, routed)           1.118    22.616    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/modifiedA[12]
    SLICE_X51Y81         LUT4 (Prop_lut4_I3_O)        0.124    22.740 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719/O
                         net (fo=1, routed)           0.000    22.740    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_719_n_0
    SLICE_X51Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    23.138 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380/CO[3]
                         net (fo=1, routed)           0.000    23.138    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_380_n_0
    SLICE_X51Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.252 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218/CO[3]
                         net (fo=1, routed)           0.000    23.252    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_218_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.366 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_137/CO[3]
                         net (fo=32, routed)          1.447    24.813    design_1_i/axi_cusum_0/U0/MM_i/OUTER_MEAN_MIN_GEN[0].GEN_MEAN_MINS[0].MINX/minRes1
    SLICE_X52Y79         LUT5 (Prop_lut5_I4_O)        0.124    24.937 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_33/O
                         net (fo=1, routed)           1.211    26.148    design_1_i/axi_cusum_0/U0/MM_i/MeanSigsMin_448[1]
    SLICE_X53Y89         LUT4 (Prop_lut4_I1_O)        0.124    26.272 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    26.272    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_21_n_0
    SLICE_X53Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.822 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.822    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[3]_INST_0_i_14_n_0
    SLICE_X53Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.936 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.936    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[7]_INST_0_i_14_n_0
    SLICE_X53Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.050 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.050    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[11]_INST_0_i_14_n_0
    SLICE_X53Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.164 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.164    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[15]_INST_0_i_14_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.278 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.278    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[19]_INST_0_i_14_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.392 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.392    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[23]_INST_0_i_14_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.506 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.506    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[27]_INST_0_i_14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.819 f  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[31]_INST_0_i_62/O[3]
                         net (fo=4, routed)           1.659    29.477    design_1_i/axi_cusum_0/MINMAX/subRes2[31]
    SLICE_X62Y106        LUT2 (Prop_lut2_I1_O)        0.306    29.783 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    29.783    design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_85_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.159 r  design_1_i/axi_cusum_0/S_AXI_RDATA[31]_INST_0_i_64/CO[3]
                         net (fo=31, routed)          1.225    31.384    design_1_i/axi_cusum_0/U0/MM_i/CO[0]
    SLICE_X60Y107        LUT5 (Prop_lut5_I4_O)        0.124    31.508 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.707    32.216    design_1_i/axi_cusum_0/U0/MM_i/CusumIn[4]
    SLICE_X59Y111        LUT6 (Prop_lut6_I0_O)        0.124    32.340 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_8/O
                         net (fo=1, routed)           1.036    33.376    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_8_n_0
    SLICE_X54Y111        LUT5 (Prop_lut5_I3_O)        0.124    33.500 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_2/O
                         net (fo=1, routed)           1.299    34.799    design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[4]_INST_0_i_2_n_0
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.124    34.923 r  design_1_i/axi_cusum_0/U0/MM_i/S_AXI_RDATA[4]_INST_0/O
                         net (fo=1, routed)           1.202    36.125    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[68]
    SLICE_X36Y99         LUT5 (Prop_lut5_I2_O)        0.124    36.249 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.892    37.142    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X37Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        1.477   102.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                         clock pessimism              0.129   102.785    
                         clock uncertainty           -1.500   101.284    
    SLICE_X37Y89         FDRE (Setup_fdre_C_D)       -0.062   101.222    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                        101.222    
                         arrival time                         -37.142    
  -------------------------------------------------------------------
                         slack                                 64.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.841%)  route 0.146ns (47.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.146     1.305    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.164ns (52.841%)  route 0.146ns (47.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.146     1.305    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.893%)  route 0.196ns (58.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/Q
                         net (fo=3, routed)           0.196     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[1]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.591%)  route 0.190ns (57.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[0]/Q
                         net (fo=2, routed)           0.190     1.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/in[0]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.131%)  route 0.162ns (55.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.162     1.282    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.276%)  route 0.150ns (41.724%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.150     1.306    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X26Y98         LUT4 (Prop_lut4_I3_O)        0.045     1.351 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_3/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X26Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X26Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.121     1.296    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.698%)  route 0.118ns (44.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.118     1.258    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[31]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.022     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.056     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.238%)  route 0.120ns (44.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.148     1.125 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.120     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[23]
    SLICE_X32Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X32Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.011     1.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.250%)  route 0.176ns (51.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.176     1.332    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[28]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2456, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X51Y121   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][17]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X51Y121   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][18]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y121   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][19]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X55Y116   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X51Y121   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][20]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y122   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][21]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y122   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][22]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y122   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][23]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X53Y122   design_1_i/axi_cusum_0/U0/MM_i/slv_out_reg[12][24]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X38Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X38Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X38Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         50.000      49.020     SLICE_X36Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         50.000      49.020     SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK



