vcs -full64 -debug_all +vcs+loopreport -debug_pp +v2k -sverilog /p/vertical/projects/miaow/src/verilog/rtl/*.v 
