Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Wed Feb 14 14:06:40 2018
| Host              : valois-Precision-Tower-7810 running 64-bit Ubuntu 16.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file OpenSSD2_timing_summary_routed.rpt -rpx OpenSSD2_timing_summary_routed.rpx
| Design            : OpenSSD2
| Device            : 7z045-ffg900
| Speed File        : -3  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[4]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_0/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[4]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthDownConverter/rCurState_reg[4]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: Tiger4NSC_1/inst/Inst_BCHEncoder/Inst_BCHEncoderDataChannel/Inst_WidthUpConverter/rCurState_reg[4]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 6 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.068        0.000                      0               111158        0.025        0.000                      0               110978        0.000        0.000                       0                 41135  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                ------------         ----------      --------------
CH0_DQSFromNAND_Clock                                                                                                                                {0.000 5.000}        10.000          100.000         
CH1_DQSFromNAND_Clock                                                                                                                                {0.000 5.000}        10.000          100.000         
NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz_x0y0                                                                                                                                    {0.000 4.000}        8.000           125.000         
    clk_125mhz_mux_x0y0                                                                                                                              {0.000 4.000}        8.000           125.000         
  clk_250mhz_x0y0                                                                                                                                    {0.000 2.000}        4.000           250.000         
    clk_250mhz_mux_x0y0                                                                                                                              {0.000 2.000}        4.000           250.000         
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                                                                                   {0.000 5.000}        10.000          100.000         
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                                                                                  {0.000 1.000}        2.000           500.000         
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2                                                                                  {0.000 2.000}        4.000           250.000         
PCIe_RefClock_100MHz                                                                                                                                 {0.000 5.000}        10.000          100.000         
clk_fpga_0                                                                                                                                           {0.000 5.000}        10.000          100.000         
  MMCM0_GEN200M_Clock                                                                                                                                {0.000 2.500}        5.000           200.000         
    CH0_DQSToNAND_Clock                                                                                                                              {0.000 2.500}        5.000           200.000         
      CH0_DQSToNAND_ClockOut                                                                                                                         {0.000 2.500}        5.000           200.000         
    CH0_REToNAND_Clock                                                                                                                               {0.000 2.500}        5.000           200.000         
    CH0_WEToNAND_Clock                                                                                                                               {0.000 2.500}        5.000           200.000         
    CH1_DQSToNAND_Clock                                                                                                                              {0.000 2.500}        5.000           200.000         
      CH1_DQSToNAND_ClockOut                                                                                                                         {0.000 2.500}        5.000           200.000         
    CH1_REToNAND_Clock                                                                                                                               {0.000 2.500}        5.000           200.000         
    CH1_WEToNAND_Clock                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out1_OpenSSD2_clk_wiz_0_0                                                                                                                      {0.000 2.500}        5.000           200.000         
  clkfbout_OpenSSD2_clk_wiz_0_0                                                                                                                      {0.000 5.000}        10.000          100.000         
clk_fpga_2                                                                                                                                           {0.000 2.500}        5.000           200.000         
clk_fpga_3                                                                                                                                           {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CH0_DQSFromNAND_Clock                                                                                                                                      0.068        0.000                      0                  128        0.168        0.000                      0                  128        4.193        0.000                       0                    62  
CH1_DQSFromNAND_Clock                                                                                                                                      0.174        0.000                      0                  128        0.127        0.000                      0                  128        4.193        0.000                       0                    62  
NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK                                                                                                                                                    7.576        0.000                       0                     3  
  clk_125mhz_x0y0                                                                                                                                          3.148        0.000                      0                 1827        0.063        0.000                      0                 1827        2.286        0.000                       0                   789  
    clk_125mhz_mux_x0y0                                                                                                                                    4.115        0.000                      0                 5771        0.064        0.000                      0                 5771        3.600        0.000                       0                  2575  
  clk_250mhz_x0y0                                                                                                                                                                                                                                                                                      2.651        0.000                       0                     2  
    clk_250mhz_mux_x0y0                                                                                                                                    0.115        0.000                      0                 5771        0.064        0.000                      0                 5771        0.000        0.000                       0                  2575  
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb                                                                                                                                                                                                                                     9.063        0.000                       0                     2  
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1                                                                                        0.216        0.000                      0                  627        0.025        0.000                      0                  627        0.000        0.000                       0                   180  
  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2                                                                                        0.428        0.000                      0                11032        0.054        0.000                      0                11032        0.000        0.000                       0                  6053  
PCIe_RefClock_100MHz                                                                                                                                       9.049        0.000                      0                   56        0.172        0.000                      0                   56        4.450        0.000                       0                    84  
clk_fpga_0                                                                                                                                                 0.294        0.000                      0                69545        0.031        0.000                      0                69481        4.193        0.000                       0                 24495  
  MMCM0_GEN200M_Clock                                                                                                                                                                                                                                                                                  0.264        0.000                       0                    43  
      CH0_DQSToNAND_ClockOut                                                                                                                               0.595        0.000                      0                  120        0.768        0.000                      0                  120        1.693        0.000                       0                    62  
      CH1_DQSToNAND_ClockOut                                                                                                                               0.705        0.000                      0                  120        0.727        0.000                      0                  120        1.693        0.000                       0                    62  
  clk_out1_OpenSSD2_clk_wiz_0_0                                                                                                                                                                                                                                                                        3.650        0.000                       0                     2  
  clkfbout_OpenSSD2_clk_wiz_0_0                                                                                                                                                                                                                                                                        8.651        0.000                       0                     3  
clk_fpga_2                                                                                                                                                 0.522        0.000                      0                 4046        0.058        0.000                      0                 4046        1.950        0.000                       0                  2109  
clk_fpga_3                                                                                                                                                 0.325        0.000                      0                11220        0.044        0.000                      0                11220        1.326        0.000                       0                  4671  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0              CH0_DQSFromNAND_Clock         3.404        0.000                      0                    2        0.181        0.000                      0                    2  
clk_fpga_0              CH1_DQSFromNAND_Clock         5.169        0.000                      0                    2        0.103        0.000                      0                    2  
clk_125mhz_mux_x0y0     clk_125mhz_x0y0               5.037        0.000                      0                   31        0.290        0.000                      0                   31  
clk_250mhz_mux_x0y0     clk_125mhz_x0y0               1.037        0.000                      0                   31        0.099        0.000                      0                   31  
clk_125mhz_x0y0         clk_125mhz_mux_x0y0           6.296        0.000                      0                   10        0.287        0.000                      0                   10  
clk_125mhz_x0y0         clk_250mhz_mux_x0y0           2.296        0.000                      0                   10        0.096        0.000                      0                   10  
CH0_DQSFromNAND_Clock   clk_fpga_0                    0.734        0.000                      0                   52        1.069        0.000                      0                   52  
CH1_DQSFromNAND_Clock   clk_fpga_0                    0.933        0.000                      0                   52        0.996        0.000                      0                   52  
clk_fpga_3              clk_fpga_0                    3.281        0.000                      0                   58                                                                        
MMCM0_GEN200M_Clock     CH0_DQSToNAND_ClockOut        0.475        0.000                      0                    8        0.277        0.000                      0                    8  
MMCM0_GEN200M_Clock     CH0_WEToNAND_Clock            1.131        0.000                      0                   10        0.743        0.000                      0                   10  
MMCM0_GEN200M_Clock     CH1_DQSToNAND_ClockOut        0.202        0.000                      0                    8        0.152        0.000                      0                    8  
MMCM0_GEN200M_Clock     CH1_WEToNAND_Clock            0.937        0.000                      0                   10        0.523        0.000                      0                   10  
clk_fpga_0              clk_fpga_3                    9.294        0.000                      0                   58                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_fpga_0                                                         clk_fpga_0                                                               0.282        0.000                      0                 3974        0.240        0.000                      0                 3974  
**async_default**                                                  clk_fpga_2                                                         clk_fpga_2                                                               0.710        0.000                      0                  177        0.592        0.000                      0                  177  
**async_default**                                                  clk_fpga_3                                                         clk_fpga_3                                                               0.824        0.000                      0                  957        0.227        0.000                      0                  957  
**async_default**                                                  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2        0.839        0.000                      0                 1465        0.471        0.000                      0                 1465  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CH0_DQSFromNAND_Clock
  To Clock:  CH0_DQSFromNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[6]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.413ns  (logic 0.413ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 12.619 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AH23                                              0.000    11.500 r  IO_NAND_CH0_DQ[6]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/IO
    AH23                 IBUF (Prop_ibuf_I_O)         0.413    11.913 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.913    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[6]
    ILOGIC_X0Y140        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400    10.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.520    12.619    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y140                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                         clock pessimism              0.000    12.619    
                         clock uncertainty           -0.635    11.984    
    ILOGIC_X0Y140        IDDR (Setup_iddr_C_D)       -0.002    11.982    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[7]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.414ns  (logic 0.414ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AH24                                              0.000    11.500 r  IO_NAND_CH0_DQ[7]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IO
    AH24                 IBUF (Prop_ibuf_I_O)         0.414    11.914 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.914    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[7]
    ILOGIC_X0Y139        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400    10.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.535    12.634    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y139                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                         clock pessimism              0.000    12.634    
                         clock uncertainty           -0.635    11.998    
    ILOGIC_X0Y139        IDDR (Setup_iddr_C_D)       -0.002    11.996    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                         -11.914    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[2]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.433ns  (logic 0.433ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AK22                                              0.000    11.500 r  IO_NAND_CH0_DQ[2]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/IO
    AK22                 IBUF (Prop_ibuf_I_O)         0.433    11.933 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.933    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[2]
    ILOGIC_X0Y146        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400    10.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.586    12.684    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y146                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                         clock pessimism              0.000    12.684    
                         clock uncertainty           -0.635    12.049    
    ILOGIC_X0Y146        IDDR (Setup_iddr_C_D)       -0.002    12.047    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.047    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[5]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock fall@5.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.408ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 7.661 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AJ24                                              0.000     6.500 r  IO_NAND_CH0_DQ[5]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/IO
    AJ24                 IBUF (Prop_ibuf_I_O)         0.408     6.908 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.908    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[5]
    ILOGIC_X0Y141        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     5.900 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.099 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.562     7.661    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y141                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                         clock pessimism              0.000     7.661    
                         clock uncertainty           -0.635     7.026    
    ILOGIC_X0Y141        IDDR (Setup_iddr_C_D)       -0.002     7.024    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[4]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock fall@5.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.409ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 7.667 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AJ23                                              0.000     6.500 r  IO_NAND_CH0_DQ[4]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/IO
    AJ23                 IBUF (Prop_ibuf_I_O)         0.409     6.909 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.909    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[4]
    ILOGIC_X0Y142        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     5.900 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.099 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.568     7.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                         clock pessimism              0.000     7.667    
                         clock uncertainty           -0.635     7.032    
    ILOGIC_X0Y142        IDDR (Setup_iddr_C_D)       -0.002     7.030    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[3]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.433ns  (logic 0.433ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AK23                                              0.000    11.500 r  IO_NAND_CH0_DQ[3]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/IO
    AK23                 IBUF (Prop_ibuf_I_O)         0.433    11.933 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.933    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[3]
    ILOGIC_X0Y145        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400    10.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.595    12.694    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                         clock pessimism              0.000    12.694    
                         clock uncertainty           -0.635    12.059    
    ILOGIC_X0Y145        IDDR (Setup_iddr_C_D)       -0.002    12.057    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.057    
                         arrival time                         -11.933    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[1]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.409ns  (logic 0.409ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AK25                                              0.000    11.500 r  IO_NAND_CH0_DQ[1]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.409    11.909 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.909    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[1]
    ILOGIC_X0Y147        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400    10.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.599    12.698    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                         clock pessimism              0.000    12.698    
                         clock uncertainty           -0.635    12.063    
    ILOGIC_X0Y147        IDDR (Setup_iddr_C_D)       -0.002    12.061    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 IO_NAND_CH0_DQ[0]
                            (input port clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock fall@5.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.409ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 7.699 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AJ25                                              0.000     6.500 r  IO_NAND_CH0_DQ[0]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/IO
    AJ25                 IBUF (Prop_ibuf_I_O)         0.409     6.909 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.909    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[0]
    ILOGIC_X0Y148        IDDR                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     5.900 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.099 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.600     7.699    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                         clock pessimism              0.000     7.699    
                         clock uncertainty           -0.635     7.063    
    ILOGIC_X0Y148        IDDR (Setup_iddr_C_D)       -0.002     7.061    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          7.061    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.085ns  (logic 0.362ns (33.364%)  route 0.723ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    4.108ns = ( 9.108 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.165     9.108    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        IDDR (Prop_iddr_C_Q2)        0.362     9.470 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.723    10.193    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695    11.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.856    13.474    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.405    13.879    
                         clock uncertainty           -0.635    13.244    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.437    12.807    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.074ns  (logic 0.362ns (33.702%)  route 0.712ns (66.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns = ( 13.474 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns = ( 9.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.151     9.095    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y147        IDDR (Prop_iddr_C_Q2)        0.362     9.457 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.712    10.169    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695    11.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.856    13.474    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.428    13.902    
                         clock uncertainty           -0.635    13.267    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.437    12.830    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                  2.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.195ns (27.244%)  route 0.521ns (72.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.600     2.699    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        IDDR (Prop_iddr_C_Q1)        0.195     2.894 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.521     3.414    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[0]
    SLICE_X1Y138         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.580     3.012    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y138                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/C
                         clock pessimism             -0.378     2.633    
                         clock uncertainty            0.600     3.233    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.013     3.246    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.246    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.091ns (11.568%)  route 0.696ns (88.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.107ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.629     2.728    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y148                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.091     2.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/Q
                         net (fo=3, routed)           0.696     3.515    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[8]
    SLICE_X0Y143         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.675     3.107    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y143                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/C
                         clock pessimism             -0.392     2.715    
                         clock uncertainty            0.600     3.315    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.004     3.319    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.195ns (26.417%)  route 0.543ns (73.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.694ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.595     2.694    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        IDDR (Prop_iddr_C_Q1)        0.195     2.889 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.543     3.432    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[3]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.685     3.117    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.378     2.739    
                         clock uncertainty            0.600     3.339    
    IN_FIFO_X0Y11        IN_FIFO (Hold_in_fifo_WRCLK_D0[3])
                                                     -0.111     3.228    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.432    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.195ns (23.395%)  route 0.639ns (76.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.568     2.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q1)        0.195     2.862 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.639     3.501    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[4]
    SLICE_X2Y139         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.639     3.071    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y139                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
                         clock pessimism             -0.392     2.678    
                         clock uncertainty            0.600     3.278    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.010     3.288    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.288    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.091ns (10.766%)  route 0.754ns (89.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    2.599ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.500     2.599    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y139                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.091     2.690 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/Q
                         net (fo=3, routed)           0.754     3.444    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[15]
    SLICE_X2Y140         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.591     3.023    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/C
                         clock pessimism             -0.392     2.631    
                         clock uncertainty            0.600     3.231    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)        -0.004     3.227    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.195ns (25.564%)  route 0.568ns (74.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.568     2.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q1)        0.195     2.862 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.568     3.430    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[4]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.685     3.117    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.406     2.711    
                         clock uncertainty            0.600     3.311    
    IN_FIFO_X0Y11        IN_FIFO (Hold_in_fifo_WRCLK_D1[0])
                                                     -0.104     3.207    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -3.207    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.118ns (13.629%)  route 0.748ns (86.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.087ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.537     2.636    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y144                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.118     2.754 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/Q
                         net (fo=3, routed)           0.748     3.502    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[11]
    SLICE_X0Y144         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.655     3.087    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y144                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/C
                         clock pessimism             -0.451     2.636    
                         clock uncertainty            0.600     3.236    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.040     3.276    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.276    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.195ns (23.582%)  route 0.632ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    2.634ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.535     2.634    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y139                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y139        IDDR (Prop_iddr_C_Q1)        0.195     2.829 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.632     3.461    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[7]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.685     3.117    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.378     2.739    
                         clock uncertainty            0.600     3.339    
    IN_FIFO_X0Y11        IN_FIFO (Hold_in_fifo_WRCLK_D1[3])
                                                     -0.104     3.235    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -3.235    
                         arrival time                           3.461    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.118ns (13.518%)  route 0.755ns (86.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.486     2.585    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.118     2.703 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/Q
                         net (fo=3, routed)           0.755     3.458    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[15]
    SLICE_X2Y140         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.591     3.023    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]/C
                         clock pessimism             -0.438     2.585    
                         clock uncertainty            0.600     3.185    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.040     3.225    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.091ns (9.714%)  route 0.846ns (90.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.128ns
    Source Clock Delay      (SCD):    2.631ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.532     2.631    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.091     2.722 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/Q
                         net (fo=3, routed)           0.846     3.567    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[12]
    SLICE_X0Y142         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.696     3.128    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y142                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[12]/C
                         clock pessimism             -0.392     2.736    
                         clock uncertainty            0.600     3.336    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)        -0.004     3.332    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.332    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CH0_DQSFromNAND_Clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { IO_NAND_CH0_DQS_P }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                  
Min Period        n/a     IN_FIFO/WRCLK  n/a            1.876     10.000  8.124  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y148  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y147  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y146  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y145  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y142  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y141  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y140  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y139  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C  
Min Period        n/a     FDRE/C         n/a            0.750     10.000  9.250  SLICE_X1Y146   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/C        
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y141   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y140   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y141   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y148   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y139   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y148   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C         
Low Pulse Width   Fast    FDRE/C         n/a            0.400     5.000   4.600  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C         
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y141   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X0Y141   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X0Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[2]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y137   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[7]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[0]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y141   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[14]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X0Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[2]/C         



---------------------------------------------------------------------------------------------------
From Clock:  CH1_DQSFromNAND_Clock
  To Clock:  CH1_DQSFromNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[1]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock fall@5.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 7.625 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    Y21                                               0.000     6.500 r  IO_NAND_CH1_DQ[1]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/IO
    Y21                  IBUF (Prop_ibuf_I_O)         0.313     6.813 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.813    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[1]
    ILOGIC_X0Y109        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     5.919 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.118 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.507     7.625    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y109                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                         clock pessimism              0.000     7.625    
                         clock uncertainty           -0.635     6.990    
    ILOGIC_X0Y109        IDDR (Setup_iddr_C_D)       -0.002     6.988    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          6.988    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[0]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    W21                                               0.000    11.500 r  IO_NAND_CH1_DQ[0]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.313    11.813 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.813    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[0]
    ILOGIC_X0Y110        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419    10.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.543    12.661    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                         clock pessimism              0.000    12.661    
                         clock uncertainty           -0.635    12.026    
    ILOGIC_X0Y110        IDDR (Setup_iddr_C_D)       -0.002    12.024    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.024    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[2]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.324ns  (logic 0.324ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AA24                                              0.000    11.500 r  IO_NAND_CH1_DQ[2]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/IO
    AA24                 IBUF (Prop_ibuf_I_O)         0.324    11.824 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.824    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[2]
    ILOGIC_X0Y106        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419    10.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.581    12.698    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y106                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                         clock pessimism              0.000    12.698    
                         clock uncertainty           -0.635    12.063    
    ILOGIC_X0Y106        IDDR (Setup_iddr_C_D)       -0.002    12.061    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.061    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[5]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.313ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AA23                                              0.000    11.500 r  IO_NAND_CH1_DQ[5]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/IO
    AA23                 IBUF (Prop_ibuf_I_O)         0.313    11.813 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.813    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[5]
    ILOGIC_X0Y103        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419    10.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.578    12.696    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y103                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                         clock pessimism              0.000    12.696    
                         clock uncertainty           -0.635    12.061    
    ILOGIC_X0Y103        IDDR (Setup_iddr_C_D)       -0.002    12.059    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.059    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[3]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.327ns  (logic 0.327ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AB24                                              0.000    11.500 r  IO_NAND_CH1_DQ[3]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/IO
    AB24                 IBUF (Prop_ibuf_I_O)         0.327    11.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[3]
    ILOGIC_X0Y105        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419    10.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.599    12.717    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y105                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                         clock pessimism              0.000    12.717    
                         clock uncertainty           -0.635    12.081    
    ILOGIC_X0Y105        IDDR (Setup_iddr_C_D)       -0.002    12.079    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.079    
                         arrival time                         -11.827    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[6]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock fall@5.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 7.740 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AC22                                              0.000     6.500 r  IO_NAND_CH1_DQ[6]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/IO
    AC22                 IBUF (Prop_ibuf_I_O)         0.331     6.831 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.831    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[6]
    ILOGIC_X0Y102        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     5.919 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.118 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.622     7.740    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y102                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                         clock pessimism              0.000     7.740    
                         clock uncertainty           -0.635     7.104    
    ILOGIC_X0Y102        IDDR (Setup_iddr_C_D)       -0.002     7.102    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          7.102    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[7]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.326ns  (logic 0.326ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.738ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  6.000    11.500    
    AC23                                              0.000    11.500 r  IO_NAND_CH1_DQ[7]
                         net (fo=1, unset)            0.000    11.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IO
    AC23                 IBUF (Prop_ibuf_I_O)         0.326    11.826 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    11.826    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[7]
    ILOGIC_X0Y101        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419    10.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    10.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198    12.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.620    12.738    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                         clock pessimism              0.000    12.738    
                         clock uncertainty           -0.635    12.103    
    ILOGIC_X0Y101        IDDR (Setup_iddr_C_D)       -0.002    12.101    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -11.826    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 IO_NAND_CH1_DQ[4]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock fall@5.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.314ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        2.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 7.732 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
                         input delay                  6.000     6.500    
    AA22                                              0.000     6.500 r  IO_NAND_CH1_DQ[4]
                         net (fo=1, unset)            0.000     6.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/IO
    AA22                 IBUF (Prop_ibuf_I_O)         0.314     6.814 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000     6.814    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[4]
    ILOGIC_X0Y104        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     5.919 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     7.118 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.615     7.732    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                         clock pessimism              0.000     7.732    
                         clock uncertainty           -0.635     7.097    
    ILOGIC_X0Y104        IDDR (Setup_iddr_C_D)       -0.002     7.095    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                          7.095    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.846ns  (logic 0.362ns (42.800%)  route 0.484ns (57.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 13.371 - 10.000 ) 
    Source Clock Delay      (SCD):    4.159ns = ( 9.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.197     9.159    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y102                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y102        IDDR (Prop_iddr_C_Q2)        0.362     9.521 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.484    10.005    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[6]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714    11.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.734    13.371    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.428    13.799    
                         clock uncertainty           -0.635    13.164    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D3[2])
                                                     -0.435    12.729    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.997ns  (logic 0.362ns (36.313%)  route 0.635ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.371ns = ( 13.371 - 10.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 8.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.980     8.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y109                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y109        IDDR (Prop_iddr_C_Q2)        0.362     9.304 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.635     9.939    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714    11.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.734    13.371    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.428    13.799    
                         clock uncertainty           -0.635    13.164    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.437    12.727    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                          -9.939    
  -------------------------------------------------------------------
                         slack                                  2.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.100ns (12.534%)  route 0.698ns (87.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.648     2.766    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y100                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.100     2.866 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/Q
                         net (fo=3, routed)           0.698     3.564    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[13]
    SLICE_X0Y101         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.724     3.175    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y101                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/C
                         clock pessimism             -0.378     2.797    
                         clock uncertainty            0.600     3.397    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.040     3.437    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.195ns (21.716%)  route 0.703ns (78.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.175ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.543     2.661    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        IDDR (Prop_iddr_C_Q1)        0.195     2.856 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.703     3.559    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[0]
    SLICE_X1Y101         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.724     3.175    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y101                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/C
                         clock pessimism             -0.378     2.797    
                         clock uncertainty            0.600     3.397    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.013     3.410    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.410    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.195ns (23.700%)  route 0.628ns (76.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.578     2.696    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y103                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y103        IDDR (Prop_iddr_C_Q1)        0.195     2.891 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.628     3.519    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[5]
    SLICE_X0Y103         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.667     3.118    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y103                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/C
                         clock pessimism             -0.378     2.740    
                         clock uncertainty            0.600     3.340    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.010     3.350    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.195ns (27.795%)  route 0.507ns (72.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.543     2.661    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        IDDR (Prop_iddr_C_Q1)        0.195     2.856 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.507     3.363    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[0]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.587     3.038    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.378     2.659    
                         clock uncertainty            0.600     3.259    
    IN_FIFO_X0Y8         IN_FIFO (Hold_in_fifo_WRCLK_D0[0])
                                                     -0.111     3.148    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 IO_NAND_CH1_DQ[4]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock fall@5.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.629ns  (logic 0.629ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 9.152 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  4.000     9.500    
    AA22                                              0.000     9.500 r  IO_NAND_CH1_DQ[4]
                         net (fo=1, unset)            0.000     9.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/IO
    AA22                 IBUF (Prop_ibuf_I_O)         0.629    10.129 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    10.129    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[4]
    ILOGIC_X0Y104        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.190     9.152    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                         clock pessimism              0.000     9.152    
                         clock uncertainty            0.635     9.788    
    ILOGIC_X0Y104        IDDR (Hold_iddr_C_D)         0.124     9.912    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         -9.912    
                         arrival time                          10.129    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.118ns (12.564%)  route 0.821ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.550     2.668    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y103                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.118     2.786 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/Q
                         net (fo=3, routed)           0.821     3.607    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[5]
    SLICE_X1Y104         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.673     3.124    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y104                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]/C
                         clock pessimism             -0.378     2.746    
                         clock uncertainty            0.600     3.346    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.038     3.384    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.195ns (26.524%)  route 0.540ns (73.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.507     2.625    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y109                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y109        IDDR (Prop_iddr_C_Q1)        0.195     2.820 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.540     3.360    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[1]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.587     3.038    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.392     2.645    
                         clock uncertainty            0.600     3.245    
    IN_FIFO_X0Y8         IN_FIFO (Hold_in_fifo_WRCLK_D0[1])
                                                     -0.111     3.134    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 IO_NAND_CH1_DQ[6]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock fall@5.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.645ns  (logic 0.645ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.159ns = ( 9.159 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  4.000     9.500    
    AC22                                              0.000     9.500 r  IO_NAND_CH1_DQ[6]
                         net (fo=1, unset)            0.000     9.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/IO
    AC22                 IBUF (Prop_ibuf_I_O)         0.645    10.145 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    10.145    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[6]
    ILOGIC_X0Y102        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.197     9.159    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y102                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                         clock pessimism              0.000     9.159    
                         clock uncertainty            0.635     9.795    
    ILOGIC_X0Y102        IDDR (Hold_iddr_C_D)         0.124     9.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         -9.919    
                         arrival time                          10.145    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.195ns (23.013%)  route 0.652ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.600ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.615     2.732    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y104        IDDR (Prop_iddr_C_Q1)        0.195     2.927 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.652     3.580    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[4]
    SLICE_X2Y103         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.667     3.119    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y103                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
                         clock pessimism             -0.378     2.740    
                         clock uncertainty            0.600     3.340    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.010     3.350    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.580    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 IO_NAND_CH1_DQ[7]
                            (input port clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock fall@5.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        0.641ns  (logic 0.641ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            4.000ns
  Clock Path Skew:        4.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 9.151 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
                         input delay                  4.000     9.500    
    AC23                                              0.000     9.500 r  IO_NAND_CH1_DQ[7]
                         net (fo=1, unset)            0.000     9.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IO
    AC23                 IBUF (Prop_ibuf_I_O)         0.641    10.141 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/IBUF/O
                         net (fo=1, routed)           0.000    10.141    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQFromNAND[7]
    ILOGIC_X0Y101        IDDR                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.188     9.151    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                         clock pessimism              0.000     9.151    
                         clock uncertainty            0.635     9.786    
    ILOGIC_X0Y101        IDDR (Hold_iddr_C_D)         0.124     9.910    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR
  -------------------------------------------------------------------
                         required time                         -9.910    
                         arrival time                          10.141    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CH1_DQSFromNAND_Clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { IO_NAND_CH1_DQS_P }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                  
Min Period        n/a     IN_FIFO/WRCLK  n/a            1.876     10.000  8.124  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y110  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y109  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y106  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y105  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y104  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y103  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y102  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     10.000  8.930  ILOGIC_X0Y101  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C  
Min Period        n/a     FDRE/C         n/a            0.700     10.000  9.300  SLICE_X3Y142   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C           
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X0Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/C         
Low Pulse Width   Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y104   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C         
Low Pulse Width   Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X0Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[10]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y104   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]/C         
Low Pulse Width   Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[9]/C         
Low Pulse Width   Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X0Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[10]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X0Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[5]/C         
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.807     5.000   4.193  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X3Y142   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C           
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y101   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/C         
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/C        
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X2Y104   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C        
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y100   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C        
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X0Y101   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C        
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X0Y98    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C        
High Pulse Width  Fast    FDRE/C         n/a            0.350     5.000   4.650  SLICE_X1Y100   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[1]/C         



---------------------------------------------------------------------------------------------------
From Clock:  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
  To Clock:  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Waveform:           { 0 5 }
Period:             10.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin                                                                                                                                                  
Min Period  n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  
Min Period  n/a     BUFG/I                  n/a            1.349     10.000  8.651   BUFGCTRL_X0Y22       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/I             
Min Period  n/a     MMCME2_ADV/CLKIN1       n/a            0.937     10.000  9.063   MMCME2_ADV_X0Y2      NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1                       
Max Period  n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X0Y2      NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKIN1                       



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        3.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.232ns (5.317%)  route 4.131ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.131     9.378    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X161Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.232ns (5.317%)  route 4.131ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.131     9.378    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X161Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[5]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.232ns (5.317%)  route 4.131ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.131     9.378    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X161Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.232ns (5.317%)  route 4.131ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.131     9.378    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X161Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[5]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.232ns (5.317%)  route 4.131ns (94.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.131     9.378    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X161Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X161Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.378    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.232ns (5.324%)  route 4.125ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.125     9.372    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X162Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X162Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[3]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X162Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.232ns (5.324%)  route 4.125ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.125     9.372    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X162Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X162Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X162Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.232ns (5.324%)  route 4.125ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.125     9.372    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X162Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X162Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X162Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 0.232ns (5.324%)  route 4.125ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.125     9.372    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X162Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X162Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X162Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.155ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.232ns (5.327%)  route 4.124ns (94.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y149       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=774, routed)         4.124     9.371    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X163Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X163Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[3]/C
                         clock pessimism              0.341    12.968    
                         clock uncertainty           -0.071    12.897    
    SLICE_X163Y100       FDRE (Setup_fdre_C_R)       -0.371    12.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  3.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.444%)  route 0.188ns (59.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X162Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y149       FDRE (Prop_fdre_C_Q)         0.100     2.360 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[3]/Q
                         net (fo=3, routed)           0.188     2.548    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2[3]
    SLICE_X162Y150       LUT6 (Prop_lut6_I2_O)        0.028     2.576 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.576    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[3]
    SLICE_X162Y150       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X162Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[3]/C
                         clock pessimism             -0.331     2.453    
    SLICE_X162Y150       FDRE (Hold_fdre_C_D)         0.060     2.513    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.155ns (46.407%)  route 0.179ns (53.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y149       FDRE (Prop_fdre_C_Q)         0.091     2.351 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[10]/Q
                         net (fo=1, routed)           0.179     2.530    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2[10]
    SLICE_X161Y150       LUT6 (Prop_lut6_I1_O)        0.064     2.594 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[10]_i_1__2/O
                         net (fo=1, routed)           0.000     2.594    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[10]
    SLICE_X161Y150       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[10]/C
                         clock pessimism             -0.331     2.453    
    SLICE_X161Y150       FDRE (Hold_fdre_C_D)         0.060     2.513    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.591%)  route 0.290ns (69.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X163Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y100       FDRE (Prop_fdre_C_Q)         0.100     2.360 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[3]/Q
                         net (fo=3, routed)           0.290     2.650    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2[3]
    SLICE_X163Y99        LUT6 (Prop_lut6_I2_O)        0.028     2.678 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[3]_i_1__6/O
                         net (fo=1, routed)           0.000     2.678    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[3]
    SLICE_X163Y99        FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.880     2.865    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X163Y99                                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[3]/C
                         clock pessimism             -0.339     2.526    
    SLICE_X163Y99        FDRE (Hold_fdre_C_D)         0.060     2.586    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.206ns (47.848%)  route 0.225ns (52.152%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y100       FDRE (Prop_fdre_C_Q)         0.091     2.351 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[6]/Q
                         net (fo=2, routed)           0.225     2.576    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2[6]
    SLICE_X161Y99        LUT5 (Prop_lut5_I3_O)        0.064     2.640 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[6]_i_3__6/O
                         net (fo=1, routed)           0.000     2.640    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_di_reg[6]_i_3__6
    SLICE_X161Y99        MUXF7 (Prop_muxf7_I1_O)      0.051     2.691 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg_reg[6]_i_1__6/O
                         net (fo=1, routed)           0.000     2.691    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[6]
    SLICE_X161Y99        FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.880     2.865    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y99                                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]/C
                         clock pessimism             -0.339     2.526    
    SLICE_X161Y99        FDRE (Hold_fdre_C_D)         0.070     2.596    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.146ns (31.736%)  route 0.314ns (68.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y100       FDRE (Prop_fdre_C_Q)         0.118     2.378 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[4]/Q
                         net (fo=28, routed)          0.314     2.692    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[4]
    SLICE_X160Y99        LUT4 (Prop_lut4_I2_O)        0.028     2.720 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[7]_i_1__6/O
                         net (fo=1, routed)           0.000     2.720    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[7]
    SLICE_X160Y99        FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.880     2.865    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y99                                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/C
                         clock pessimism             -0.339     2.526    
    SLICE_X160Y99        FDRE (Hold_fdre_C_D)         0.087     2.613    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.644%)  route 0.056ns (30.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X163Y190                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y190       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2_reg[9]/Q
                         net (fo=1, routed)           0.056     2.400    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg2[9]
    SLICE_X162Y190       LUT6 (Prop_lut6_I5_O)        0.028     2.428 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.428    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg[9]
    SLICE_X162Y190       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X162Y190                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[9]/C
                         clock pessimism             -0.527     2.255    
    SLICE_X162Y190       FDRE (Hold_fdre_C_D)         0.060     2.315    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.747%)  route 0.106ns (45.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.594     2.248    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X163Y122                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y122       FDRE (Prop_fdre_C_Q)         0.100     2.348 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2_reg[3]/Q
                         net (fo=2, routed)           0.106     2.454    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/do_reg2[3]
    SLICE_X160Y122       LUT2 (Prop_lut2_I0_O)        0.028     2.482 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/crscode[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.482    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_crscode[2]_i_1__0
    SLICE_X160Y122       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.794     2.779    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y122                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[2]/C
                         clock pessimism             -0.499     2.280    
    SLICE_X160Y122       FDRE (Hold_fdre_C_D)         0.087     2.367    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/crscode_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (60.017%)  route 0.085ns (39.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.601     2.255    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y113       FDRE (Prop_fdre_C_Q)         0.100     2.355 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/fsm_reg[0]/Q
                         net (fo=35, routed)          0.085     2.440    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_drp_fsm[18]
    SLICE_X156Y113       LUT4 (Prop_lut4_I1_O)        0.028     2.468 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/done_i_1__7/O
                         net (fo=1, routed)           0.000     2.468    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_done_i_1__7
    SLICE_X156Y113       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.802     2.787    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                         clock pessimism             -0.521     2.266    
    SLICE_X156Y113       FDRE (Hold_fdre_C_D)         0.087     2.353    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.146ns (45.110%)  route 0.178ns (54.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    2.312ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.658     2.312    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y99                                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y99        FDRE (Prop_fdre_C_Q)         0.118     2.430 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index_reg[3]/Q
                         net (fo=35, routed)          0.178     2.608    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/index[3]
    SLICE_X161Y100       LUT6 (Prop_lut6_I5_O)        0.028     2.636 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[5]_i_1__6/O
                         net (fo=1, routed)           0.000     2.636    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[5]
    SLICE_X161Y100       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.808     2.793    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y100                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]/C
                         clock pessimism             -0.339     2.454    
    SLICE_X161Y100       FDRE (Hold_fdre_C_D)         0.060     2.514    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.183ns (38.533%)  route 0.292ns (61.467%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.865ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X161Y101                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y101       FDRE (Prop_fdre_C_Q)         0.091     2.351 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/Q
                         net (fo=3, routed)           0.172     2.523    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2[13]
    SLICE_X158Y98        LUT4 (Prop_lut4_I0_O)        0.064     2.587 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[13]_i_4__6/O
                         net (fo=1, routed)           0.120     2.707    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_di_reg[13]_i_4__6
    SLICE_X158Y98        LUT5 (Prop_lut5_I4_O)        0.028     2.735 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/di_reg[13]_i_1__6/O
                         net (fo=1, routed)           0.000     2.735    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[13]
    SLICE_X158Y98        FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.880     2.865    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y98                                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]/C
                         clock pessimism             -0.339     2.526    
    SLICE_X158Y98        FDRE (Hold_fdre_C_D)         0.087     2.613    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_x0y0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin                                                                                                                                                                                                      
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714     8.000   2.286    GTXE2_COMMON_X0Y3    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK  
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y13  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y12  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y11  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714     8.000   2.286    GTXE2_COMMON_X0Y2    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK  
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y10  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y9   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X0Y8   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK                                                        
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y2      NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0                                                                          
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X163Y189       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C                                                                   
Low Pulse Width   Fast    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X163Y189       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[0]/C                                                                   
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X161Y192       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[10]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X159Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[11]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X157Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X163Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X160Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[14]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X162Y192       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[15]/C                                                                  
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X163Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[1]/C                                                                   
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X162Y189       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[2]/C                                                                   
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X160Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/addr_reg_reg[7]/C                                                                  
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X161Y189       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[0]/C                                                                    
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X156Y189       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[11]/C                                                                   
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X157Y189       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[12]/C                                                                   
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X158Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]/C                                                                   
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X159Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[14]/C                                                                   
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X162Y191       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[15]/C                                                                   
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X158Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[1]/C                                                                    
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X162Y189       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[3]/C                                                                    
High Pulse Width  Slow    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X159Y190       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[4]/C                                                                    



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        4.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.836ns (24.434%)  route 2.585ns (75.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 12.780 - 8.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.585     8.597    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][1]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.244    12.780    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y8                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274    13.054    
                         clock uncertainty           -0.065    12.989    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.277    12.712    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  4.115    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.254ns (7.605%)  route 3.086ns (92.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 12.625 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.186     4.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y125                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.254     5.250 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=483, routed)         3.086     8.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN_1
    SLICE_X155Y109       FDSE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.089    12.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y109                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_reg[0]/C
                         clock pessimism              0.341    12.966    
                         clock uncertainty           -0.065    12.901    
    SLICE_X155Y109       FDSE (Setup_fdse_C_S)       -0.295    12.606    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.254ns (7.605%)  route 3.086ns (92.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 12.625 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.186     4.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y125                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.254     5.250 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=483, routed)         3.086     8.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN_1
    SLICE_X154Y109       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.089    12.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y109                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C
                         clock pessimism              0.341    12.966    
                         clock uncertainty           -0.065    12.901    
    SLICE_X154Y109       FDRE (Setup_fdre_C_R)       -0.271    12.630    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.254ns (7.605%)  route 3.086ns (92.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 12.625 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.186     4.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y125                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.254     5.250 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=483, routed)         3.086     8.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN_1
    SLICE_X154Y109       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.089    12.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y109                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg2_reg/C
                         clock pessimism              0.341    12.966    
                         clock uncertainty           -0.065    12.901    
    SLICE_X154Y109       FDRE (Setup_fdre_C_R)       -0.271    12.630    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.254ns (7.605%)  route 3.086ns (92.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 12.625 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.186     4.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y125                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.254     5.250 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=483, routed)         3.086     8.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN_1
    SLICE_X154Y109       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.089    12.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y109                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg1_reg/C
                         clock pessimism              0.341    12.966    
                         clock uncertainty           -0.065    12.901    
    SLICE_X154Y109       FDRE (Setup_fdre_C_R)       -0.271    12.630    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.254ns (7.605%)  route 3.086ns (92.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 12.625 - 8.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.186     4.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y125                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.254     5.250 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=483, routed)         3.086     8.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN_1
    SLICE_X154Y109       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.089    12.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y109                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg2_reg/C
                         clock pessimism              0.341    12.966    
                         clock uncertainty           -0.065    12.901    
    SLICE_X154Y109       FDRE (Setup_fdre_C_R)       -0.271    12.630    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.216ns (6.547%)  route 3.083ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y163       FDRE (Prop_fdre_C_Q)         0.216     5.233 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=451, routed)         3.083     8.316    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN
    SLICE_X161Y196       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y196                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/C
                         clock pessimism              0.351    12.975    
                         clock uncertainty           -0.065    12.910    
    SLICE_X161Y196       FDRE (Setup_fdre_C_R)       -0.295    12.615    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.216ns (6.547%)  route 3.083ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y163       FDRE (Prop_fdre_C_Q)         0.216     5.233 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=451, routed)         3.083     8.316    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN
    SLICE_X161Y196       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y196                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                         clock pessimism              0.351    12.975    
                         clock uncertainty           -0.065    12.910    
    SLICE_X161Y196       FDRE (Setup_fdre_C_R)       -0.295    12.615    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.216ns (6.575%)  route 3.069ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y163       FDRE (Prop_fdre_C_Q)         0.216     5.233 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=451, routed)         3.069     8.302    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN
    SLICE_X161Y197       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y197                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/C
                         clock pessimism              0.351    12.975    
                         clock uncertainty           -0.065    12.910    
    SLICE_X161Y197       FDRE (Setup_fdre_C_R)       -0.295    12.615    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.323ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.216ns (6.547%)  route 3.083ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y163       FDRE (Prop_fdre_C_Q)         0.216     5.233 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=451, routed)         3.083     8.316    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN
    SLICE_X160Y196       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y196                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism              0.351    12.975    
                         clock uncertainty           -0.065    12.910    
    SLICE_X160Y196       FDRE (Setup_fdre_C_R)       -0.271    12.639    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  4.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.444%)  route 0.199ns (66.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X151Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y148       FDRE (Prop_fdre_C_Q)         0.100     2.358 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.199     2.557    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]
    SLICE_X146Y154       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X146Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                         clock pessimism             -0.331     2.450    
    SLICE_X146Y154       FDRE (Hold_fdre_C_D)         0.043     2.493    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.146ns (42.228%)  route 0.200ns (57.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.592     2.246    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y151       FDRE (Prop_fdre_C_Q)         0.118     2.364 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2_reg/Q
                         net (fo=3, routed)           0.200     2.564    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2
    SLICE_X153Y149       LUT5 (Prop_lut5_I1_O)        0.028     2.592 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gt_rx_phy_status_q_i_1__2/O
                         net (fo=1, routed)           0.000     2.592    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_phy_status_wire_filter[3]
    SLICE_X153Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X153Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.331     2.460    
    SLICE_X153Y149       FDRE (Hold_fdre_C_D)         0.060     2.520    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[4]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.118ns (18.615%)  route 0.516ns (81.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.589     2.243    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y161                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y161       FDRE (Prop_fdre_C_Q)         0.118     2.361 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[4]/Q
                         net (fo=1, routed)           0.516     2.877    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pipe_rx1_data[4]
    PCIE_X0Y0            PCIE_2_1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.504     2.277    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[4])
                                                      0.511     2.788    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_phy_status_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_phy_status_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mux_x0y0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin                                                                                                                                                   
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000     8.000   4.000  PCIE_X0Y0            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK                                                
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK   
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2  
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     8.000   4.970  GTXE2_CHANNEL_X0Y13  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK   
Low Pulse Width   Fast    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X146Y161       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[4]/C    
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X154Y158       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[1]/C        
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X161Y157       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[8]/C           
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X161Y157       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[9]/C           
Low Pulse Width   Fast    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X145Y157       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_state_eios_det_reg[4]/C    
Low Pulse Width   Fast    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X146Y157       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C    
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X146Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C        
Low Pulse Width   Fast    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X146Y155       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C        
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X147Y151       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[2]/C        
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     4.000   3.600  SLICE_X152Y149       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[5]/C           
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X154Y171       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C       
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X159Y177       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxcharisk_q_reg[0]/C        
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X159Y177       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[0]/C           
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X162Y176       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[10]/C          
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X162Y176       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[11]/C          
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X158Y178       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C          
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X160Y176       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[13]/C          
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X162Y176       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[1]/C           
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X156Y177       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[2]/C           
High Pulse Width  Slow    FDRE/C                   n/a            0.350     4.000   3.650  SLICE_X159Y177       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[3]/C           



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_x0y0
  To Clock:  clk_250mhz_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_x0y0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                           
Min Period  n/a     BUFGCTRL/I1         n/a            1.349     4.000   2.651    BUFGCTRL_X0Y1    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1  
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            0.937     4.000   3.063    MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1               
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1               



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.836ns (24.434%)  route 2.585ns (75.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 8.780 - 4.000 ) 
    Source Clock Delay      (SCD):    5.176ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.366     5.176    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y15                                               r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.836     6.012 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.585     8.597    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_rxchbondo[1][1]
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.244     8.780    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    GTXE2_CHANNEL_X0Y8                                                r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.274     9.054    
                         clock uncertainty           -0.065     8.989    
    GTXE2_CHANNEL_X0Y8   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.277     8.712    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.712    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.254ns (7.605%)  route 3.086ns (92.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 8.625 - 4.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.186     4.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y125                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.254     5.250 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=483, routed)         3.086     8.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN_1
    SLICE_X155Y109       FDSE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.089     8.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y109                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_reg[0]/C
                         clock pessimism              0.341     8.966    
                         clock uncertainty           -0.065     8.901    
    SLICE_X155Y109       FDSE (Setup_fdse_C_S)       -0.295     8.606    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          8.606    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.254ns (7.605%)  route 3.086ns (92.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 8.625 - 4.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.186     4.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y125                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.254     5.250 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=483, routed)         3.086     8.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN_1
    SLICE_X154Y109       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.089     8.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y109                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg1_reg/C
                         clock pessimism              0.341     8.966    
                         clock uncertainty           -0.065     8.901    
    SLICE_X154Y109       FDRE (Setup_fdre_C_R)       -0.271     8.630    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.254ns (7.605%)  route 3.086ns (92.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 8.625 - 4.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.186     4.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y125                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.254     5.250 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=483, routed)         3.086     8.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN_1
    SLICE_X154Y109       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.089     8.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y109                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg2_reg/C
                         clock pessimism              0.341     8.966    
                         clock uncertainty           -0.065     8.901    
    SLICE_X154Y109       FDRE (Setup_fdre_C_R)       -0.271     8.630    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/cplllock_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.254ns (7.605%)  route 3.086ns (92.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 8.625 - 4.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.186     4.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y125                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.254     5.250 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=483, routed)         3.086     8.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN_1
    SLICE_X154Y109       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.089     8.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y109                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg1_reg/C
                         clock pessimism              0.341     8.966    
                         clock uncertainty           -0.065     8.901    
    SLICE_X154Y109       FDRE (Setup_fdre_C_R)       -0.271     8.630    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.254ns (7.605%)  route 3.086ns (92.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.625ns = ( 8.625 - 4.000 ) 
    Source Clock Delay      (SCD):    4.996ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.186     4.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y125                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDRE (Prop_fdre_C_Q)         0.254     5.250 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica_1/Q
                         net (fo=483, routed)         3.086     8.336    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN_1
    SLICE_X154Y109       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.089     8.625    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y109                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg2_reg/C
                         clock pessimism              0.341     8.966    
                         clock uncertainty           -0.065     8.901    
    SLICE_X154Y109       FDRE (Setup_fdre_C_R)       -0.271     8.630    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/txsync_done_reg2_reg
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.216ns (6.547%)  route 3.083ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 8.624 - 4.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y163       FDRE (Prop_fdre_C_Q)         0.216     5.233 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=451, routed)         3.083     8.316    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN
    SLICE_X161Y196       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088     8.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y196                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]/C
                         clock pessimism              0.351     8.975    
                         clock uncertainty           -0.065     8.910    
    SLICE_X161Y196       FDRE (Setup_fdre_C_R)       -0.295     8.615    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[4]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.216ns (6.547%)  route 3.083ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 8.624 - 4.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y163       FDRE (Prop_fdre_C_Q)         0.216     5.233 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=451, routed)         3.083     8.316    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN
    SLICE_X161Y196       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088     8.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y196                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]/C
                         clock pessimism              0.351     8.975    
                         clock uncertainty           -0.065     8.910    
    SLICE_X161Y196       FDRE (Setup_fdre_C_R)       -0.295     8.615    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[5]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.216ns (6.575%)  route 3.069ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 8.624 - 4.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y163       FDRE (Prop_fdre_C_Q)         0.216     5.233 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=451, routed)         3.069     8.302    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN
    SLICE_X161Y197       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088     8.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X161Y197                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]/C
                         clock pessimism              0.351     8.975    
                         clock uncertainty           -0.065     8.910    
    SLICE_X161Y197       FDRE (Setup_fdre_C_R)       -0.295     8.615    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[6]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.216ns (6.547%)  route 3.083ns (93.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 8.624 - 4.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y163       FDRE (Prop_fdre_C_Q)         0.216     5.233 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg_replica/Q
                         net (fo=451, routed)         3.083     8.316    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_sync_i/p_0_in__0_repN
    SLICE_X160Y196       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088     8.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y196                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism              0.351     8.975    
                         clock uncertainty           -0.065     8.910    
    SLICE_X160Y196       FDRE (Setup_fdre_C_R)       -0.271     8.639    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                          8.639    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                  0.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.444%)  route 0.199ns (66.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X151Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y148       FDRE (Prop_fdre_C_Q)         0.100     2.358 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.199     2.557    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/gt_rx_status_q_reg[0]
    SLICE_X146Y154       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X146Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                         clock pessimism             -0.331     2.450    
    SLICE_X146Y154       FDRE (Hold_fdre_C_D)         0.043     2.493    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_status_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.557    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.146ns (42.228%)  route 0.200ns (57.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.592     2.246    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y151       FDRE (Prop_fdre_C_Q)         0.118     2.364 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2_reg/Q
                         net (fo=3, routed)           0.200     2.564    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/rate_idle_reg2
    SLICE_X153Y149       LUT5 (Prop_lut5_I1_O)        0.028     2.592 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gt_rx_phy_status_q_i_1__2/O
                         net (fo=1, routed)           0.000     2.592    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_phy_status_wire_filter[3]
    SLICE_X153Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X153Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism             -0.331     2.460    
    SLICE_X153Y149       FDRE (Hold_fdre_C_D)         0.060     2.520    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[4]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.118ns (18.615%)  route 0.516ns (81.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.589     2.243    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y161                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y161       FDRE (Prop_fdre_C_Q)         0.118     2.361 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[4]/Q
                         net (fo=1, routed)           0.516     2.877    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pipe_rx1_data[4]
    PCIE_X0Y0            PCIE_2_1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.504     2.277    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[4])
                                                      0.511     2.788    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[12]/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[14]/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[1]/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_4_i/pipe_stages_1.pipe_rx_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_phy_status_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_phy_status_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_phy_status_q_reg/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.405%)  route 0.191ns (65.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.791ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.590     2.244    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X147Y150                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y150       FDRE (Prop_fdre_C_Q)         0.100     2.344 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=646, routed)         0.191     2.535    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/phy_rdy_n_int
    SLICE_X149Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.806     2.791    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X149Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                         clock pessimism             -0.331     2.460    
    SLICE_X149Y149       FDRE (Hold_fdre_C_R)        -0.014     2.446    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_6_i/pipe_stages_1.pipe_rx_valid_q_reg
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz_mux_x0y0
Waveform:           { 0 2 }
Period:             4.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin                                                                                                                                                     
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000     4.000   0.000  PCIE_X0Y0            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK                                                  
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK     
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2    
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK     
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2    
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK     
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2    
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK     
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2    
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030     4.000   0.970  GTXE2_CHANNEL_X0Y13  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK     
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X154Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios_reg/C      
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X155Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rate_rxsync_reg1_reg/C                    
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X156Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxstatus_reg1_reg/C                       
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X156Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg1_reg/C                        
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X156Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/rxvalid_reg2_reg/C                        
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X159Y172       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/txcompliance_reg2_reg/C                   
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X152Y179       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg1_reg/C             
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X152Y179       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/rst_idle_reg2_reg/C             
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X153Y179       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/txsync_done_reg1_reg/C          
Low Pulse Width   Slow    FDRE/C                   n/a            0.400     2.000   1.600  SLICE_X155Y177       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/rxresetdone_reg1_reg/C                    
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X154Y171       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C         
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X158Y178       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[12]/C            
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X158Y178       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[4]/C             
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X158Y178       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[6]/C             
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X154Y171       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rxelecidle_q_reg/C            
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X161Y171       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/gt_rxdata_q_reg[2]/C             
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X155Y124       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg1_reg[6]/C                 
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X155Y124       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_sel_reg2_reg[6]/C                 
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X130Y170       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]/C  
High Pulse Width  Slow    FDRE/C                   n/a            0.350     2.000   1.650  SLICE_X130Y170       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[13]/C  



---------------------------------------------------------------------------------------------------
From Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb
  To Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                               
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937     10.000  9.063    MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937     10.000  9.063    MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  To Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.490ns (37.137%)  route 0.829ns (62.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 6.636 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[3])
                                                      0.490     5.507 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[3]
                         net (fo=4, routed)           0.829     6.337    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[3]
    RAMB36_X6Y36         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.100     6.636    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y36                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.987    
                         clock uncertainty           -0.059     6.927    
    RAMB36_X6Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     6.552    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.552    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.483ns (36.867%)  route 0.827ns (63.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 6.633 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.483     5.500 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=4, routed)           0.827     6.328    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[10]
    RAMB36_X6Y33         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.097     6.633    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y33                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.984    
                         clock uncertainty           -0.059     6.924    
    RAMB36_X6Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.375     6.549    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.549    
                         arrival time                          -6.328    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.477ns (36.430%)  route 0.832ns (63.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 6.633 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[6])
                                                      0.477     5.494 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[6]
                         net (fo=4, routed)           0.832     6.327    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[6]
    RAMB36_X6Y33         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.097     6.633    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y33                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.984    
                         clock uncertainty           -0.059     6.924    
    RAMB36_X6Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.375     6.549    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.549    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.487ns (37.451%)  route 0.813ns (62.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.636ns = ( 6.636 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[5])
                                                      0.487     5.504 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[5]
                         net (fo=4, routed)           0.813     6.318    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[5]
    RAMB36_X6Y36         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.100     6.636    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y36                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.987    
                         clock uncertainty           -0.059     6.927    
    RAMB36_X6Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.375     6.552    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.552    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.289ns  (logic 0.479ns (37.155%)  route 0.810ns (62.845%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 6.633 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[7])
                                                      0.479     5.496 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[7]
                         net (fo=4, routed)           0.810     6.307    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[7]
    RAMB36_X6Y33         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.097     6.633    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y33                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.984    
                         clock uncertainty           -0.059     6.924    
    RAMB36_X6Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.375     6.549    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.549    
                         arrival time                          -6.307    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.480ns (37.729%)  route 0.792ns (62.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 6.632 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[0])
                                                      0.480     5.497 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[0]
                         net (fo=4, routed)           0.792     6.290    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[0]
    RAMB36_X6Y35         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.096     6.632    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y35                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.983    
                         clock uncertainty           -0.059     6.923    
    RAMB36_X6Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.375     6.548    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.waddr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.216ns (16.993%)  route 1.055ns (83.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 6.632 - 2.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.194     5.004    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    SLICE_X147Y171                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.waddr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y171       FDRE (Prop_fdre_C_Q)         0.216     5.220 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.waddr_q_reg[5]/Q
                         net (fo=4, routed)           1.055     6.275    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/waddr_q[5]
    RAMB36_X6Y35         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.096     6.632    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y35                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.351     6.983    
                         clock uncertainty           -0.059     6.923    
    RAMB36_X6Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.375     6.548    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.487ns (38.674%)  route 0.772ns (61.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 6.637 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[5])
                                                      0.487     5.504 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[5]
                         net (fo=4, routed)           0.772     6.277    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[5]
    RAMB36_X7Y35         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.101     6.637    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X7Y35                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.988    
                         clock uncertainty           -0.059     6.928    
    RAMB36_X7Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.375     6.553    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.553    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.254ns  (logic 0.490ns (39.068%)  route 0.764ns (60.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.632ns = ( 6.632 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[3])
                                                      0.490     5.507 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[3]
                         net (fo=4, routed)           0.764     6.272    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[3]
    RAMB36_X6Y35         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.096     6.632    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y35                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.983    
                         clock uncertainty           -0.059     6.923    
    RAMB36_X6Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     6.548    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.548    
                         arrival time                          -6.272    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@2.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.490ns (39.258%)  route 0.758ns (60.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.637ns = ( 6.637 - 2.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[3])
                                                      0.490     5.507 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[3]
                         net (fo=4, routed)           0.758     6.266    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[3]
    RAMB36_X7Y35         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      2.000     2.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     2.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     2.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     2.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     4.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     4.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.312     5.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     5.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         1.101     6.637    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X7Y35                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.351     6.988    
                         clock uncertainty           -0.059     6.928    
    RAMB36_X7Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     6.553    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                          6.553    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  0.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.021ns (7.858%)  route 0.246ns (92.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[2])
                                                      0.021     2.263 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[2]
                         net (fo=4, routed)           0.246     2.510    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[2]
    RAMB36_X6Y31         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.821     2.806    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y31                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.302    
    RAMB36_X6Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.485    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.040ns (14.098%)  route 0.244ns (85.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[8])
                                                      0.040     2.282 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[8]
                         net (fo=4, routed)           0.244     2.526    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[8]
    RAMB36_X6Y30         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.822     2.807    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y30                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.303    
    RAMB36_X6Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.486    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.045ns (15.505%)  route 0.245ns (84.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[3])
                                                      0.045     2.287 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[3]
                         net (fo=4, routed)           0.245     2.533    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[3]
    RAMB36_X6Y30         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.822     2.807    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y30                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.303    
    RAMB36_X6Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.486    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.963%)  route 0.186ns (65.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    SLICE_X145Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y154       FDRE (Prop_fdre_C_Q)         0.100     2.342 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q_reg[9]/Q
                         net (fo=4, routed)           0.186     2.528    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/waddr_q[9]
    RAMB36_X6Y31         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.822     2.807    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y31                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.524     2.283    
    RAMB36_X6Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.466    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.034ns (11.544%)  route 0.261ns (88.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[5])
                                                      0.034     2.276 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[5]
                         net (fo=4, routed)           0.261     2.537    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[5]
    RAMB36_X6Y34         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y34                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.288    
    RAMB36_X6Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.471    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.047ns (15.957%)  route 0.248ns (84.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[4])
                                                      0.047     2.289 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[4]
                         net (fo=4, routed)           0.248     2.537    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_rx_raddr[4]
    RAMB36_X6Y34         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y34                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.288    
    RAMB36_X6Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.471    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.471    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.023ns (7.411%)  route 0.287ns (92.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[1])
                                                      0.023     2.265 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[1]
                         net (fo=4, routed)           0.287     2.553    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[1]
    RAMB36_X6Y31         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.821     2.806    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y31                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.302    
    RAMB36_X6Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.485    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.026ns (8.239%)  route 0.290ns (91.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[5])
                                                      0.026     2.268 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[5]
                         net (fo=4, routed)           0.290     2.558    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[5]
    RAMB36_X6Y31         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.821     2.806    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y31                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.302    
    RAMB36_X6Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.485    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.023ns (7.141%)  route 0.299ns (92.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[1])
                                                      0.023     2.265 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[1]
                         net (fo=4, routed)           0.299     2.565    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[1]
    RAMB36_X6Y30         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.822     2.807    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y30                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.303    
    RAMB36_X6Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.486    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.042ns (12.976%)  route 0.282ns (87.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    PCIE_X0Y0                                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[6])
                                                      0.042     2.284 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[6]
                         net (fo=4, routed)           0.282     2.566    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/mim_tx_raddr[6]
    RAMB36_X6Y30         RAMB36E1                                     r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=178, routed)         0.822     2.807    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk1_out
    RAMB36_X6Y30                                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.504     2.303    
    RAMB36_X6Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.486    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk1
Waveform:           { 0 1 }
Period:             2.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin                                                                                                                                                                                          
Min Period        n/a     PCIE_2_1/USERCLK    n/a                2.000     2.000   0.000    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y34     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y34     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y35     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y35     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y36     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y36     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.663     2.000   0.337    RAMB36_X7Y35     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.663     2.000   0.337    RAMB36_X7Y35     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.663     2.000   0.337    RAMB36_X6Y33     NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/genblk3_0.bram36_dp_bl.bram36_tdp_bl/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   2.000   211.360  MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT2                                                              
Low Pulse Width   Slow    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X147Y169   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.waddr_q_reg[9]/C                                                      
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X146Y160   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[31]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X146Y160   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[32]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X146Y159   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[35]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X146Y160   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[4]/C                                                      
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X144Y154   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[65]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X147Y154   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[66]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X144Y154   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[68]/C                                                     
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X146Y159   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[6]/C                                                      
Low Pulse Width   Fast    FDRE/C              n/a                0.400     1.000   0.600    SLICE_X146Y156   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wen_q_reg/C                                                           
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X147Y169   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.waddr_q_reg[0]/C                                                      
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X147Y169   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.waddr_q_reg[4]/C                                                      
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X147Y169   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.waddr_q_reg[7]/C                                                      
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X147Y169   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.waddr_q_reg[8]/C                                                      
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X147Y169   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.waddr_q_reg[9]/C                                                      
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X156Y178   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_reg[66]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X147Y158   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q_reg[0]/C                                                      
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X147Y158   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q_reg[10]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X146Y159   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[19]/C                                                     
High Pulse Width  Slow    FDRE/C              n/a                0.350     1.000   0.650    SLICE_X146Y159   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_reg[20]/C                                                     
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.464   0.096    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560     0.463   0.097    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560     0.463   0.097    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640     0.403   0.237    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640     0.403   0.237    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640     0.403   0.237    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK                                                                                       



---------------------------------------------------------------------------------------------------
From Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  To Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.216ns (7.377%)  route 2.712ns (92.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 8.549 - 4.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.309     5.119    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X115Y202                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y202       FDRE (Prop_fdre_C_Q)         0.216     5.335 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/Q
                         net (fo=128, routed)         2.712     8.047    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/n_0_r_slot_free_en_reg_inv
    SLICE_X97Y161        FDSE                                         r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.013     8.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X97Y161                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[40]/C
                         clock pessimism              0.286     8.835    
                         clock uncertainty           -0.065     8.770    
    SLICE_X97Y161        FDSE (Setup_fdse_C_S)       -0.295     8.475    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[40]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.216ns (7.377%)  route 2.712ns (92.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 8.549 - 4.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.309     5.119    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X115Y202                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y202       FDRE (Prop_fdre_C_Q)         0.216     5.335 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/Q
                         net (fo=128, routed)         2.712     8.047    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/n_0_r_slot_free_en_reg_inv
    SLICE_X97Y161        FDSE                                         r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.013     8.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X97Y161                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[48]/C
                         clock pessimism              0.286     8.835    
                         clock uncertainty           -0.065     8.770    
    SLICE_X97Y161        FDSE (Setup_fdse_C_S)       -0.295     8.475    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[48]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[56]/S
                            (rising edge-triggered cell FDSE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.216ns (7.377%)  route 2.712ns (92.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 8.549 - 4.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.309     5.119    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X115Y202                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y202       FDRE (Prop_fdre_C_Q)         0.216     5.335 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/Q
                         net (fo=128, routed)         2.712     8.047    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/n_0_r_slot_free_en_reg_inv
    SLICE_X97Y161        FDSE                                         r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[56]/S
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.013     8.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X97Y161                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[56]/C
                         clock pessimism              0.286     8.835    
                         clock uncertainty           -0.065     8.770    
    SLICE_X97Y161        FDSE (Setup_fdse_C_S)       -0.295     8.475    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[56]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.216ns (7.377%)  route 2.712ns (92.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 8.549 - 4.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.309     5.119    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X115Y202                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y202       FDRE (Prop_fdre_C_Q)         0.216     5.335 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/Q
                         net (fo=128, routed)         2.712     8.047    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/n_0_r_slot_free_en_reg_inv
    SLICE_X97Y161        FDSE                                         r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.013     8.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X97Y161                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[58]/C
                         clock pessimism              0.286     8.835    
                         clock uncertainty           -0.065     8.770    
    SLICE_X97Y161        FDSE (Setup_fdse_C_S)       -0.295     8.475    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[58]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[64]/S
                            (rising edge-triggered cell FDSE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.216ns (7.377%)  route 2.712ns (92.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 8.549 - 4.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.309     5.119    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X115Y202                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y202       FDRE (Prop_fdre_C_Q)         0.216     5.335 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/Q
                         net (fo=128, routed)         2.712     8.047    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/n_0_r_slot_free_en_reg_inv
    SLICE_X97Y161        FDSE                                         r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[64]/S
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.013     8.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X97Y161                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[64]/C
                         clock pessimism              0.286     8.835    
                         clock uncertainty           -0.065     8.770    
    SLICE_X97Y161        FDSE (Setup_fdse_C_S)       -0.295     8.475    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[64]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[69]/S
                            (rising edge-triggered cell FDSE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.216ns (7.377%)  route 2.712ns (92.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 8.549 - 4.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.309     5.119    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X115Y202                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y202       FDRE (Prop_fdre_C_Q)         0.216     5.335 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/Q
                         net (fo=128, routed)         2.712     8.047    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/n_0_r_slot_free_en_reg_inv
    SLICE_X97Y161        FDSE                                         r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[69]/S
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.013     8.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X97Y161                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[69]/C
                         clock pessimism              0.286     8.835    
                         clock uncertainty           -0.065     8.770    
    SLICE_X97Y161        FDSE (Setup_fdse_C_S)       -0.295     8.475    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[69]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[70]/S
                            (rising edge-triggered cell FDSE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.216ns (7.377%)  route 2.712ns (92.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 8.549 - 4.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.309     5.119    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X115Y202                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y202       FDRE (Prop_fdre_C_Q)         0.216     5.335 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/Q
                         net (fo=128, routed)         2.712     8.047    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/n_0_r_slot_free_en_reg_inv
    SLICE_X97Y161        FDSE                                         r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[70]/S
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.013     8.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X97Y161                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[70]/C
                         clock pessimism              0.286     8.835    
                         clock uncertainty           -0.065     8.770    
    SLICE_X97Y161        FDSE (Setup_fdse_C_S)       -0.295     8.475    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[70]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[87]/S
                            (rising edge-triggered cell FDSE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.928ns  (logic 0.216ns (7.377%)  route 2.712ns (92.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 8.549 - 4.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.309     5.119    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X115Y202                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y202       FDRE (Prop_fdre_C_Q)         0.216     5.335 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_free_en_reg_inv/Q
                         net (fo=128, routed)         2.712     8.047    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/n_0_r_slot_free_en_reg_inv
    SLICE_X97Y161        FDSE                                         r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[87]/S
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.013     8.549    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/CLK
    SLICE_X97Y161                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[87]/C
                         clock pessimism              0.286     8.835    
                         clock uncertainty           -0.065     8.770    
    SLICE_X97Y161        FDSE (Setup_fdse_C_S)       -0.295     8.475    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_slot_mgt_inst0/r_slot_invalid_mask_reg[87]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                          -8.047    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.216ns (6.939%)  route 2.897ns (93.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 8.614 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         2.897     8.078    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out
    SLICE_X149Y183       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.078     8.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X149Y183                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[44]/C
                         clock pessimism              0.351     8.965    
                         clock uncertainty           -0.065     8.900    
    SLICE_X149Y183       FDRE (Setup_fdre_C_R)       -0.295     8.605    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[44]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.216ns (6.939%)  route 2.897ns (93.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 8.614 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         2.897     8.078    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out
    SLICE_X149Y183       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.078     8.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X149Y183                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[45]/C
                         clock pessimism              0.351     8.965    
                         clock uncertainty           -0.065     8.900    
    SLICE_X149Y183       FDRE (Setup_fdre_C_R)       -0.295     8.605    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[45]
  -------------------------------------------------------------------
                         required time                          8.605    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  0.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.330%)  route 0.131ns (52.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.286ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.632     2.286    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X122Y210                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y210       FDRE (Prop_fdre_C_Q)         0.118     2.404 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[70]/Q
                         net (fo=1, routed)           0.131     2.535    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/out[6]
    RAMB36_X5Y42         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.885     2.870    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/CLK
    RAMB36_X5Y42                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.327    
    RAMB36_X5Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.155     2.482    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.091ns (41.226%)  route 0.130ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.630     2.284    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X123Y214                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y214       FDRE (Prop_fdre_C_Q)         0.091     2.375 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[123]/Q
                         net (fo=1, routed)           0.130     2.505    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/out[59]
    RAMB36_X5Y42         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.885     2.870    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/CLK
    RAMB36_X5Y42                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.327    
    RAMB36_X5Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.119     2.446    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.091ns (41.206%)  route 0.130ns (58.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.630     2.284    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X123Y214                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y214       FDRE (Prop_fdre_C_Q)         0.091     2.375 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[121]/Q
                         net (fo=1, routed)           0.130     2.505    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/out[57]
    RAMB36_X5Y42         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.885     2.870    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/CLK
    RAMB36_X5Y42                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.327    
    RAMB36_X5Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                      0.119     2.446    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/r_prp_1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/r_hcmd_prp_1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.789%)  route 0.317ns (71.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.835ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.544     2.198    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/CLK
    SLICE_X101Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/r_prp_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y199       FDRE (Prop_fdre_C_Q)         0.100     2.298 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/r_prp_1_reg[21]/Q
                         net (fo=2, routed)           0.317     2.615    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/n_0_r_prp_1_reg[21]
    SLICE_X98Y200        LUT3 (Prop_lut3_I2_O)        0.028     2.643 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/r_hcmd_prp_1[21]_i_1__0/O
                         net (fo=1, routed)           0.000     2.643    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/n_0_r_hcmd_prp_1[21]_i_1__0
    SLICE_X98Y200        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/r_hcmd_prp_1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.850     2.835    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/CLK
    SLICE_X98Y200                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/r_hcmd_prp_1_reg[21]/C
                         clock pessimism             -0.339     2.496    
    SLICE_X98Y200        FDRE (Hold_fdre_C_D)         0.087     2.583    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/r_hcmd_prp_1_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.091ns (41.226%)  route 0.130ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.287ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.633     2.287    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X123Y207                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y207       FDRE (Prop_fdre_C_Q)         0.091     2.378 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[62]/Q
                         net (fo=1, routed)           0.130     2.508    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/out[62]
    RAMB36_X5Y41         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.887     2.872    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/CLK
    RAMB36_X5Y41                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.329    
    RAMB36_X5Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.119     2.448    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.091ns (41.226%)  route 0.130ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.631     2.285    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X123Y212                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y212       FDRE (Prop_fdre_C_Q)         0.091     2.376 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[126]/Q
                         net (fo=1, routed)           0.130     2.506    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/out[62]
    RAMB36_X5Y42         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.885     2.870    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/CLK
    RAMB36_X5Y42                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.543     2.327    
    RAMB36_X5Y42         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.119     2.446    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.091ns (41.400%)  route 0.129ns (58.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.554     2.208    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/CLK
    SLICE_X123Y196                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y196       FDRE (Prop_fdre_C_Q)         0.091     2.299 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[70]/Q
                         net (fo=1, routed)           0.129     2.428    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/out[6]
    RAMB36_X5Y39         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.787     2.772    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/CLK
    RAMB36_X5Y39                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.523     2.249    
    RAMB36_X5Y39         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[6])
                                                      0.117     2.366    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.366    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.707%)  route 0.140ns (54.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.554     2.208    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/CLK
    SLICE_X122Y196                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y196       FDRE (Prop_fdre_C_Q)         0.118     2.326 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[86]/Q
                         net (fo=1, routed)           0.140     2.466    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/out[22]
    RAMB36_X5Y39         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.787     2.772    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/CLK
    RAMB36_X5Y39                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.523     2.249    
    RAMB36_X5Y39         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.155     2.404    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.100ns (35.678%)  route 0.180ns (64.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.631     2.285    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/CLK
    SLICE_X116Y206                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y206       FDRE (Prop_fdre_C_Q)         0.100     2.385 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_tag_inst0/r_cpld_fifo_wr_data_reg[56]/Q
                         net (fo=1, routed)           0.180     2.565    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/out[56]
    RAMB36_X5Y41         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.887     2.872    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/CLK
    RAMB36_X5Y41                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism             -0.524     2.348    
    RAMB36_X5Y41         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.155     2.503    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_sq_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_hcmd_slot_tag_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_nlb_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.118ns (38.905%)  route 0.185ns (61.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.855ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.619     2.273    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/CLK
    SLICE_X96Y207                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_hcmd_slot_tag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y207        FDRE (Prop_fdre_C_Q)         0.118     2.391 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_hcmd_slot_tag_reg[1]/Q
                         net (fo=3, routed)           0.185     2.576    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_nlb_inst0/ramb18sdp_0/D[1]
    RAMB18_X4Y83         RAMB18E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_nlb_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.870     2.855    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_nlb_inst0/ramb18sdp_0/CLK
    RAMB18_X4Y83                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_nlb_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKARDCLK
                         clock pessimism             -0.524     2.331    
    RAMB18_X4Y83         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.514    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_nlb_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3
  -------------------------------------------------------------------
                         required time                         -2.514    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
Waveform:           { 0 2 }
Period:             4.000
Sources:            { NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                             
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000     4.000   0.000    PCIE_X0Y0        NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2                                                                         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     4.000   2.107    RAMB18_X4Y81     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893     4.000   2.107    RAMB18_X4Y81     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKBWRCLK         
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     4.000   2.107    RAMB18_X4Y80     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKARDCLK     
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893     4.000   2.107    RAMB18_X4Y80     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKBWRCLK     
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     4.000   2.107    RAMB36_X4Y39     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK      
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     4.000   2.107    RAMB36_X4Y39     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK      
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     4.000   2.107    RAMB36_X5Y39     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK      
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     4.000   2.107    RAMB36_X5Y39     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK      
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     4.000   2.107    RAMB18_X4Y76     NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_cmd_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKARDCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   4.000   209.360  MMCME2_ADV_X0Y2  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3                                                 
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X140Y188   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[127]/C                                       
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X149Y180   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[97]/C                                        
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X96Y198    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/r_hcmd_slot_tag_reg[4]/C                                             
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X96Y198    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_dma_cmd_gen_inst0/r_hcmd_slot_tag_reg[5]/C                                             
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y195    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[40]/C                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y196    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[42]/C                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y196    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[44]/C                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y195    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[4]/C                                          
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y195    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[50]/C                                         
Low Pulse Width   Slow    FDRE/C              n/a            0.400     2.000   1.600    SLICE_X97Y195    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/pcie_prp_rx_tag_inst0/r_cpld_fifo_wr_data_reg[52]/C                                         
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X125Y187   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[104]/C                       
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X116Y184   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[112]/C                       
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X116Y184   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[114]/C                       
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X116Y184   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[120]/C                       
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X116Y184   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[125]/C                       
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X124Y187   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[18]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X124Y187   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[33]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X128Y187   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[35]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X126Y189   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[69]/C                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     2.000   1.650    SLICE_X126Y189   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[75]/C                        



---------------------------------------------------------------------------------------------------
From Clock:  PCIe_RefClock_100MHz
  To Clock:  PCIe_RefClock_100MHz

Setup :            0  Failing Endpoints,  Worst Slack        9.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 13.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.208     4.284    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y159       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.264 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.264    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X158Y159       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.084    13.255    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X158Y159       FDRE (Setup_fdre_C_D)        0.064    14.313    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 13.256 - 10.000 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.209     4.285    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y156       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.265 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.265    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X158Y156       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.085    13.256    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.285    
                         clock uncertainty           -0.035    14.250    
    SLICE_X158Y156       FDRE (Setup_fdre_C_D)        0.064    14.314    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 13.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.210     4.286    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y152       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.266 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.266    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
    SLICE_X158Y152       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.086    13.257    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.029    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X158Y152       FDRE (Setup_fdre_C_D)        0.064    14.315    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 13.256 - 10.000 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.209     4.285    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y157       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.265 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.265    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X158Y157       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.085    13.256    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.285    
                         clock uncertainty           -0.035    14.250    
    SLICE_X158Y157       FDRE (Setup_fdre_C_D)        0.064    14.314    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.257ns = ( 13.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.286ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.210     4.286    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y152       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.266 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.266    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
    SLICE_X160Y152       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.086    13.257    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.029    14.286    
                         clock uncertainty           -0.035    14.251    
    SLICE_X160Y152       FDRE (Setup_fdre_C_D)        0.064    14.315    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.315    
                         arrival time                          -5.266    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 13.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.208     4.284    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y158       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.264 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.264    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X158Y158       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.084    13.255    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X158Y158       FDRE (Setup_fdre_C_D)        0.064    14.313    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.256ns = ( 13.256 - 10.000 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.209     4.285    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y156       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.265 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.265    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X160Y156       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.085    13.256    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.285    
                         clock uncertainty           -0.035    14.250    
    SLICE_X160Y156       FDRE (Setup_fdre_C_D)        0.064    14.314    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                          -5.265    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 13.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    1.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.208     4.284    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y158       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.264 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.264    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X160Y158       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.084    13.255    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.029    14.284    
                         clock uncertainty           -0.035    14.249    
    SLICE_X160Y158       FDRE (Setup_fdre_C_D)        0.064    14.313    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                          -5.264    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.260ns = ( 13.260 - 10.000 ) 
    Source Clock Delay      (SCD):    4.278ns
    Clock Pessimism Removal (CPR):    1.018ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.202     4.278    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y113       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.258 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31
    SLICE_X158Y113       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.089    13.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              1.018    14.278    
                         clock uncertainty           -0.035    14.243    
    SLICE_X158Y113       FDRE (Setup_fdre_C_D)        0.064    14.307    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  9.049    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PCIe_RefClock_100MHz rise@10.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.980ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns = ( 13.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.281ns
    Clock Pessimism Removal (CPR):    1.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.861     2.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.080     3.076 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.205     4.281    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y141                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y141       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.980     5.261 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.261    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
    SLICE_X160Y141       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                     10.000    10.000 r  
    N8                                                0.000    10.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000    10.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    10.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285    11.285 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.814    12.099    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.072    12.171 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.091    13.262    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y141                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              1.019    14.281    
                         clock uncertainty           -0.035    14.246    
    SLICE_X160Y141       FDRE (Setup_fdre_C_D)        0.064    14.310    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                  9.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.590     1.412    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y152       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.683 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.683    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32
    SLICE_X158Y152       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.797     1.954    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.542     1.412    
    SLICE_X158Y152       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.511    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.590     1.412    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y152       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.683 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.683    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32
    SLICE_X160Y152       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.797     1.954    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.542     1.412    
    SLICE_X160Y152       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.511    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.588     1.410    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.681 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.681    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X158Y159       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.795     1.952    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y159                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.410    
    SLICE_X158Y159       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.509    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.608     1.430    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y147       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.701 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.701    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32
    SLICE_X160Y147       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.810     1.967    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y147                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.537     1.430    
    SLICE_X160Y147       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.529    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.589     1.411    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.682 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.682    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X158Y156       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.796     1.953    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.411    
    SLICE_X158Y156       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.510    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.588     1.410    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y157       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.681 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.681    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X158Y157       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.795     1.952    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y157                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.410    
    SLICE_X158Y157       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.509    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.588     1.410    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y158       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.681 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.681    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X158Y158       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.795     1.952    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X158Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.410    
    SLICE_X158Y158       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.509    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.606     1.428    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y142                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y142       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.699 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.699    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32
    SLICE_X160Y142       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.808     1.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y142                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.537     1.428    
    SLICE_X160Y142       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.527    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.589     1.411    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.682 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.682    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X160Y156       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.796     1.953    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y156                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.411    
    SLICE_X160Y156       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.510    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by PCIe_RefClock_100MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PCIe_RefClock_100MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PCIe_RefClock_100MHz rise@0.000ns - PCIe_RefClock_100MHz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.355     0.796    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.822 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.588     1.410    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y158       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.681 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.681    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_1_inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32
    SLICE_X160Y158       SRLC32E                                      r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock PCIe_RefClock_100MHz rise edge)
                                                      0.000     0.000 r  
    N8                                                0.000     0.000 r  pcie_ref_clk_p
                         net (fo=0)                   0.000     0.000    pcie_ref_clk_p
    N8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  pcie_ref_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_p
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_ref_clk_ibuf/O
                         net (fo=11, routed)          0.395     1.127    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/sys_clk
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     1.157 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.795     1.952    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk
    SLICE_X160Y158                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.542     1.410    
    SLICE_X160Y158       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.509    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PCIe_RefClock_100MHz
Waveform:           { 0 5 }
Period:             10.000
Sources:            { pcie_ref_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin                                                                                                                                                                                                         
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y15  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.428     10.000  8.572  GTXE2_COMMON_X0Y3    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0  
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y14  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y13  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y12  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y11  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.428     10.000  8.572  GTXE2_COMMON_X0Y2    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0  
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y10  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y9   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.428     10.000  8.572  GTXE2_CHANNEL_X0Y8   NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0                                                        
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y152       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y152       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y152       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y152       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y152       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y152       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y145       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y145       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK                                                     
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y145       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK                                                     
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y159       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK                                                 
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y156       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK                                                 
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y156       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK                                                  
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y156       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK                                                  
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y156       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK                                                  
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y156       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK                                                 
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y156       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK                                                  
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y156       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK                                                  
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X160Y156       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK                                                  
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y113       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK                                                 
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.550     5.000   4.450  SLICE_X158Y113       NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK                                                  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/rTrfLength_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 0.216ns (2.426%)  route 8.686ns (97.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 12.319 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.686    11.688    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/iReset
    SLICE_X21Y163        FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/rTrfLength_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.079    12.319    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/iSystemClock
    SLICE_X21Y163                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/rTrfLength_reg[14]/C
                         clock pessimism              0.112    12.431    
                         clock uncertainty           -0.154    12.277    
    SLICE_X21Y163        FDRE (Setup_fdre_C_R)       -0.295    11.982    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/rTrfLength_reg[14]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/rTrfLength_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 0.216ns (2.426%)  route 8.686ns (97.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 12.319 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.686    11.688    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/iReset
    SLICE_X21Y163        FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/rTrfLength_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.079    12.319    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/iSystemClock
    SLICE_X21Y163                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/rTrfLength_reg[15]/C
                         clock pessimism              0.112    12.431    
                         clock uncertainty           -0.154    12.277    
    SLICE_X21Y163        FDRE (Setup_fdre_C_R)       -0.295    11.982    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_read_DT00h/rTrfLength_reg[15]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 0.216ns (2.426%)  route 8.686ns (97.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 12.319 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.686    11.688    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/iReset
    SLICE_X20Y163        FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.079    12.319    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/iSystemClock
    SLICE_X20Y163                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[12]/C
                         clock pessimism              0.112    12.431    
                         clock uncertainty           -0.154    12.277    
    SLICE_X20Y163        FDRE (Setup_fdre_C_R)       -0.271    12.006    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[12]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 0.216ns (2.426%)  route 8.686ns (97.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 12.319 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.686    11.688    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/iReset
    SLICE_X20Y163        FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.079    12.319    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/iSystemClock
    SLICE_X20Y163                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[13]/C
                         clock pessimism              0.112    12.431    
                         clock uncertainty           -0.154    12.277    
    SLICE_X20Y163        FDRE (Setup_fdre_C_R)       -0.271    12.006    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[13]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 0.216ns (2.426%)  route 8.686ns (97.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 12.319 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.686    11.688    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/iReset
    SLICE_X20Y163        FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.079    12.319    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/iSystemClock
    SLICE_X20Y163                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[14]/C
                         clock pessimism              0.112    12.431    
                         clock uncertainty           -0.154    12.277    
    SLICE_X20Y163        FDRE (Setup_fdre_C_R)       -0.271    12.006    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[14]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 0.216ns (2.426%)  route 8.686ns (97.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.319ns = ( 12.319 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.686    11.688    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/iReset
    SLICE_X20Y163        FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.079    12.319    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/iSystemClock
    SLICE_X20Y163                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[15]/C
                         clock pessimism              0.112    12.431    
                         clock uncertainty           -0.154    12.277    
    SLICE_X20Y163        FDRE (Setup_fdre_C_R)       -0.271    12.006    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_BNC_P_program/rTrfLength_reg[15]
  -------------------------------------------------------------------
                         required time                         12.006    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/rReadDataOut_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.216ns (2.418%)  route 8.717ns (97.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.375ns = ( 12.375 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.717    11.719    Tiger4NSC_0/inst/Inst_Dispatcher/iReset
    SLICE_X5Y197         FDRE                                         r  Tiger4NSC_0/inst/Inst_Dispatcher/rReadDataOut_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.135    12.375    Tiger4NSC_0/inst/Inst_Dispatcher/iClock
    SLICE_X5Y197                                                      r  Tiger4NSC_0/inst/Inst_Dispatcher/rReadDataOut_reg[15]/C
                         clock pessimism              0.112    12.487    
                         clock uncertainty           -0.154    12.333    
    SLICE_X5Y197         FDRE (Setup_fdre_C_R)       -0.295    12.038    Tiger4NSC_0/inst/Inst_Dispatcher/rReadDataOut_reg[15]
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                         -11.719    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_ScrambleDecoder/rLength_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 0.216ns (2.435%)  route 8.654ns (97.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.316ns = ( 12.316 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.654    11.656    Tiger4NSC_0/inst/Inst_ScrambleDecoder/iReset
    SLICE_X31Y192        FDRE                                         r  Tiger4NSC_0/inst/Inst_ScrambleDecoder/rLength_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.076    12.316    Tiger4NSC_0/inst/Inst_ScrambleDecoder/iClock
    SLICE_X31Y192                                                     r  Tiger4NSC_0/inst/Inst_ScrambleDecoder/rLength_reg[12]/C
                         clock pessimism              0.112    12.428    
                         clock uncertainty           -0.154    12.274    
    SLICE_X31Y192        FDRE (Setup_fdre_C_R)       -0.295    11.979    Tiger4NSC_0/inst/Inst_ScrambleDecoder/rLength_reg[12]
  -------------------------------------------------------------------
                         required time                         11.979    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQAutoPop/rValid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.870ns  (logic 0.216ns (2.435%)  route 8.655ns (97.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 12.317 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.655    11.656    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQAutoPop/iReset
    SLICE_X24Y157        FDRE                                         r  Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQAutoPop/rValid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.077    12.317    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQAutoPop/iClock
    SLICE_X24Y157                                                     r  Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQAutoPop/rValid_reg/C
                         clock pessimism              0.112    12.429    
                         clock uncertainty           -0.154    12.275    
    SLICE_X24Y157        FDRE (Setup_fdre_C_R)       -0.295    11.980    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_DntrfLenQAutoPop/rValid_reg
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                         -11.656    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/rRowAddress_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 0.216ns (2.421%)  route 8.707ns (97.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.374ns = ( 12.374 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.707    11.709    Tiger4NSC_0/inst/Inst_Dispatcher/iReset
    SLICE_X7Y193         FDRE                                         r  Tiger4NSC_0/inst/Inst_Dispatcher/rRowAddress_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.134    12.374    Tiger4NSC_0/inst/Inst_Dispatcher/iClock
    SLICE_X7Y193                                                      r  Tiger4NSC_0/inst/Inst_Dispatcher/rRowAddress_reg[12]/C
                         clock pessimism              0.112    12.486    
                         clock uncertainty           -0.154    12.332    
    SLICE_X7Y193         FDRE (Setup_fdre_C_R)       -0.295    12.037    Tiger4NSC_0/inst/Inst_Dispatcher/rRowAddress_reg[12]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  0.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[229]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.523%)  route 0.159ns (55.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.607     1.358    Tiger4SharedKES_0/inst/PageDecoderKES/iClock
    SLICE_X93Y244                                                     r  Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y244        FDRE (Prop_fdre_C_Q)         0.100     1.458 r  Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[205]/Q
                         net (fo=1, routed)           0.159     1.617    Tiger4SharedKES_0/inst/PageDecoderKES/n_0_r_sdr_buffer_reg[205]
    SLICE_X88Y241        LUT4 (Prop_lut4_I1_O)        0.028     1.645 r  Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer[229]_i_1/O
                         net (fo=1, routed)           0.000     1.645    Tiger4SharedKES_0/inst/PageDecoderKES/n_0_r_sdr_buffer[229]_i_1
    SLICE_X88Y241        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.831     1.630    Tiger4SharedKES_0/inst/PageDecoderKES/iClock
    SLICE_X88Y241                                                     r  Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[229]/C
                         clock pessimism             -0.076     1.554    
    SLICE_X88Y241        FDRE (Hold_fdre_C_D)         0.060     1.614    Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[229]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Tiger4NSC_0/inst/Inst_Dispatcher/rWaySelection_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.676%)  route 0.101ns (50.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.584     1.335    Tiger4NSC_0/inst/Inst_Dispatcher/iClock
    SLICE_X17Y187                                                     r  Tiger4NSC_0/inst/Inst_Dispatcher/rWaySelection_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y187        FDRE (Prop_fdre_C_Q)         0.100     1.435 r  Tiger4NSC_0/inst/Inst_Dispatcher/rWaySelection_reg[2]/Q
                         net (fo=3, routed)           0.101     1.536    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X14Y187        RAMD32                                       r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.790     1.589    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X14Y187                                                     r  Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.221     1.368    
    SLICE_X14Y187        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.497    Tiger4NSC_0/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/r_sdr_012_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/r_sdr_012_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.129ns (38.377%)  route 0.207ns (61.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.609     1.360    Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/iClock
    SLICE_X84Y249                                                     r  Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/r_sdr_012_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y249        FDRE (Prop_fdre_C_Q)         0.100     1.460 r  Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/r_sdr_012_reg[15]/Q
                         net (fo=1, routed)           0.207     1.667    Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/r_sdr_012[15]
    SLICE_X90Y249        LUT4 (Prop_lut4_I3_O)        0.029     1.696 r  Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/r_sdr_012[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.696    Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/n_0_r_sdr_012[3]_i_1__0
    SLICE_X90Y249        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/r_sdr_012_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.834     1.633    Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/iClock
    SLICE_X90Y249                                                     r  Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/r_sdr_012_reg[3]/C
                         clock pessimism             -0.076     1.557    
    SLICE_X90Y249        FDRE (Hold_fdre_C_D)         0.096     1.653    Tiger4SharedKES_0/inst/PageDecoderSyndromeBuffer/genblk1[1].PageDecoderSyndromeBuffer/r_sdr_012_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.710     1.461    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/I2
    SLICE_X43Y251                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y251        FDRE (Prop_fdre_C_Q)         0.100     1.561 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.089     1.650    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/DIB0
    SLICE_X42Y252        RAMD32                                       r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.956     1.755    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X42Y252                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB/CLK
                         clock pessimism             -0.280     1.475    
    SLICE_X42Y252        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.607    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.710     1.461    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/I2
    SLICE_X43Y250                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y250        FDRE (Prop_fdre_C_Q)         0.100     1.561 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.090     1.651    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/DIB0
    SLICE_X42Y251        RAMD32                                       r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.956     1.755    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X42Y251                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMB/CLK
                         clock pessimism             -0.280     1.475    
    SLICE_X42Y251        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.607    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Tiger4NSC_1/inst/Inst_Dispatcher/rSpareAddress_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_156_161/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.348%)  route 0.091ns (47.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.698     1.449    Tiger4NSC_1/inst/Inst_Dispatcher/iClock
    SLICE_X1Y207                                                      r  Tiger4NSC_1/inst/Inst_Dispatcher/rSpareAddress_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y207         FDRE (Prop_fdre_C_Q)         0.100     1.549 r  Tiger4NSC_1/inst/Inst_Dispatcher/rSpareAddress_reg[6]/Q
                         net (fo=3, routed)           0.091     1.640    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_156_161/DIB0
    SLICE_X2Y207         RAMD32                                       r  Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_156_161/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.926     1.725    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_156_161/WCLK
    SLICE_X2Y207                                                      r  Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_156_161/RAMB/CLK
                         clock pessimism             -0.262     1.463    
    SLICE_X2Y207         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.595    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_Low_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_156_161/RAMB
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_60/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.662     1.413    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/I2
    SLICE_X9Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y232         FDRE (Prop_fdre_C_Q)         0.100     1.513 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.089     1.602    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_60/DIA0
    SLICE_X8Y233         RAMD32                                       r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_60/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.887     1.686    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_60/WCLK
    SLICE_X8Y233                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_60/RAMA/CLK
                         clock pessimism             -0.260     1.426    
    SLICE_X8Y233         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.557    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_60/RAMA
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.710     1.461    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/I2
    SLICE_X43Y251                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y251        FDRE (Prop_fdre_C_Q)         0.100     1.561 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.090     1.651    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/DIA0
    SLICE_X42Y252        RAMD32                                       r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.956     1.755    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X42Y252                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA/CLK
                         clock pessimism             -0.280     1.475    
    SLICE_X42Y252        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.606    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.703     1.454    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/I2
    SLICE_X55Y261                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y261        FDRE (Prop_fdre_C_Q)         0.100     1.554 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw_pipe/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.089     1.643    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53/DIB0
    SLICE_X54Y262        RAMD32                                       r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.947     1.746    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53/WCLK
    SLICE_X54Y262                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53/RAMB/CLK
                         clock pessimism             -0.280     1.466    
    SLICE_X54Y262        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.598    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.643    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[237]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[261]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.049%)  route 0.176ns (57.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.606     1.357    Tiger4SharedKES_0/inst/PageDecoderKES/iClock
    SLICE_X92Y242                                                     r  Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y242        FDRE (Prop_fdre_C_Q)         0.100     1.457 r  Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[237]/Q
                         net (fo=1, routed)           0.176     1.633    Tiger4SharedKES_0/inst/PageDecoderKES/n_0_r_sdr_buffer_reg[237]
    SLICE_X87Y240        LUT4 (Prop_lut4_I1_O)        0.028     1.661 r  Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer[261]_i_1/O
                         net (fo=1, routed)           0.000     1.661    Tiger4SharedKES_0/inst/PageDecoderKES/n_0_r_sdr_buffer[261]_i_1
    SLICE_X87Y240        FDRE                                         r  Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[261]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.833     1.632    Tiger4SharedKES_0/inst/PageDecoderKES/iClock
    SLICE_X87Y240                                                     r  Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[261]/C
                         clock pessimism             -0.076     1.556    
    SLICE_X87Y240        FDRE (Hold_fdre_C_D)         0.060     1.616    Tiger4SharedKES_0/inst/PageDecoderKES/r_sdr_buffer_reg[261]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PS/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin                                                                                                                                                                                                                                                                                                                                                                       
Min Period        n/a     IDELAYE2/C          n/a            2.000     10.000  8.000   IDELAY_X0Y128    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/C                                                                                                                                                                                                                                                                                  
Min Period        n/a     IDELAYE2/C          n/a            2.000     10.000  8.000   IDELAY_X0Y122    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/C                                                                                                                                                                                                                                                                                  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     10.000  8.107   RAMB18_X1Y78     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893     10.000  8.107   RAMB18_X1Y78     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     10.000  8.107   RAMB36_X1Y40     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     10.000  8.107   RAMB36_X1Y40     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadCommandQ/Inst_DPBSCFIFO80x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     10.000  8.107   RAMB36_X1Y44     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK     
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     10.000  8.107   RAMB36_X1Y44     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadDataQ/Inst_DPBSCFIFO64x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK     
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     10.000  8.107   RAMB36_X1Y32     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     10.000  8.107   RAMB36_X1Y32     Tiger4NSC_0/inst/Inst_AXI4MasterInterface/Inst_AXI4MasterInterfaceReadChannel/Inst_AXI4ReadLengthQ/Inst_DPBSCFIFO40x64WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKIN1                                                                                                                                                                                                                                                                                                                                   
Low Pulse Width   Slow    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y8     V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
Low Pulse Width   Slow    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y11    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
Low Pulse Width   Fast    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y11    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
Low Pulse Width   Fast    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y8     V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X14Y213    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMA/CLK                                                                                                                                                                                             
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X14Y213    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK                                                                                                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X14Y213    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMB/CLK                                                                                                                                                                                             
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X14Y213    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMB_D1/CLK                                                                                                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X14Y213    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMC/CLK                                                                                                                                                                                             
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X14Y213    Tiger4NSC_1/inst/Inst_Dispatcher/Inst_ReqQ_High_Priority/Inst_DPBSCFIFO288x16WC/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_42_47/RAMC_D1/CLK                                                                                                                                                                                          
High Pulse Width  Fast    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y11    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
High Pulse Width  Slow    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y8     V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
High Pulse Width  Fast    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y8     V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
High Pulse Width  Slow    IN_FIFO/RDCLK       n/a            0.807     5.000   4.193   IN_FIFO_X0Y11    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/RDCLK                                                                                                                                                                                                                                                                            
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y191    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA/CLK                                                                                                                                                                                       
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y191    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK                                                                                                                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y191    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB/CLK                                                                                                                                                                                       
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y191    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK                                                                                                                                                                                    
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y191    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC/CLK                                                                                                                                                                                       
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     5.000   4.326   SLICE_X22Y191    Tiger4NSC_0/inst/Inst_Dispatcher/DatapathQueue/Inst_CRChCDCFIFO/Inst_DPBDCFIFO64x16DR/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK                                                                                                                                                                                    



---------------------------------------------------------------------------------------------------
From Clock:  MMCM0_GEN200M_Clock
  To Clock:  MMCM0_GEN200M_Clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM0_GEN200M_Clock
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { CH0MMCMC1H200/inst/clk_out1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin                                                                                                           
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438     5.000   2.562  IDELAYCTRL_X0Y2  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL/REFCLK             
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y191    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y190    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y189    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y188    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y186    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y185    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y184    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y183    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK  
Min Period  n/a     OSERDESE2/CLK      n/a            1.070     5.000   3.930  OLOGIC_X0Y148    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK  
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y2  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAYCTRL/REFCLK             



---------------------------------------------------------------------------------------------------
From Clock:  CH0_DQSToNAND_ClockOut
  To Clock:  CH0_DQSToNAND_ClockOut

Setup :            0  Failing Endpoints,  Worst Slack        0.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        1.085ns  (logic 0.362ns (33.364%)  route 0.723ns (66.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    7.745ns = ( 10.245 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.165    10.245    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        IDDR (Prop_iddr_C_Q2)        0.362    10.607 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.723    11.330    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.856    11.751    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.765    12.516    
                         clock uncertainty           -0.154    12.362    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.437    11.925    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        1.074ns  (logic 0.362ns (33.702%)  route 0.712ns (66.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    7.731ns = ( 10.231 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.151    10.231    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y147        IDDR (Prop_iddr_C_Q2)        0.362    10.593 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.712    11.305    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.856    11.751    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.788    12.539    
                         clock uncertainty           -0.154    12.385    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.437    11.948    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.948    
                         arrival time                         -11.305    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        1.064ns  (logic 0.362ns (34.020%)  route 0.702ns (65.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    7.697ns = ( 10.197 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.118    10.197    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y146                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y146        IDDR (Prop_iddr_C_Q2)        0.362    10.559 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.702    11.262    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[2]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.856    11.751    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.811    12.562    
                         clock uncertainty           -0.154    12.408    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.437    11.971    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.971    
                         arrival time                         -11.262    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.979ns  (logic 0.362ns (36.973%)  route 0.617ns (63.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    7.735ns = ( 10.235 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.155    10.235    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        IDDR (Prop_iddr_C_Q2)        0.362    10.597 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.617    11.214    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.856    11.751    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.765    12.516    
                         clock uncertainty           -0.154    12.362    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.437    11.925    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.738ns  (logic 0.362ns (49.019%)  route 0.376ns (50.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    7.660ns = ( 10.160 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.080    10.160    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q2)        0.362    10.522 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.376    10.899    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[4]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.856    11.751    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.811    12.562    
                         clock uncertainty           -0.154    12.408    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.435    11.973    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.726ns  (logic 0.362ns (49.885%)  route 0.364ns (50.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    7.647ns = ( 10.147 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.067    10.147    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y141                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y141        IDDR (Prop_iddr_C_Q2)        0.362    10.509 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.364    10.873    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[5]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.856    11.751    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.811    12.562    
                         clock uncertainty           -0.154    12.408    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D3[1])
                                                     -0.435    11.973    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.984ns  (logic 0.362ns (36.775%)  route 0.622ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.737ns = ( 11.737 - 5.000 ) 
    Source Clock Delay      (SCD):    7.731ns = ( 10.231 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.788ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.151    10.231    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y147        IDDR (Prop_iddr_C_Q2)        0.362    10.593 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.622    11.216    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    SLICE_X1Y145         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.842    11.737    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y145                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C
                         clock pessimism              0.788    12.525    
                         clock uncertainty           -0.154    12.371    
    SLICE_X1Y145         FDRE (Setup_fdre_C_D)       -0.053    12.318    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.662ns  (logic 0.362ns (54.699%)  route 0.300ns (45.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    7.622ns = ( 10.122 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.042    10.122    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y139                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y139        IDDR (Prop_iddr_C_Q2)        0.362    10.484 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.300    10.784    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.856    11.751    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.765    12.516    
                         clock uncertainty           -0.154    12.362    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.435    11.927    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.927    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.250ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.653ns  (logic 0.362ns (55.397%)  route 0.291ns (44.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.751ns = ( 11.751 - 5.000 ) 
    Source Clock Delay      (SCD):    7.569ns = ( 10.069 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.811ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.989    10.069    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y140                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        IDDR (Prop_iddr_C_Q2)        0.362    10.431 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.291    10.722    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[6]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.856    11.751    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.811    12.562    
                         clock uncertainty           -0.154    12.408    
    IN_FIFO_X0Y11        IN_FIFO (Setup_in_fifo_WRCLK_D3[2])
                                                     -0.435    11.973    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.973    
                         arrival time                         -10.722    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut rise@5.000ns - CH0_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.777ns  (logic 0.362ns (46.589%)  route 0.415ns (53.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.706ns = ( 11.706 - 5.000 ) 
    Source Clock Delay      (SCD):    7.735ns = ( 10.235 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.765ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.133     6.637 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.637    IO_NAND_CH0_DQS_P
    AD23                                              0.000     6.637 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     6.637    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     7.408 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.080 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.155    10.235    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        IDDR (Prop_iddr_C_Q2)        0.362    10.597 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.415    11.012    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3]
    SLICE_X0Y144         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     8.776 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.776    IO_NAND_CH0_DQS_P
    AD23                                              0.000     8.776 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     8.776    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     9.472 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    10.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.811    11.706    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y144                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C
                         clock pessimism              0.765    12.471    
                         clock uncertainty           -0.154    12.317    
    SLICE_X0Y144         FDRE (Setup_fdre_C_D)       -0.050    12.267    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         12.267    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  1.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.195ns (27.244%)  route 0.521ns (72.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.284ns
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.600     4.495    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        IDDR (Prop_iddr_C_Q1)        0.195     4.690 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.521     5.211    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[0]
    SLICE_X1Y138         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.580     5.284    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y138                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/C
                         clock pessimism             -0.854     4.430    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.013     4.443    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.443    
                         arrival time                           5.211    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.091ns (11.568%)  route 0.696ns (88.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.380ns
    Source Clock Delay      (SCD):    4.525ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.629     4.525    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y148                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.091     4.616 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/Q
                         net (fo=3, routed)           0.696     5.311    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[8]
    SLICE_X0Y143         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.675     5.380    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y143                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]/C
                         clock pessimism             -0.868     4.511    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.004     4.515    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.515    
                         arrival time                           5.311    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.195ns (26.417%)  route 0.543ns (73.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.389ns
    Source Clock Delay      (SCD):    4.490ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.595     4.490    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y145                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y145        IDDR (Prop_iddr_C_Q1)        0.195     4.685 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.543     5.229    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[3]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.685     5.389    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.854     4.535    
    IN_FIFO_X0Y11        IN_FIFO (Hold_in_fifo_WRCLK_D0[3])
                                                     -0.111     4.424    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -4.424    
                         arrival time                           5.229    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.195ns (23.395%)  route 0.639ns (76.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.343ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.568     4.464    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q1)        0.195     4.659 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.639     5.297    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[4]
    SLICE_X2Y139         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.639     5.343    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y139                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
                         clock pessimism             -0.868     4.475    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.010     4.485    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.485    
                         arrival time                           5.297    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.091ns (10.766%)  route 0.754ns (89.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.296ns
    Source Clock Delay      (SCD):    4.395ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.500     4.395    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y139                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.091     4.486 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/Q
                         net (fo=3, routed)           0.754     5.240    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[15]
    SLICE_X2Y140         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.591     5.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/C
                         clock pessimism             -0.868     4.428    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)        -0.004     4.424    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.424    
                         arrival time                           5.240    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.195ns (25.564%)  route 0.568ns (74.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.389ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.568     4.464    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q1)        0.195     4.659 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.568     5.226    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[4]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.685     5.389    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.882     4.507    
    IN_FIFO_X0Y11        IN_FIFO (Hold_in_fifo_WRCLK_D1[0])
                                                     -0.104     4.403    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -4.403    
                         arrival time                           5.226    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.118ns (13.629%)  route 0.748ns (86.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.360ns
    Source Clock Delay      (SCD):    4.432ns
    Clock Pessimism Removal (CPR):    0.927ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.537     4.432    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y144                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.118     4.550 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[11]/Q
                         net (fo=3, routed)           0.748     5.298    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[11]
    SLICE_X0Y144         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.655     5.360    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y144                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]/C
                         clock pessimism             -0.927     4.432    
    SLICE_X0Y144         FDRE (Hold_fdre_C_D)         0.040     4.472    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -4.472    
                         arrival time                           5.298    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.195ns (23.582%)  route 0.632ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.389ns
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.854ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.535     4.430    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y139                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y139        IDDR (Prop_iddr_C_Q1)        0.195     4.625 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.632     5.257    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[7]
    IN_FIFO_X0Y11        IN_FIFO                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.685     5.389    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y11                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.854     4.535    
    IN_FIFO_X0Y11        IN_FIFO (Hold_in_fifo_WRCLK_D1[3])
                                                     -0.104     4.431    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -4.431    
                         arrival time                           5.257    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.118ns (13.518%)  route 0.755ns (86.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.296ns
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    0.914ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.486     4.382    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.118     4.500 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/Q
                         net (fo=3, routed)           0.755     5.255    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[15]
    SLICE_X2Y140         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.591     5.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]/C
                         clock pessimism             -0.914     4.382    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.040     4.422    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.422    
                         arrival time                           5.255    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - CH0_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.091ns (9.714%)  route 0.846ns (90.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.401ns
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.704     2.296 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.296    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.296 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.296    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     2.697 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.697    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.532     4.427    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.091     4.518 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/Q
                         net (fo=3, routed)           0.846     5.364    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[12]
    SLICE_X0Y142         FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                              0.000     2.773 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     2.773    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     3.242 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.242    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.705 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.696     5.401    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y142                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[12]/C
                         clock pessimism             -0.868     4.532    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)        -0.004     4.528    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           5.364    
  -------------------------------------------------------------------
                         slack                                  0.836    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CH0_DQSToNAND_ClockOut
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { IO_NAND_CH0_DQS_P }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                  
Min Period        n/a     IN_FIFO/WRCLK  n/a            1.876     5.000   3.124  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y148  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y147  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y146  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y145  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y142  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y141  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y140  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y139  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C  
Min Period        n/a     FDRE/C         n/a            0.750     5.000   4.250  SLICE_X1Y146   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/C        
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Slow    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y139   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y148   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y141   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y141   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y139   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C        
Low Pulse Width   Slow    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y145   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y146   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.400     2.500   2.100  SLICE_X1Y146   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/C        
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y11  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[2]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[0]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[2]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[0]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y138   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[2]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y141   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[13]/C        
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y141   V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[14]/C        



---------------------------------------------------------------------------------------------------
From Clock:  CH1_DQSToNAND_ClockOut
  To Clock:  CH1_DQSToNAND_ClockOut

Setup :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.846ns  (logic 0.362ns (42.800%)  route 0.484ns (57.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 11.774 - 5.000 ) 
    Source Clock Delay      (SCD):    7.931ns = ( 10.431 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.197    10.431    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y102                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y102        IDDR (Prop_iddr_C_Q2)        0.362    10.793 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.484    11.277    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[6]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.734    11.774    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.797    12.571    
                         clock uncertainty           -0.154    12.417    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D3[2])
                                                     -0.435    11.982    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                         -11.277    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.997ns  (logic 0.362ns (36.313%)  route 0.635ns (63.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 11.774 - 5.000 ) 
    Source Clock Delay      (SCD):    7.714ns = ( 10.214 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.980    10.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y109                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y109        IDDR (Prop_iddr_C_Q2)        0.362    10.576 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.635    11.211    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.734    11.774    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.797    12.571    
                         clock uncertainty           -0.154    12.417    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[1])
                                                     -0.437    11.980    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[2]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.818ns  (logic 0.362ns (44.231%)  route 0.456ns (55.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 11.774 - 5.000 ) 
    Source Clock Delay      (SCD):    7.855ns = ( 10.355 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.121    10.355    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y106                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y106        IDDR (Prop_iddr_C_Q2)        0.362    10.717 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.456    11.173    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[2]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.734    11.774    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.548    
                         clock uncertainty           -0.154    12.394    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[2])
                                                     -0.437    11.957    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.751ns  (logic 0.362ns (48.175%)  route 0.389ns (51.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 11.774 - 5.000 ) 
    Source Clock Delay      (SCD):    7.923ns = ( 10.423 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.188    10.423    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y101        IDDR (Prop_iddr_C_Q2)        0.362    10.785 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.389    11.174    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.734    11.774    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.548    
                         clock uncertainty           -0.154    12.394    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.435    11.959    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                         -11.174    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.728ns  (logic 0.362ns (49.727%)  route 0.366ns (50.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 11.774 - 5.000 ) 
    Source Clock Delay      (SCD):    7.924ns = ( 10.424 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.190    10.424    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y104        IDDR (Prop_iddr_C_Q2)        0.362    10.786 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.366    11.152    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[4]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.734    11.774    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.548    
                         clock uncertainty           -0.154    12.394    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.435    11.959    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.959    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[3]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.737ns  (logic 0.362ns (49.115%)  route 0.375ns (50.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 11.774 - 5.000 ) 
    Source Clock Delay      (SCD):    7.890ns = ( 10.390 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.156    10.390    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y105                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y105        IDDR (Prop_iddr_C_Q2)        0.362    10.752 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.375    11.127    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[3]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.734    11.774    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.797    12.571    
                         clock uncertainty           -0.154    12.417    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[3])
                                                     -0.437    11.980    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.980    
                         arrival time                         -11.127    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.795ns  (logic 0.362ns (45.540%)  route 0.433ns (54.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 11.774 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns = ( 10.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.055    10.289    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        IDDR (Prop_iddr_C_Q2)        0.362    10.651 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.433    11.084    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D2[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.734    11.774    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.774    12.548    
                         clock uncertainty           -0.154    12.394    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D2[0])
                                                     -0.437    11.957    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.957    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        0.730ns  (logic 0.362ns (49.577%)  route 0.368ns (50.423%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.774ns = ( 11.774 - 5.000 ) 
    Source Clock Delay      (SCD):    7.851ns = ( 10.351 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.797ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.117    10.351    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y103                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y103        IDDR (Prop_iddr_C_Q2)        0.362    10.713 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.368    11.081    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[5]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D3[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.734    11.774    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism              0.797    12.571    
                         clock uncertainty           -0.154    12.417    
    IN_FIFO_X0Y8         IN_FIFO (Setup_in_fifo_WRCLK_D3[1])
                                                     -0.435    11.982    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut fall@2.500ns)
  Data Path Delay:        1.118ns  (logic 0.362ns (32.367%)  route 0.756ns (67.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.773ns = ( 11.773 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns = ( 10.289 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     3.760    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     3.840 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     5.636    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936     1.700 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     3.760    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     3.840 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     5.157    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     5.504 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.504    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     6.772 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.772    IO_NAND_CH1_DQS_P
    AF20                                              0.000     6.772 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     6.772    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     7.562 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     7.562    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     9.234 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.055    10.289    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        IDDR (Prop_iddr_C_Q2)        0.362    10.651 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.756    11.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    SLICE_X4Y109         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.733    11.773    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y109                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]/C
                         clock pessimism              0.774    12.547    
                         clock uncertainty           -0.154    12.393    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)       -0.042    12.351    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         12.351    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.968ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CH1_DQSToNAND_ClockOut rise@5.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.216ns (6.422%)  route 3.147ns (93.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.878ns = ( 11.878 - 5.000 ) 
    Source Clock Delay      (SCD):    7.895ns
    Clock Pessimism Removal (CPR):    0.774ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.317     2.657    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.004 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     3.004    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.268     4.272 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.272    IO_NAND_CH1_DQS_P
    AF20                                              0.000     4.272 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     4.272    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     5.062 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     5.062    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     6.734 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.161     7.895    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y142                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.216     8.111 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/Q
                         net (fo=53, routed)          3.147    11.259    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset
    SLICE_X0Y98          FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     7.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     7.763    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     8.902 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     8.902    IO_NAND_CH1_DQS_P
    AF20                                              0.000     8.902 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     8.902    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     9.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     9.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    11.040 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.838    11.878    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y98                                                       r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C
                         clock pessimism              0.774    12.652    
                         clock uncertainty           -0.154    12.498    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.271    12.227    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -11.259    
  -------------------------------------------------------------------
                         slack                                  0.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.100ns (12.534%)  route 0.698ns (87.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    4.673ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.648     4.673    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y100                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y100         FDRE (Prop_fdre_C_Q)         0.100     4.773 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[13]/Q
                         net (fo=3, routed)           0.698     5.471    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[13]
    SLICE_X0Y101         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.724     5.573    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y101                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/C
                         clock pessimism             -0.869     4.704    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.040     4.744    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.744    
                         arrival time                           5.471    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.195ns (21.716%)  route 0.703ns (78.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.543     4.568    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        IDDR (Prop_iddr_C_Q1)        0.195     4.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.703     5.466    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[0]
    SLICE_X1Y101         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.724     5.573    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y101                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]/C
                         clock pessimism             -0.869     4.704    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.013     4.717    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           5.466    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.195ns (23.700%)  route 0.628ns (76.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.516ns
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.578     4.603    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y103                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y103        IDDR (Prop_iddr_C_Q1)        0.195     4.798 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.628     5.426    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[5]
    SLICE_X0Y103         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.667     5.516    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y103                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/C
                         clock pessimism             -0.869     4.647    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.010     4.657    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           5.426    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.195ns (27.795%)  route 0.507ns (72.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.543     4.568    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        IDDR (Prop_iddr_C_Q1)        0.195     4.763 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.507     5.270    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[0]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.587     5.436    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.869     4.567    
    IN_FIFO_X0Y8         IN_FIFO (Hold_in_fifo_WRCLK_D0[0])
                                                     -0.111     4.456    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -4.456    
                         arrival time                           5.270    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.118ns (12.564%)  route 0.821ns (87.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.522ns
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.550     4.575    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y103                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.118     4.693 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[5]/Q
                         net (fo=3, routed)           0.821     5.514    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[5]
    SLICE_X1Y104         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.673     5.522    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y104                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]/C
                         clock pessimism             -0.869     4.653    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.038     4.691    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                           5.514    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.195ns (26.524%)  route 0.540ns (73.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.436ns
    Source Clock Delay      (SCD):    4.532ns
    Clock Pessimism Removal (CPR):    0.883ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.507     4.532    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y109                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y109        IDDR (Prop_iddr_C_Q1)        0.195     4.727 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.540     5.267    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[1]
    IN_FIFO_X0Y8         IN_FIFO                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.587     5.436    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    IN_FIFO_X0Y8                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK
                         clock pessimism             -0.883     4.553    
    IN_FIFO_X0Y8         IN_FIFO (Hold_in_fifo_WRCLK_D0[1])
                                                     -0.111     4.442    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4
  -------------------------------------------------------------------
                         required time                         -4.442    
                         arrival time                           5.267    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (rising edge-triggered cell IDDR clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.195ns (23.013%)  route 0.652ns (76.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.516ns
    Source Clock Delay      (SCD):    4.640ns
    Clock Pessimism Removal (CPR):    0.869ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.615     4.640    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y104        IDDR (Prop_iddr_C_Q1)        0.195     4.835 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q1
                         net (fo=4, routed)           0.652     5.487    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtRising[4]
    SLICE_X2Y103         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.667     5.516    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y103                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C
                         clock pessimism             -0.869     4.647    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.010     4.657    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.657    
                         arrival time                           5.487    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.100ns (11.446%)  route 0.774ns (88.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.573ns
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.956ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.592     4.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y101                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.100     4.717 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[0]/Q
                         net (fo=3, routed)           0.774     5.491    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[0]
    SLICE_X1Y101         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.724     5.573    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y101                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[0]/C
                         clock pessimism             -0.956     4.617    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.043     4.660    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.660    
                         arrival time                           5.491    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_ValidFlag_reg/R
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.100ns (10.629%)  route 0.841ns (89.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.625     4.650    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y142                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.100     4.750 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/Q
                         net (fo=53, routed)          0.841     5.591    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset
    SLICE_X2Y143         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_ValidFlag_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.780     5.629    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y143                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_ValidFlag_reg/C
                         clock pessimism             -0.882     4.747    
    SLICE_X2Y143         FDRE (Hold_fdre_C_R)         0.006     4.753    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_ValidFlag_reg
  -------------------------------------------------------------------
                         required time                         -4.753    
                         arrival time                           5.591    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/R
                            (rising edge-triggered cell FDRE clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - CH1_DQSToNAND_ClockOut rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.100ns (10.629%)  route 0.841ns (89.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.629ns
    Source Clock Delay      (SCD):    4.650ns
    Clock Pessimism Removal (CPR):    0.882ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.649     1.400    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.592 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.592    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.815     2.407 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.407    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.407 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     2.827 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     2.827    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     4.025 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.625     4.650    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y142                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y142         FDRE (Prop_fdre_C_Q)         0.100     4.750 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/Q
                         net (fo=53, routed)          0.841     5.591    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset
    SLICE_X2Y143         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                              0.000     2.898 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     2.898    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     3.386 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     3.386    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     4.849 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.780     5.629    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y143                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg/C
                         clock pessimism             -0.882     4.747    
    SLICE_X2Y143         FDRE (Hold_fdre_C_R)         0.006     4.753    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_ValidFlag_reg
  -------------------------------------------------------------------
                         required time                         -4.753    
                         arrival time                           5.591    
  -------------------------------------------------------------------
                         slack                                  0.838    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CH1_DQSToNAND_ClockOut
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { IO_NAND_CH1_DQS_P }

Check Type        Corner  Lib Pin        Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                  
Min Period        n/a     IN_FIFO/WRCLK  n/a            1.876     5.000   3.124  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y110  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y109  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y106  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[2].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y105  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[3].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y104  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y103  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y102  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C  
Min Period        n/a     IDDR/C         n/a            1.070     5.000   3.930  ILOGIC_X0Y101  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C  
Min Period        n/a     FDRE/C         n/a            0.700     5.000   4.300  SLICE_X3Y142   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C           
Low Pulse Width   Slow    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
Low Pulse Width   Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y98    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[15]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C         
Low Pulse Width   Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y98    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[15]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[4]/C         
Low Pulse Width   Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X0Y98    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]/C        
Low Pulse Width   Fast    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[4]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[7]/C         
Low Pulse Width   Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X3Y142   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C           
High Pulse Width  Slow    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Fast    IN_FIFO/WRCLK  n/a            0.807     2.500   1.693  IN_FIFO_X0Y8   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQINFIFO4x4/WRCLK       
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y143   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C      
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[4]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y104   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[4]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X1Y104   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[5]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y103   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[4]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X2Y102   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[7]/C         
High Pulse Width  Slow    FDRE/C         n/a            0.350     2.500   2.150  SLICE_X3Y142   V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C           



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_OpenSSD2_clk_wiz_0_0
  To Clock:  clk_out1_OpenSSD2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_OpenSSD2_clk_wiz_0_0
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                       
Min Period  n/a     BUFG/I              n/a            1.349     5.000   3.650    BUFGCTRL_X0Y19   CH0MMCMC1H200/inst/clkout1_buf/I          
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            0.937     5.000   4.063    MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0  
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   5.000   208.360  MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_OpenSSD2_clk_wiz_0_0
  To Clock:  clkfbout_OpenSSD2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_OpenSSD2_clk_wiz_0_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CH0MMCMC1H200/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                        
Min Period  n/a     BUFG/I               n/a            1.349     10.000  8.651    BUFGCTRL_X0Y21   CH0MMCMC1H200/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937     10.000  9.063    MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937     10.000  9.063    MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y6  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 0.974ns (25.063%)  route 2.912ns (74.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 7.317 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[27])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[27]
                         net (fo=1, routed)           2.912     6.896    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[27]
    SLICE_X92Y232        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.077     7.317    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X92Y232                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[27]/C
                         clock pessimism              0.186     7.503    
                         clock uncertainty           -0.083     7.420    
    SLICE_X92Y232        FDRE (Setup_fdre_C_D)       -0.002     7.418    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                          7.418    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.974ns (25.434%)  route 2.855ns (74.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 7.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[24])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[24]
                         net (fo=1, routed)           2.855     6.839    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[24]
    SLICE_X93Y233        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.078     7.318    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X93Y233                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[24]/C
                         clock pessimism              0.186     7.504    
                         clock uncertainty           -0.083     7.421    
    SLICE_X93Y233        FDRE (Setup_fdre_C_D)       -0.019     7.402    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[24]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -6.839    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.974ns (25.400%)  route 2.861ns (74.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 7.317 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[26])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[26]
                         net (fo=1, routed)           2.861     6.845    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[26]
    SLICE_X92Y232        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.077     7.317    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X92Y232                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[26]/C
                         clock pessimism              0.186     7.503    
                         clock uncertainty           -0.083     7.420    
    SLICE_X92Y232        FDRE (Setup_fdre_C_D)       -0.009     7.411    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[26]
  -------------------------------------------------------------------
                         required time                          7.411    
                         arrival time                          -6.845    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.974ns (25.480%)  route 2.849ns (74.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 7.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[5])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[5]
                         net (fo=1, routed)           2.849     6.833    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[5]
    SLICE_X81Y232        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.078     7.318    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X81Y232                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[5]/C
                         clock pessimism              0.186     7.504    
                         clock uncertainty           -0.083     7.421    
    SLICE_X81Y232        FDRE (Setup_fdre_C_D)       -0.019     7.402    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -6.833    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.974ns (25.386%)  route 2.863ns (74.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 7.320 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[28])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[28]
                         net (fo=1, routed)           2.863     6.847    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[28]
    SLICE_X82Y234        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.080     7.320    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X82Y234                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[28]/C
                         clock pessimism              0.186     7.506    
                         clock uncertainty           -0.083     7.423    
    SLICE_X82Y234        FDRE (Setup_fdre_C_D)       -0.001     7.422    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[28]
  -------------------------------------------------------------------
                         required time                          7.422    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.974ns (25.646%)  route 2.824ns (74.354%))
  Logic Levels:           0  
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.317ns = ( 7.317 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[19])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[19]
                         net (fo=1, routed)           2.824     6.808    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[19]
    SLICE_X92Y232        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.077     7.317    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X92Y232                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[19]/C
                         clock pessimism              0.186     7.503    
                         clock uncertainty           -0.083     7.420    
    SLICE_X92Y232        FDRE (Setup_fdre_C_D)       -0.022     7.398    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[19]
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -6.808    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.974ns (25.886%)  route 2.789ns (74.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 7.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[15])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[15]
                         net (fo=1, routed)           2.789     6.773    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[15]
    SLICE_X93Y233        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.078     7.318    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X93Y233                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[15]/C
                         clock pessimism              0.186     7.504    
                         clock uncertainty           -0.083     7.421    
    SLICE_X93Y233        FDRE (Setup_fdre_C_D)       -0.022     7.399    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[15]
  -------------------------------------------------------------------
                         required time                          7.399    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.974ns (25.928%)  route 2.783ns (74.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.318ns = ( 7.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[25])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[25]
                         net (fo=1, routed)           2.783     6.767    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[25]
    SLICE_X80Y232        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.078     7.318    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X80Y232                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[25]/C
                         clock pessimism              0.186     7.504    
                         clock uncertainty           -0.083     7.421    
    SLICE_X80Y232        FDRE (Setup_fdre_C_D)       -0.022     7.399    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[25]
  -------------------------------------------------------------------
                         required time                          7.399    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.974ns (26.018%)  route 2.769ns (73.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 7.314 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[3])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[3]
                         net (fo=1, routed)           2.769     6.753    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[3]
    SLICE_X88Y234        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.074     7.314    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X88Y234                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[3]/C
                         clock pessimism              0.186     7.500    
                         clock uncertainty           -0.083     7.417    
    SLICE_X88Y234        FDRE (Setup_fdre_C_D)       -0.031     7.386    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                          7.386    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 PS/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.974ns (25.968%)  route 2.777ns (74.032%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 7.321 - 5.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.670     3.010    PS/inst/M_AXI_GP1_ACLK
    PS7_X0Y0                                                          r  PS/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1WDATA[16])
                                                      0.974     3.984 r  PS/inst/PS7_i/MAXIGP1WDATA[16]
                         net (fo=1, routed)           2.777     6.761    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[16]
    SLICE_X92Y236        FDRE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.081     7.321    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X92Y236                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[16]/C
                         clock pessimism              0.186     7.507    
                         clock uncertainty           -0.083     7.424    
    SLICE_X92Y236        FDRE (Setup_fdre_C_D)       -0.022     7.402    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_wdata_reg[16]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  0.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.340%)  route 0.175ns (63.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.791     1.542    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X39Y301                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y301        FDRE (Prop_fdre_C_Q)         0.100     1.642 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.175     1.817    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X38Y298        SRLC32E                                      r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.957     1.756    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X38Y298                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.096     1.660    
    SLICE_X38Y298        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.759    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.146ns (46.286%)  route 0.169ns (53.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.602     1.353    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X90Y233                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y233        FDCE (Prop_fdce_C_Q)         0.118     1.471 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state_reg[5]/Q
                         net (fo=7, routed)           0.169     1.640    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[5]
    SLICE_X88Y235        LUT4 (Prop_lut4_I1_O)        0.028     1.668 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.668    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/next_wr_state[0]
    SLICE_X88Y235        FDPE                                         r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.827     1.626    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X88Y235                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state_reg[0]/C
                         clock pessimism             -0.076     1.550    
    SLICE_X88Y235        FDPE (Hold_fdpe_C_D)         0.060     1.610    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.406%)  route 0.095ns (48.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.703     1.454    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X45Y283                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y283        FDRE (Prop_fdre_C_Q)         0.100     1.554 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.095     1.649    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X42Y283        SRL16E                                       r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.948     1.747    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y283                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.261     1.486    
    SLICE_X42Y283        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.584    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.651%)  route 0.134ns (57.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.856ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.790     1.541    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X37Y304                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y304        FDRE (Prop_fdre_C_Q)         0.100     1.641 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.134     1.775    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X36Y301        SRLC32E                                      r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.057     1.856    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X36Y301                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.300     1.556    
    SLICE_X36Y301        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     1.710    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.263%)  route 0.099ns (49.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.698     1.449    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X53Y270                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y270        FDRE (Prop_fdre_C_Q)         0.100     1.549 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.099     1.648    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X54Y270        SRL16E                                       r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.940     1.739    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X54Y270                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.261     1.478    
    SLICE_X54Y270        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.573    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.100ns (34.606%)  route 0.189ns (65.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.791     1.542    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X39Y301                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y301        FDRE (Prop_fdre_C_Q)         0.100     1.642 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.189     1.831    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X38Y298        SRLC32E                                      r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.957     1.756    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X38Y298                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.096     1.660    
    SLICE_X38Y298        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.754    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.143%)  route 0.096ns (48.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.703     1.454    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X45Y283                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y283        FDRE (Prop_fdre_C_Q)         0.100     1.554 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.096     1.650    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X42Y283        SRL16E                                       r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.948     1.747    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y283                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.261     1.486    
    SLICE_X42Y283        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.572    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.360%)  route 0.136ns (57.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.782     1.533    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X56Y300                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y300        FDRE (Prop_fdre_C_Q)         0.100     1.633 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.136     1.769    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X56Y298        FDRE                                         r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.948     1.747    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X56Y298                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.096     1.651    
    SLICE_X56Y298        FDRE (Hold_fdre_C_D)         0.040     1.691    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.100ns (33.288%)  route 0.200ns (66.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.096ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.791     1.542    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X37Y302                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y302        FDRE (Prop_fdre_C_Q)         0.100     1.642 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.200     1.842    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X38Y298        SRLC32E                                      r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.957     1.756    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X38Y298                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.096     1.660    
    SLICE_X38Y298        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.762    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.263%)  route 0.099ns (49.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.698     1.449    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X53Y270                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y270        FDRE (Prop_fdre_C_Q)         0.100     1.549 r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.099     1.648    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X54Y270        SRL16E                                       r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.940     1.739    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X54Y270                                                     r  GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.261     1.478    
    SLICE_X54Y270        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.564    GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { PS/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location        Pin                                                                                                                                                                                  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663     5.000   3.337  RAMB36_X4Y42    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK               
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663     5.000   3.337  RAMB18_X4Y86    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/ramb18sdp_0/genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663     5.000   3.337  RAMB36_X5Y44    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_table_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK                       
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663     5.000   3.337  RAMB36_X5Y43    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_table_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK                       
Min Period        n/a     BUFG/I              n/a            1.349     5.000   3.650  BUFGCTRL_X0Y18  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I                                                                                                                                          
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250  SLICE_X61Y278   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C                                                  
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250  SLICE_X61Y278   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C                                                  
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250  SLICE_X59Y277   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C                                                            
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250  SLICE_X60Y268   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[10]/C                                    
Min Period        n/a     FDRE/C              n/a            0.750     5.000   4.250  SLICE_X60Y268   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C                                    
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X36Y301   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK                                                  
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X42Y301   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK                                                  
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X42Y301   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK                                                  
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X42Y301   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK                                                   
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X36Y301   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK                                                   
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X36Y301   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK                                                   
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X36Y301   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK                                                   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550     2.500   1.950  SLICE_X42Y300   proc_sys_reset_2/U0/EXT_LPF/POR_SRL_I/CLK                                                                                                                                            
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X58Y259   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK                                                      
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X58Y257   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK                                                      
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X54Y259   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK                                                       
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X58Y259   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK                                                      
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X58Y259   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK                                                      
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X58Y257   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK                                                      
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X58Y257   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK                                                      
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X58Y257   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK                                                      
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X58Y260   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK                                                       
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X58Y258   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK                                                      
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X58Y258   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK                                                      
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.550     2.500   1.950  SLICE_X58Y258   GPIC1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK                                                      



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.937ns  (logic 0.259ns (8.817%)  route 2.678ns (91.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 6.294 - 4.000 ) 
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.438     2.778    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/m0_axi_aclk
    SLICE_X81Y250                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y250        FDRE (Prop_fdre_C_Q)         0.216     2.994 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rvalid_reg/Q
                         net (fo=15, routed)          2.160     5.154    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/O1
    SLICE_X117Y187       LUT2 (Prop_lut2_I0_O)        0.043     5.197 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2_i_1__5/O
                         net (fo=1, routed)           0.519     5.715    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/WREN0
    RAMB36_X5Y37         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.054     6.294    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X5Y37                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism              0.112     6.406    
                         clock uncertainty           -0.070     6.336    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.295     6.041    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.216ns (7.985%)  route 2.489ns (92.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 6.294 - 4.000 ) 
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.436     2.776    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/m0_axi_aclk
    SLICE_X80Y259                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y259        FDRE (Prop_fdre_C_Q)         0.216     2.992 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[28]/Q
                         net (fo=2, routed)           2.489     5.481    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/I1[28]
    RAMB36_X5Y37         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.054     6.294    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X5Y37                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism              0.112     6.406    
                         clock uncertainty           -0.070     6.336    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[28])
                                                     -0.489     5.847    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.481    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.216ns (8.034%)  route 2.472ns (91.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 6.294 - 4.000 ) 
    Source Clock Delay      (SCD):    2.783ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.443     2.783    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/m0_axi_aclk
    SLICE_X72Y257                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y257        FDRE (Prop_fdre_C_Q)         0.216     2.999 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[32]/Q
                         net (fo=2, routed)           2.472     5.471    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/I1[32]
    RAMB36_X5Y37         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.054     6.294    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X5Y37                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism              0.112     6.406    
                         clock uncertainty           -0.070     6.336    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                     -0.489     5.847    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.254ns (9.483%)  route 2.425ns (90.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 6.294 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/m0_axi_aclk
    SLICE_X66Y260                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y260        FDRE (Prop_fdre_C_Q)         0.254     3.039 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[38]/Q
                         net (fo=2, routed)           2.425     5.464    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/I1[38]
    RAMB36_X5Y37         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.054     6.294    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X5Y37                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism              0.112     6.406    
                         clock uncertainty           -0.070     6.336    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                     -0.489     5.847    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.679ns  (logic 0.216ns (8.064%)  route 2.463ns (91.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 6.294 - 4.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.440     2.780    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/m0_axi_aclk
    SLICE_X77Y259                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y259        FDRE (Prop_fdre_C_Q)         0.216     2.996 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[37]/Q
                         net (fo=2, routed)           2.463     5.459    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/I1[37]
    RAMB36_X5Y37         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.054     6.294    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X5Y37                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism              0.112     6.406    
                         clock uncertainty           -0.070     6.336    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.489     5.847    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.254ns (9.544%)  route 2.407ns (90.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 6.296 - 4.000 ) 
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.445     2.785    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/m0_axi_aclk
    SLICE_X66Y260                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y260        FDRE (Prop_fdre_C_Q)         0.254     3.039 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[40]/Q
                         net (fo=2, routed)           2.407     5.446    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_1/I1[40]
    RAMB36_X5Y38         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.056     6.296    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_1/m0_axi_aclk
    RAMB36_X5Y38                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism              0.112     6.408    
                         clock uncertainty           -0.070     6.338    
    RAMB36_X5Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                     -0.489     5.849    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                          5.849    
                         arrival time                          -5.446    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.216ns (8.112%)  route 2.447ns (91.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 6.294 - 4.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.440     2.780    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/m0_axi_aclk
    SLICE_X75Y261                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y261        FDRE (Prop_fdre_C_Q)         0.216     2.996 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[51]/Q
                         net (fo=2, routed)           2.447     5.443    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/I1[51]
    RAMB36_X5Y37         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.054     6.294    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X5Y37                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism              0.112     6.406    
                         clock uncertainty           -0.070     6.336    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                     -0.489     5.847    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.443    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.216ns (8.113%)  route 2.446ns (91.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 6.294 - 4.000 ) 
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.440     2.780    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/m0_axi_aclk
    SLICE_X75Y261                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y261        FDRE (Prop_fdre_C_Q)         0.216     2.996 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[49]/Q
                         net (fo=2, routed)           2.446     5.442    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/I1[49]
    RAMB36_X5Y37         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.054     6.294    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X5Y37                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism              0.112     6.406    
                         clock uncertainty           -0.070     6.336    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                     -0.489     5.847    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.216ns (8.083%)  route 2.456ns (91.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 6.294 - 4.000 ) 
    Source Clock Delay      (SCD):    2.769ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.429     2.769    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/m0_axi_aclk
    SLICE_X92Y264                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y264        FDRE (Prop_fdre_C_Q)         0.216     2.985 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[56]/Q
                         net (fo=2, routed)           2.456     5.441    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/I1[56]
    RAMB36_X5Y37         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.054     6.294    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X5Y37                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism              0.112     6.406    
                         clock uncertainty           -0.070     6.336    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                     -0.489     5.847    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.441    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.408ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.216ns (8.080%)  route 2.457ns (91.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 6.294 - 4.000 ) 
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.426     2.766    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/m0_axi_aclk
    SLICE_X92Y267                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y267        FDRE (Prop_fdre_C_Q)         0.216     2.982 r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_read_inst0/r_m_axi_rdata_reg[17]/Q
                         net (fo=2, routed)           2.457     5.439    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/I1[17]
    RAMB36_X5Y37         RAMB36E1                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.054     6.294    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/m0_axi_aclk
    RAMB36_X5Y37                                                      r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK
                         clock pessimism              0.112     6.406    
                         clock uncertainty           -0.070     6.336    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIADI[17])
                                                     -0.489     5.847    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  0.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.030%)  route 0.156ns (60.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.668     1.419    axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X19Y249                                                     r  axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y249        FDRE (Prop_fdre_C_Q)         0.100     1.519 r  axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.156     1.675    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_rdata[58]
    RAMB36_X1Y49         RAMB36E1                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.919     1.718    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y49                                                      r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.241     1.477    
    RAMB36_X1Y49         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[25])
                                                      0.155     1.632    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.707     1.458    axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X47Y259                                                     r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y259        FDRE (Prop_fdre_C_Q)         0.100     1.558 r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[15]/Q
                         net (fo=1, routed)           0.089     1.647    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/DIB0
    SLICE_X46Y260        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.953     1.752    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X46Y260                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB/CLK
                         clock pessimism             -0.281     1.471    
    SLICE_X46Y260        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.603    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.302ns (70.962%)  route 0.124ns (29.038%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.662     1.413    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X27Y246                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y246        FDRE (Prop_fdre_C_Q)         0.100     1.513 r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[0]/Q
                         net (fo=1, routed)           0.123     1.636    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_0_first_step_q_reg[0]
    SLICE_X26Y248        LUT6 (Prop_lut6_I4_O)        0.028     1.664 r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr[3]_i_5/O
                         net (fo=1, routed)           0.000     1.664    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_0_next_mi_addr[3]_i_5
    SLICE_X26Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     1.770 r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.770    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_0_next_mi_addr_reg[3]_i_1
    SLICE_X26Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.797 r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.798    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_0_next_mi_addr_reg[7]_i_1
    SLICE_X26Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.839 r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/n_7_next_mi_addr_reg[11]_i_1
    SLICE_X26Y250        FDRE                                         r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.977     1.776    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y250                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]/C
                         clock pessimism             -0.076     1.700    
    SLICE_X26Y250        FDRE (Hold_fdre_C_D)         0.092     1.792    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/next_mi_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.337%)  route 0.099ns (49.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.706     1.457    axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X49Y260                                                     r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y260        FDRE (Prop_fdre_C_Q)         0.100     1.557 r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[16]/Q
                         net (fo=1, routed)           0.099     1.656    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/DIB1
    SLICE_X46Y260        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.953     1.752    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/WCLK
    SLICE_X46Y260                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB_D1/CLK
                         clock pessimism             -0.261     1.491    
    SLICE_X46Y260        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.606    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_42_47/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.577%)  route 0.090ns (47.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.707     1.458    axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X47Y259                                                     r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y259        FDRE (Prop_fdre_C_Q)         0.100     1.558 r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[11]/Q
                         net (fo=1, routed)           0.090     1.648    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/DIC0
    SLICE_X46Y259        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.954     1.753    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/WCLK
    SLICE_X46Y259                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMC/CLK
                         clock pessimism             -0.284     1.469    
    SLICE_X46Y259        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.598    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.708%)  route 0.097ns (49.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.661     1.412    axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X23Y236                                                     r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y236        FDRE (Prop_fdre_C_Q)         0.100     1.512 r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[31]/Q
                         net (fo=1, routed)           0.097     1.609    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/DIA0
    SLICE_X22Y238        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.890     1.689    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/WCLK
    SLICE_X22Y238                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMA/CLK
                         clock pessimism             -0.261     1.428    
    SLICE_X22Y238        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.559    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMA
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.387%)  route 0.098ns (49.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.661     1.412    axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X23Y236                                                     r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y236        FDRE (Prop_fdre_C_Q)         0.100     1.512 r  axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[0]/Q
                         net (fo=2, routed)           0.098     1.610    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/DIB0
    SLICE_X22Y238        RAMD32                                       r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.890     1.689    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/WCLK
    SLICE_X22Y238                                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMB/CLK
                         clock pessimism             -0.261     1.428    
    SLICE_X22Y238        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.560    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_60_62/RAMB
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.360%)  route 0.131ns (52.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.666     1.417    axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X22Y248                                                     r  axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y248        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.131     1.666    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_rdata[27]
    RAMB36_X1Y49         RAMB36E1                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.919     1.718    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y49                                                      r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.261     1.457    
    RAMB36_X1Y49         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.155     1.612    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.118ns (47.330%)  route 0.131ns (52.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.666     1.417    axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X22Y249                                                     r  axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y249        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.131     1.666    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_rdata[29]
    RAMB36_X1Y49         RAMB36E1                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.919     1.718    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y49                                                      r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.261     1.457    
    RAMB36_X1Y49         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.155     1.612    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.118ns (46.612%)  route 0.135ns (53.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.666     1.417    axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X22Y248                                                     r  axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y248        FDRE (Prop_fdre_C_Q)         0.118     1.535 r  axi_interconnect_0/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.135     1.670    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_axi_rdata[23]
    RAMB36_X1Y49         RAMB36E1                                     r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.919     1.718    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X1Y49                                                      r  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.261     1.457    
    RAMB36_X1Y49         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[24])
                                                      0.155     1.612    axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform:           { 0 2 }
Period:             4.000
Sources:            { PS/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                                                                                                                                                
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     4.000   2.107  RAMB36_X1Y49   axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     4.000   2.107  RAMB36_X1Y49   axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     4.000   2.107  RAMB18_X2Y100  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.893     4.000   2.107  RAMB18_X2Y100  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     4.000   2.107  RAMB36_X2Y51   axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.893     4.000   2.107  RAMB36_X2Y51   axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663     4.000   2.337  RAMB36_X4Y46   NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK                                                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.663     4.000   2.337  RAMB36_X4Y47   NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_rx_dma_inst0/pcie_rx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKARDCLK                                                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663     4.000   2.337  RAMB36_X5Y37   NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_0/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK                                                                                                                                                                         
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.663     4.000   2.337  RAMB36_X5Y38   NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/pcie_tx_dma_inst0/pcie_tx_fifo_inst0/ramb36sdp_1/genblk3_0.bram36_sdp_bl_2.bram36_sdp_bl_2/CLKBWRCLK                                                                                                                                                                         
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X20Y235  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X20Y235  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK                                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X20Y235  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/CLK                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X20Y235  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK                                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X20Y235  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/CLK                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X20Y235  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK                                                                                                                                                 
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.674     2.000   1.326  SLICE_X20Y235  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/CLK                                                                                                                                                    
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.674     2.000   1.326  SLICE_X20Y235  axi_interconnect_0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK                                                                                                                                                 
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X16Y234  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                         
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X16Y234  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_cmd_fifo/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y265  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/DP/CLK                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X26Y265  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0/SP/CLK                                                                                                    
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y276  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y276  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                                                                                         
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y276  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y276  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                                                                                         
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y276  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y276  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                                                                                         
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y276  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                                                                                            
High Pulse Width  Slow    RAMS32/CLK          n/a            0.674     2.000   1.326  SLICE_X42Y276  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                                                                                         



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CH0_DQSFromNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        3.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.404ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.265ns (3.865%)  route 6.591ns (96.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.199     2.539    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/iSystemClock
    SLICE_X11Y167                                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDCE (Prop_fdce_C_Q)         0.216     2.755 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/Q
                         net (fo=23, routed)          4.768     7.523    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/I4[1]
    SLICE_X10Y146        LUT3 (Prop_lut3_I1_O)        0.049     7.572 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rIN_FIFO_WE_Latch_i_1/O
                         net (fo=1, routed)           1.823     9.395    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_WE
    SLICE_X10Y145        FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695    11.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.019    13.638    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X10Y145                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C
                         clock pessimism              0.000    13.638    
                         clock uncertainty           -0.754    12.884    
    SLICE_X10Y145        FDRE (Setup_fdre_C_D)       -0.085    12.799    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg
  -------------------------------------------------------------------
                         required time                         12.799    
                         arrival time                          -9.395    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CH0_DQSFromNAND_Clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.529ns  (logic 0.318ns (5.752%)  route 5.211ns (94.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.610ns = ( 13.610 - 10.000 ) 
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.199     2.539    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/iSystemClock
    SLICE_X13Y166                                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y166        FDCE (Prop_fdce_C_Q)         0.198     2.737 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/Q
                         net (fo=4, routed)           5.211     7.948    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/wPBR_DQSOutEnable
    SLICE_X10Y143        LUT2 (Prop_lut2_I1_O)        0.120     8.068 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rBufferReset_i_1/O
                         net (fo=1, routed)           0.000     8.068    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_Reset
    SLICE_X10Y143        FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AD23                                              0.000    10.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695    11.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.991    13.610    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X10Y143                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                         clock pessimism              0.000    13.610    
                         clock uncertainty           -0.754    12.856    
    SLICE_X10Y143        FDRE (Setup_fdre_C_D)        0.064    12.920    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  4.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_BUFF_WE_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 0.144ns (5.046%)  route 2.710ns (94.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.260ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.588     1.339    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/iSystemClock
    SLICE_X16Y150                                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_BUFF_WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDCE (Prop_fdce_C_Q)         0.118     1.457 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_BUFF_WE_reg/Q
                         net (fo=2, routed)           1.656     3.113    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/wDI_PI_BUFF_WE
    SLICE_X10Y146        LUT3 (Prop_lut3_I0_O)        0.026     3.139 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rIN_FIFO_WE_Latch_i_1/O
                         net (fo=1, routed)           1.054     4.193    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_WE
    SLICE_X10Y145        FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.828     3.260    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X10Y145                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C
                         clock pessimism              0.000     3.260    
                         clock uncertainty            0.754     4.015    
    SLICE_X10Y145        FDRE (Hold_fdre_C_D)        -0.003     4.012    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg
  -------------------------------------------------------------------
                         required time                         -4.012    
                         arrival time                           4.193    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH0_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH0_DQSFromNAND_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.157ns  (logic 0.157ns (4.974%)  route 3.000ns (95.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.236ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.582     1.333    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/iSystemClock
    SLICE_X11Y167                                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDCE (Prop_fdce_C_Q)         0.091     1.424 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/Q
                         net (fo=10, routed)          3.000     4.424    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/Q[0]
    SLICE_X10Y143        LUT2 (Prop_lut2_I0_O)        0.066     4.490 r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rBufferReset_i_1/O
                         net (fo=1, routed)           0.000     4.490    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_Reset
    SLICE_X10Y143        FDRE                                         r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.470     0.970 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.970    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.432 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.804     3.236    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X10Y143                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                         clock pessimism              0.000     3.236    
                         clock uncertainty            0.754     3.991    
    SLICE_X10Y143        FDRE (Hold_fdre_C_D)         0.087     4.078    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg
  -------------------------------------------------------------------
                         required time                         -4.078    
                         arrival time                           4.490    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  CH1_DQSFromNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        5.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 0.297ns (5.837%)  route 4.791ns (94.163%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.979ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 13.579 - 10.000 ) 
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.260     2.600    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/iSystemClock
    SLICE_X0Y158                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDCE (Prop_fdce_C_Q)         0.254     2.854 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/Q
                         net (fo=4, routed)           4.791     7.645    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/wPBR_DQSOutEnable
    SLICE_X3Y142         LUT2 (Prop_lut2_I1_O)        0.043     7.688 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rBufferReset_i_1/O
                         net (fo=1, routed)           0.000     7.688    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_Reset
    SLICE_X3Y142         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714    11.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.941    13.579    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y142                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                         clock pessimism              0.000    13.579    
                         clock uncertainty           -0.754    12.824    
    SLICE_X3Y142         FDRE (Setup_fdre_C_D)        0.032    12.856    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                          -7.688    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CH1_DQSFromNAND_Clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 0.305ns (5.998%)  route 4.780ns (94.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns = ( 13.600 - 10.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.261     2.601    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/iSystemClock
    SLICE_X2Y157                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDCE (Prop_fdce_C_Q)         0.254     2.855 f  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/rPCommand_reg[6]/Q
                         net (fo=10, routed)          4.780     7.635    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/I4[3]
    SLICE_X1Y143         LUT3 (Prop_lut3_I2_O)        0.051     7.686 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rIN_FIFO_WE_Latch_i_1/O
                         net (fo=1, routed)           0.000     7.686    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_WE
    SLICE_X1Y143         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                     10.000    10.000 r  
                         clock source latency         0.500    10.500    
    AF20                                              0.000    10.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000    10.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714    11.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000    11.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423    12.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.962    13.600    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y143                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C
                         clock pessimism              0.000    13.600    
                         clock uncertainty           -0.754    12.846    
    SLICE_X1Y143         FDRE (Setup_fdre_C_D)        0.047    12.893    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                          -7.686    
  -------------------------------------------------------------------
                         slack                                  5.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 0.130ns (4.667%)  route 2.656ns (95.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.619     1.370    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/iSystemClock
    SLICE_X1Y156                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDCE (Prop_fdce_C_Q)         0.100     1.470 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/rPCommand_reg[1]/Q
                         net (fo=23, routed)          2.656     4.126    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/I4[1]
    SLICE_X1Y143         LUT3 (Prop_lut3_I1_O)        0.030     4.156 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rIN_FIFO_WE_Latch_i_1/O
                         net (fo=1, routed)           0.000     4.156    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_WE
    SLICE_X1Y143         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.777     3.229    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y143                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg/C
                         clock pessimism              0.000     3.229    
                         clock uncertainty            0.754     3.983    
    SLICE_X1Y143         FDRE (Hold_fdre_C_D)         0.070     4.053    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rIN_FIFO_WE_Latch_reg
  -------------------------------------------------------------------
                         required time                         -4.053    
                         arrival time                           4.156    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CH1_DQSFromNAND_Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CH1_DQSFromNAND_Clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.146ns (5.168%)  route 2.679ns (94.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.215ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.754ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + UU
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    User Uncertainty         (UU):    0.600ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.618     1.369    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/iSystemClock
    SLICE_X0Y158                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y158         FDCE (Prop_fdce_C_Q)         0.118     1.487 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rPI_BUFF_Reset_reg/Q
                         net (fo=4, routed)           2.679     4.166    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/wPBR_DQSOutEnable
    SLICE_X3Y142         LUT2 (Prop_lut2_I1_O)        0.028     4.194 r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_PHY_B_Reset/rBufferReset_i_1/O
                         net (fo=1, routed)           0.000     4.194    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/iPI_BUFF_Reset
    SLICE_X3Y142         FDRE                                         r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.489     0.989 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.989    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.462     2.451 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.764     3.215    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X3Y142                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg/C
                         clock pessimism              0.000     3.215    
                         clock uncertainty            0.754     3.969    
    SLICE_X3Y142         FDRE (Hold_fdre_C_D)         0.060     4.029    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rBufferReset_reg
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.194    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        5.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.340ns (13.262%)  route 2.224ns (86.738%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 12.619 - 8.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.204     5.014    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y106                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDRE (Prop_fdre_C_Q)         0.254     5.268 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.252     6.520    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/rate_gen3[7]
    SLICE_X158Y154       LUT6 (Prop_lut6_I1_O)        0.043     6.563 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.433     6.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_2
    SLICE_X160Y148       LUT3 (Prop_lut3_I0_O)        0.043     7.039 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.538     7.578    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_1
    SLICE_X160Y132       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.083    12.619    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y132                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.180    12.799    
                         clock uncertainty           -0.191    12.608    
    SLICE_X160Y132       FDRE (Setup_fdre_C_D)        0.007    12.615    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                          -7.578    
  -------------------------------------------------------------------
                         slack                                  5.037    

Slack (MET) :             5.086ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.340ns (13.491%)  route 2.180ns (86.509%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.014ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.204     5.014    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y106                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDRE (Prop_fdre_C_Q)         0.254     5.268 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.252     6.520    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/rate_gen3[7]
    SLICE_X158Y154       LUT6 (Prop_lut6_I1_O)        0.043     6.563 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.433     6.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_2
    SLICE_X160Y148       LUT3 (Prop_lut3_I0_O)        0.043     7.039 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.495     7.534    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_1
    SLICE_X160Y154       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X160Y154       FDRE (Setup_fdre_C_D)        0.007    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                          -7.534    
  -------------------------------------------------------------------
                         slack                                  5.086    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.813ns  (logic 0.297ns (16.383%)  route 1.516ns (83.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 12.623 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y148       FDRE (Prop_fdre_C_Q)         0.254     5.269 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/Q
                         net (fo=9, routed)           0.624     5.893    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[3]
    SLICE_X159Y146       LUT4 (Prop_lut4_I0_O)        0.043     5.936 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/start_reg1_i_1/O
                         net (fo=2, routed)           0.891     6.828    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X159Y136       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.087    12.623    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y136                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.803    
                         clock uncertainty           -0.191    12.612    
    SLICE_X159Y136       FDRE (Setup_fdre_C_D)       -0.024    12.588    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.297ns (19.127%)  route 1.256ns (80.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y148       FDRE (Prop_fdre_C_Q)         0.254     5.269 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/Q
                         net (fo=9, routed)           0.624     5.893    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[3]
    SLICE_X159Y146       LUT4 (Prop_lut4_I0_O)        0.043     5.936 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/start_reg1_i_1/O
                         net (fo=2, routed)           0.631     6.568    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X158Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X158Y149       FDRE (Setup_fdre_C_D)        0.007    12.623    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                          -6.568    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.216ns (17.003%)  route 1.054ns (82.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.012ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.202     5.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X150Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y148       FDSE (Prop_fdse_C_Q)         0.216     5.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=14, routed)          1.054     6.282    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]
    SLICE_X154Y148       FDSE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X154Y148       FDSE (Setup_fdse_C_S)       -0.271    12.345    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.263ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.232ns (18.683%)  route 1.010ns (81.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 12.620 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y164                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y164       FDRE (Prop_fdre_C_Q)         0.232     5.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           1.010     6.257    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in113_in
    SLICE_X159Y163       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.084    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.180    12.800    
                         clock uncertainty           -0.191    12.609    
    SLICE_X159Y163       FDRE (Setup_fdre_C_D)       -0.089    12.520    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  6.263    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.216ns (17.012%)  route 1.054ns (82.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.212     5.022    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y151       FDRE (Prop_fdre_C_Q)         0.216     5.238 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.054     6.292    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in81_in
    SLICE_X157Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X157Y151       FDRE (Setup_fdre_C_D)       -0.015    12.598    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.254ns (20.565%)  route 0.981ns (79.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 12.620 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y164                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y164       FDRE (Prop_fdre_C_Q)         0.254     5.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.981     6.250    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in111_in
    SLICE_X159Y163       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.084    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.180    12.800    
                         clock uncertainty           -0.191    12.609    
    SLICE_X159Y163       FDRE (Setup_fdre_C_D)       -0.015    12.594    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.254ns (20.268%)  route 0.999ns (79.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 12.621 - 8.000 ) 
    Source Clock Delay      (SCD):    5.006ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.196     5.006    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y116                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y116       FDRE (Prop_fdre_C_Q)         0.254     5.260 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.999     6.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in24_in
    SLICE_X156Y115       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.085    12.621    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y115                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.801    
                         clock uncertainty           -0.191    12.610    
    SLICE_X156Y115       FDRE (Setup_fdre_C_D)        0.007    12.617    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.254ns (20.705%)  route 0.973ns (79.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 12.620 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y164                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y164       FDRE (Prop_fdre_C_Q)         0.254     5.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.973     6.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in109_in
    SLICE_X158Y163       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.084    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.800    
                         clock uncertainty           -0.191    12.609    
    SLICE_X158Y163       FDRE (Setup_fdre_C_D)        0.007    12.616    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                          -6.242    
  -------------------------------------------------------------------
                         slack                                  6.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.100ns (16.338%)  route 0.512ns (83.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y105                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y105       FDRE (Prop_fdre_C_Q)         0.100     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.512     2.871    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in7_in
    SLICE_X159Y103       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.258     2.534    
    SLICE_X159Y103       FDRE (Hold_fdre_C_D)         0.047     2.581    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.107ns (18.624%)  route 0.468ns (81.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.107     2.365 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.468     2.833    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in133_in
    SLICE_X158Y139       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.805     2.790    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.532    
    SLICE_X158Y139       FDRE (Hold_fdre_C_D)         0.009     2.541    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.107ns (18.381%)  route 0.475ns (81.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y187       FDRE (Prop_fdre_C_Q)         0.107     2.349 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.475     2.824    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in6_in
    SLICE_X156Y189       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y189                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.523    
    SLICE_X156Y189       FDRE (Hold_fdre_C_D)         0.009     2.532    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.118ns (19.133%)  route 0.499ns (80.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y187       FDRE (Prop_fdre_C_Q)         0.118     2.360 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.499     2.859    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in5_in
    SLICE_X156Y189       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y189                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.523    
    SLICE_X156Y189       FDRE (Hold_fdre_C_D)         0.042     2.565    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.091ns (15.727%)  route 0.488ns (84.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y105                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y105       FDRE (Prop_fdre_C_Q)         0.091     2.350 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.488     2.838    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in135_in
    SLICE_X159Y103       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.534    
    SLICE_X159Y103       FDRE (Hold_fdre_C_D)         0.009     2.543    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.096%)  route 0.500ns (80.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.591     2.245    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y155       FDRE (Prop_fdre_C_Q)         0.118     2.363 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.500     2.863    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in85_in
    SLICE_X158Y154       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.798     2.783    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.525    
    SLICE_X158Y154       FDRE (Hold_fdre_C_D)         0.042     2.567    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.567    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.100ns (15.817%)  route 0.532ns (84.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.578     2.232    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y175       FDRE (Prop_fdre_C_Q)         0.100     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.532     2.864    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in105_in
    SLICE_X158Y175       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.782     2.767    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.509    
    SLICE_X158Y175       FDRE (Hold_fdre_C_D)         0.059     2.568    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.091ns (15.898%)  route 0.481ns (84.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y140       FDRE (Prop_fdre_C_Q)         0.091     2.349 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.481     2.830    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in129_in
    SLICE_X156Y137       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.803     2.788    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y137                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.258     2.530    
    SLICE_X156Y137       FDRE (Hold_fdre_C_D)         0.004     2.534    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.107ns (18.496%)  route 0.472ns (81.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.598     2.252    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y131                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y131       FDRE (Prop_fdre_C_Q)         0.107     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.472     2.831    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in57_in
    SLICE_X156Y129       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y129                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.523    
    SLICE_X156Y129       FDRE (Hold_fdre_C_D)         0.009     2.532    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.532    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_125mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.091ns (15.532%)  route 0.495ns (84.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.592     2.246    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y152       FDRE (Prop_fdre_C_Q)         0.091     2.337 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.495     2.832    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in83_in
    SLICE_X158Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.526    
    SLICE_X158Y151       FDRE (Hold_fdre_C_D)         0.004     2.530    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz_mux_x0y0
  To Clock:  clk_125mhz_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        2.564ns  (logic 0.340ns (13.262%)  route 2.224ns (86.738%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 12.619 - 8.000 ) 
    Source Clock Delay      (SCD):    5.014ns = ( 9.014 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.204     9.014    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y106                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDRE (Prop_fdre_C_Q)         0.254     9.268 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.252    10.520    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/rate_gen3[7]
    SLICE_X158Y154       LUT6 (Prop_lut6_I1_O)        0.043    10.563 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.433    10.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_2
    SLICE_X160Y148       LUT3 (Prop_lut3_I0_O)        0.043    11.039 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.538    11.578    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_1
    SLICE_X160Y132       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.083    12.619    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y132                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.180    12.799    
                         clock uncertainty           -0.191    12.608    
    SLICE_X160Y132       FDRE (Setup_fdre_C_D)        0.007    12.615    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                         -11.578    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        2.520ns  (logic 0.340ns (13.491%)  route 2.180ns (86.509%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.014ns = ( 9.014 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.204     9.014    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y106                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y106       FDRE (Prop_fdre_C_Q)         0.254     9.268 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/gen3_reg/Q
                         net (fo=6, routed)           1.252    10.520    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/rate_gen3[7]
    SLICE_X158Y154       LUT6 (Prop_lut6_I1_O)        0.043    10.563 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_2/O
                         net (fo=1, routed)           0.433    10.996    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_2
    SLICE_X160Y148       LUT3 (Prop_lut3_I0_O)        0.043    11.039 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/gen3_reg1_i_1/O
                         net (fo=2, routed)           0.495    11.534    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_gen3_reg1_i_1
    SLICE_X160Y154       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X160Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X160Y154       FDRE (Setup_fdre_C_D)        0.007    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/gen3_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                         -11.534    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.760ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.813ns  (logic 0.297ns (16.383%)  route 1.516ns (83.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.623ns = ( 12.623 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns = ( 9.015 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.205     9.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y148       FDRE (Prop_fdre_C_Q)         0.254     9.269 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/Q
                         net (fo=9, routed)           0.624     9.893    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[3]
    SLICE_X159Y146       LUT4 (Prop_lut4_I0_O)        0.043     9.936 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/start_reg1_i_1/O
                         net (fo=2, routed)           0.891    10.828    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X159Y136       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.087    12.623    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y136                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.803    
                         clock uncertainty           -0.191    12.612    
    SLICE_X159Y136       FDRE (Setup_fdre_C_D)       -0.024    12.588    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.588    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  1.760    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.553ns  (logic 0.297ns (19.127%)  route 1.256ns (80.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns = ( 9.015 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.205     9.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y148       FDRE (Prop_fdre_C_Q)         0.254     9.269 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/FSM_sequential_fsm_reg[3]/Q
                         net (fo=9, routed)           0.624     9.893    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/fsm[3]
    SLICE_X159Y146       LUT4 (Prop_lut4_I0_O)        0.043     9.936 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/start_reg1_i_1/O
                         net (fo=2, routed)           0.631    10.568    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qrst_drp_start
    SLICE_X158Y149       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y149                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X158Y149       FDRE (Setup_fdre_C_D)        0.007    12.623    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.270ns  (logic 0.216ns (17.003%)  route 1.054ns (82.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.012ns = ( 9.012 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.202     9.012    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X150Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y148       FDSE (Prop_fdse_C_Q)         0.216     9.228 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]/Q
                         net (fo=14, routed)          1.054    10.282    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/FSM_onehot_fsm_reg[1]
    SLICE_X154Y148       FDSE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X154Y148                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X154Y148       FDSE (Setup_fdse_C_S)       -0.271    12.345    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.242ns  (logic 0.232ns (18.683%)  route 1.010ns (81.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 12.620 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns = ( 9.015 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.205     9.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y164                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y164       FDRE (Prop_fdre_C_Q)         0.232     9.247 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           1.010    10.257    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in113_in
    SLICE_X159Y163       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.084    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism              0.180    12.800    
                         clock uncertainty           -0.191    12.609    
    SLICE_X159Y163       FDRE (Setup_fdre_C_D)       -0.089    12.520    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.520    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.270ns  (logic 0.216ns (17.012%)  route 1.054ns (82.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns = ( 9.022 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.212     9.022    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y151       FDRE (Prop_fdre_C_Q)         0.216     9.238 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           1.054    10.292    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in81_in
    SLICE_X157Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X157Y151       FDRE (Setup_fdre_C_D)       -0.015    12.598    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.235ns  (logic 0.254ns (20.565%)  route 0.981ns (79.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 12.620 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns = ( 9.015 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.205     9.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y164                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y164       FDRE (Prop_fdre_C_Q)         0.254     9.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.981    10.250    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in111_in
    SLICE_X159Y163       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.084    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism              0.180    12.800    
                         clock uncertainty           -0.191    12.609    
    SLICE_X159Y163       FDRE (Setup_fdre_C_D)       -0.015    12.594    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.358ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.253ns  (logic 0.254ns (20.268%)  route 0.999ns (79.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 12.621 - 8.000 ) 
    Source Clock Delay      (SCD):    5.006ns = ( 9.006 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.196     9.006    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y116                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y116       FDRE (Prop_fdre_C_Q)         0.254     9.260 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.999    10.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in24_in
    SLICE_X156Y115       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.085    12.621    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y115                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.801    
                         clock uncertainty           -0.191    12.610    
    SLICE_X156Y115       FDRE (Setup_fdre_C_D)        0.007    12.617    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.617    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.374ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz_x0y0 rise@8.000ns - clk_250mhz_mux_x0y0 rise@4.000ns)
  Data Path Delay:        1.227ns  (logic 0.254ns (20.705%)  route 0.973ns (79.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 12.620 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns = ( 9.015 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     4.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     4.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     6.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     6.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.398     7.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.080     7.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.205     9.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y164                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y164       FDRE (Prop_fdre_C_Q)         0.254     9.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.973    10.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in109_in
    SLICE_X158Y163       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.084    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism              0.180    12.800    
                         clock uncertainty           -0.191    12.609    
    SLICE_X158Y163       FDRE (Setup_fdre_C_D)        0.007    12.616    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.616    
                         arrival time                         -10.242    
  -------------------------------------------------------------------
                         slack                                  2.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.100ns (16.338%)  route 0.512ns (83.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y105                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y105       FDRE (Prop_fdre_C_Q)         0.100     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.512     2.871    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in7_in
    SLICE_X159Y103       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.258     2.534    
                         clock uncertainty            0.191     2.725    
    SLICE_X159Y103       FDRE (Hold_fdre_C_D)         0.047     2.772    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.107ns (18.624%)  route 0.468ns (81.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X160Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.107     2.365 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.468     2.833    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in133_in
    SLICE_X158Y139       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.805     2.790    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.532    
                         clock uncertainty            0.191     2.723    
    SLICE_X158Y139       FDRE (Hold_fdre_C_D)         0.009     2.732    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.107ns (18.381%)  route 0.475ns (81.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y187       FDRE (Prop_fdre_C_Q)         0.107     2.349 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.475     2.824    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in6_in
    SLICE_X156Y189       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y189                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.523    
                         clock uncertainty            0.191     2.714    
    SLICE_X156Y189       FDRE (Hold_fdre_C_D)         0.009     2.723    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.118ns (19.133%)  route 0.499ns (80.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.588     2.242    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y187       FDRE (Prop_fdre_C_Q)         0.118     2.360 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.499     2.859    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in5_in
    SLICE_X156Y189       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y189                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.523    
                         clock uncertainty            0.191     2.714    
    SLICE_X156Y189       FDRE (Hold_fdre_C_D)         0.042     2.756    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.091ns (15.727%)  route 0.488ns (84.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.605     2.259    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y105                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y105       FDRE (Prop_fdre_C_Q)         0.091     2.350 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.488     2.838    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in135_in
    SLICE_X159Y103       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X159Y103                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.534    
                         clock uncertainty            0.191     2.725    
    SLICE_X159Y103       FDRE (Hold_fdre_C_D)         0.009     2.734    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.734    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.096%)  route 0.500ns (80.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.591     2.245    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y155                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y155       FDRE (Prop_fdre_C_Q)         0.118     2.363 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.500     2.863    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in85_in
    SLICE_X158Y154       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.798     2.783    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y154                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.525    
                         clock uncertainty            0.191     2.716    
    SLICE_X158Y154       FDRE (Hold_fdre_C_D)         0.042     2.758    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.100ns (15.817%)  route 0.532ns (84.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.232ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.578     2.232    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y175       FDRE (Prop_fdre_C_Q)         0.100     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.532     2.864    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in105_in
    SLICE_X158Y175       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.782     2.767    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y175                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.509    
                         clock uncertainty            0.191     2.700    
    SLICE_X158Y175       FDRE (Hold_fdre_C_D)         0.059     2.759    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.091ns (15.898%)  route 0.481ns (84.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.788ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.604     2.258    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y140                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y140       FDRE (Prop_fdre_C_Q)         0.091     2.349 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_start_reg/Q
                         net (fo=1, routed)           0.481     2.830    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in129_in
    SLICE_X156Y137       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.803     2.788    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y137                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg/C
                         clock pessimism             -0.258     2.530    
                         clock uncertainty            0.191     2.721    
    SLICE_X156Y137       FDRE (Hold_fdre_C_D)         0.004     2.725    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/start_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.107ns (18.496%)  route 0.472ns (81.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.252ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.598     2.252    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X154Y131                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y131       FDRE (Prop_fdre_C_Q)         0.107     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_x16x20_mode_reg/Q
                         net (fo=1, routed)           0.472     2.831    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in57_in
    SLICE_X156Y129       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y129                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                         clock pessimism             -0.258     2.523    
                         clock uncertainty            0.191     2.714    
    SLICE_X156Y129       FDRE (Hold_fdre_C_D)         0.009     2.723    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.831    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_x0y0 rise@0.000ns - clk_250mhz_mux_x0y0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.091ns (15.532%)  route 0.495ns (84.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.592     2.246    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y152                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y152       FDRE (Prop_fdre_C_Q)         0.091     2.337 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_x16_reg/Q
                         net (fo=1, routed)           0.495     2.832    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_0_in83_in
    SLICE_X158Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.191     2.717    
    SLICE_X158Y151       FDRE (Hold_fdre_C_D)         0.004     2.721    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/x16_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_125mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        6.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.216ns (16.832%)  route 1.067ns (83.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.212     5.022    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.216     5.238 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.067     6.305    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_259_out
    SLICE_X155Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X155Y151       FDRE (Setup_fdre_C_D)       -0.012    12.601    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.216ns (16.983%)  route 1.056ns (83.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 12.620 - 8.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.208     5.018    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X155Y188                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y188       FDRE (Prop_fdre_C_Q)         0.216     5.234 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.056     6.290    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_422_out
    SLICE_X155Y187       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.084    12.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.800    
                         clock uncertainty           -0.191    12.609    
    SLICE_X155Y187       FDRE (Setup_fdre_C_D)       -0.015    12.594    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.305ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.254ns (19.747%)  route 1.032ns (80.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 12.619 - 8.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDRE (Prop_fdre_C_Q)         0.254     5.271 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.032     6.303    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_312_out
    SLICE_X158Y164       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.083    12.619    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y164                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.799    
                         clock uncertainty           -0.191    12.608    
    SLICE_X158Y164       FDRE (Setup_fdre_C_D)        0.000    12.608    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                  6.305    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.254ns (20.278%)  route 0.999ns (79.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 12.618 - 8.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.187     4.997    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.254     5.251 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.999     6.250    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_196_out
    SLICE_X159Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.082    12.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.180    12.798    
                         clock uncertainty           -0.191    12.607    
    SLICE_X159Y130       FDRE (Setup_fdre_C_D)       -0.015    12.592    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.216ns (17.492%)  route 1.019ns (82.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 12.610 - 8.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.194     5.004    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y176       FDRE (Prop_fdre_C_Q)         0.216     5.220 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.019     6.239    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_365_out
    SLICE_X155Y176       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.074    12.610    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.790    
                         clock uncertainty           -0.191    12.599    
    SLICE_X155Y176       FDRE (Setup_fdre_C_D)       -0.015    12.584    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.254ns (20.909%)  route 0.961ns (79.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 12.614 - 8.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.189     4.999    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y127                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.254     5.253 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.961     6.214    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_149_out
    SLICE_X157Y127       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.078    12.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y127                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.794    
                         clock uncertainty           -0.191    12.603    
    SLICE_X157Y127       FDRE (Setup_fdre_C_D)       -0.022    12.581    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.371ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.254ns (20.906%)  route 0.961ns (79.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 12.627 - 8.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y102                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y102       FDRE (Prop_fdre_C_Q)         0.254     5.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.961     6.230    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_43_out
    SLICE_X157Y105       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.091    12.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y105                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.807    
                         clock uncertainty           -0.191    12.616    
    SLICE_X157Y105       FDRE (Setup_fdre_C_D)       -0.015    12.601    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.254ns (20.914%)  route 0.961ns (79.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 12.621 - 8.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.197     5.007    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y171                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y171       FDRE (Prop_fdre_C_Q)         0.254     5.261 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.961     6.222    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_412_out
    SLICE_X159Y160       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.085    12.621    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y160                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.180    12.801    
                         clock uncertainty           -0.191    12.610    
    SLICE_X159Y160       FDRE (Setup_fdre_C_D)       -0.012    12.598    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.457ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.254ns (22.203%)  route 0.890ns (77.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 12.624 - 8.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.201     5.011    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y137                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y137       FDRE (Prop_fdre_C_Q)         0.254     5.265 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.890     6.155    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_206_out
    SLICE_X156Y139       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088    12.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.804    
                         clock uncertainty           -0.191    12.613    
    SLICE_X156Y139       FDRE (Setup_fdre_C_D)       -0.001    12.612    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  6.457    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mux_x0y0 rise@8.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.254ns (22.679%)  route 0.866ns (77.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 12.622 - 8.000 ) 
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.200     5.010    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y113       FDRE (Prop_fdre_C_Q)         0.254     5.264 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.866     6.130    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_96_out
    SLICE_X156Y114       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     8.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     8.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     8.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202    10.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.312    11.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    11.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.086    12.622    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y114                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180    12.802    
                         clock uncertainty           -0.191    12.611    
    SLICE_X156Y114       FDRE (Setup_fdre_C_D)        0.007    12.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  6.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.118ns (19.667%)  route 0.482ns (80.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.602     2.256    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y137                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y137       FDRE (Prop_fdre_C_Q)         0.118     2.374 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.482     2.856    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_206_out
    SLICE_X156Y139       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.805     2.790    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.532    
    SLICE_X156Y139       FDRE (Hold_fdre_C_D)         0.037     2.569    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.118ns (19.408%)  route 0.490ns (80.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.601     2.255    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y113       FDRE (Prop_fdre_C_Q)         0.118     2.373 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.490     2.863    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_96_out
    SLICE_X156Y114       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.802     2.787    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y114                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.529    
    SLICE_X156Y114       FDRE (Hold_fdre_C_D)         0.042     2.571    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.109%)  route 0.500ns (80.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.581     2.235    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y171                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y171       FDRE (Prop_fdre_C_Q)         0.118     2.353 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.500     2.853    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_412_out
    SLICE_X159Y160       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y160                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.258     2.523    
    SLICE_X159Y160       FDRE (Hold_fdre_C_D)         0.032     2.555    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.118ns (19.033%)  route 0.502ns (80.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y102                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y102       FDRE (Prop_fdre_C_Q)         0.118     2.378 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.502     2.880    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_43_out
    SLICE_X157Y105       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y105                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.534    
    SLICE_X157Y105       FDRE (Hold_fdre_C_D)         0.047     2.581    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.653%)  route 0.539ns (84.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.579     2.233    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y176       FDRE (Prop_fdre_C_Q)         0.100     2.333 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.539     2.872    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_365_out
    SLICE_X155Y176       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.783     2.768    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.510    
    SLICE_X155Y176       FDRE (Hold_fdre_C_D)         0.047     2.557    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.557    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.118ns (18.082%)  route 0.535ns (81.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.593     2.247    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.118     2.365 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.535     2.900    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_196_out
    SLICE_X159Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.258     2.524    
    SLICE_X159Y130       FDRE (Hold_fdre_C_D)         0.047     2.571    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.118ns (18.021%)  route 0.537ns (81.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.594     2.248    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y127                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.118     2.366 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.537     2.903    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_149_out
    SLICE_X157Y127       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.794     2.779    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y127                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.521    
    SLICE_X157Y127       FDRE (Hold_fdre_C_D)         0.040     2.561    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.100ns (14.454%)  route 0.592ns (85.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.589     2.243    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X155Y188                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y188       FDRE (Prop_fdre_C_Q)         0.100     2.343 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.592     2.935    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_422_out
    SLICE_X155Y187       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.794     2.779    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.521    
    SLICE_X155Y187       FDRE (Hold_fdre_C_D)         0.047     2.568    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.568    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.118ns (16.590%)  route 0.593ns (83.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.587     2.241    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDRE (Prop_fdre_C_Q)         0.118     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.593     2.952    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_312_out
    SLICE_X158Y164       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.793     2.778    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y164                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.520    
    SLICE_X158Y164       FDRE (Hold_fdre_C_D)         0.038     2.558    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mux_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.100ns (13.807%)  route 0.624ns (86.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.592     2.246    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.100     2.346 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.624     2.970    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_259_out
    SLICE_X155Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.526    
    SLICE_X155Y151       FDRE (Hold_fdre_C_D)         0.032     2.558    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_x0y0
  To Clock:  clk_250mhz_mux_x0y0

Setup :            0  Failing Endpoints,  Worst Slack        2.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.216ns (16.832%)  route 1.067ns (83.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 8.624 - 4.000 ) 
    Source Clock Delay      (SCD):    5.022ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.212     5.022    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.216     5.238 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.067     6.305    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_259_out
    SLICE_X155Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088     8.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.804    
                         clock uncertainty           -0.191     8.613    
    SLICE_X155Y151       FDRE (Setup_fdre_C_D)       -0.012     8.601    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -6.305    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.304ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.216ns (16.983%)  route 1.056ns (83.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.620ns = ( 8.620 - 4.000 ) 
    Source Clock Delay      (SCD):    5.018ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.208     5.018    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X155Y188                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y188       FDRE (Prop_fdre_C_Q)         0.216     5.234 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.056     6.290    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_422_out
    SLICE_X155Y187       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.084     8.620    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.800    
                         clock uncertainty           -0.191     8.609    
    SLICE_X155Y187       FDRE (Setup_fdre_C_D)       -0.015     8.594    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.594    
                         arrival time                          -6.290    
  -------------------------------------------------------------------
                         slack                                  2.304    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.254ns (19.747%)  route 1.032ns (80.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 8.619 - 4.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.207     5.017    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDRE (Prop_fdre_C_Q)         0.254     5.271 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.032     6.303    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_312_out
    SLICE_X158Y164       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.083     8.619    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y164                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.799    
                         clock uncertainty           -0.191     8.608    
    SLICE_X158Y164       FDRE (Setup_fdre_C_D)        0.000     8.608    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.608    
                         arrival time                          -6.303    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.254ns (20.278%)  route 0.999ns (79.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.618ns = ( 8.618 - 4.000 ) 
    Source Clock Delay      (SCD):    4.997ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.187     4.997    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.254     5.251 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.999     6.250    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_196_out
    SLICE_X159Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.082     8.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism              0.180     8.798    
                         clock uncertainty           -0.191     8.607    
    SLICE_X159Y130       FDRE (Setup_fdre_C_D)       -0.015     8.592    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.592    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.216ns (17.492%)  route 1.019ns (82.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.610ns = ( 8.610 - 4.000 ) 
    Source Clock Delay      (SCD):    5.004ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.194     5.004    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y176       FDRE (Prop_fdre_C_Q)         0.216     5.220 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           1.019     6.239    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_365_out
    SLICE_X155Y176       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.074     8.610    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.790    
                         clock uncertainty           -0.191     8.599    
    SLICE_X155Y176       FDRE (Setup_fdre_C_D)       -0.015     8.584    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.367ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.254ns (20.909%)  route 0.961ns (79.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.614ns = ( 8.614 - 4.000 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.189     4.999    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y127                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.254     5.253 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.961     6.214    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_149_out
    SLICE_X157Y127       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.078     8.614    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y127                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.794    
                         clock uncertainty           -0.191     8.603    
    SLICE_X157Y127       FDRE (Setup_fdre_C_D)       -0.022     8.581    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.254ns (20.906%)  route 0.961ns (79.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.627ns = ( 8.627 - 4.000 ) 
    Source Clock Delay      (SCD):    5.015ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.205     5.015    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y102                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y102       FDRE (Prop_fdre_C_Q)         0.254     5.269 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.961     6.230    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_43_out
    SLICE_X157Y105       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.091     8.627    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y105                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.807    
                         clock uncertainty           -0.191     8.616    
    SLICE_X157Y105       FDRE (Setup_fdre_C_D)       -0.015     8.601    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.601    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.254ns (20.914%)  route 0.961ns (79.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 8.621 - 4.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.197     5.007    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y171                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y171       FDRE (Prop_fdre_C_Q)         0.254     5.261 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.961     6.222    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_412_out
    SLICE_X159Y160       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.085     8.621    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y160                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism              0.180     8.801    
                         clock uncertainty           -0.191     8.610    
    SLICE_X159Y160       FDRE (Setup_fdre_C_D)       -0.012     8.598    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  2.376    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.254ns (22.203%)  route 0.890ns (77.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.624ns = ( 8.624 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.201     5.011    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y137                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y137       FDRE (Prop_fdre_C_Q)         0.254     5.265 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.890     6.155    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_206_out
    SLICE_X156Y139       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.088     8.624    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.804    
                         clock uncertainty           -0.191     8.613    
    SLICE_X156Y139       FDRE (Setup_fdre_C_D)       -0.001     8.612    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.612    
                         arrival time                          -6.155    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.488ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz_mux_x0y0 rise@4.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.254ns (22.679%)  route 0.866ns (77.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.622ns = ( 8.622 - 4.000 ) 
    Source Clock Delay      (SCD):    5.010ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         1.200     5.010    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y113       FDRE (Prop_fdre_C_Q)         0.254     5.264 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.866     6.130    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_96_out
    SLICE_X156Y114       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        1.086     8.622    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y114                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism              0.180     8.802    
                         clock uncertainty           -0.191     8.611    
    SLICE_X156Y114       FDRE (Setup_fdre_C_D)        0.007     8.618    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                          8.618    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                  2.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.118ns (19.667%)  route 0.482ns (80.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.790ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.602     2.256    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y137                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y137       FDRE (Prop_fdre_C_Q)         0.118     2.374 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.482     2.856    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_206_out
    SLICE_X156Y139       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.805     2.790    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y139                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.532    
                         clock uncertainty            0.191     2.723    
    SLICE_X156Y139       FDRE (Hold_fdre_C_D)         0.037     2.760    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.118ns (19.408%)  route 0.490ns (80.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.601     2.255    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X156Y113                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y113       FDRE (Prop_fdre_C_Q)         0.118     2.373 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.490     2.863    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_96_out
    SLICE_X156Y114       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.802     2.787    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X156Y114                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.529    
                         clock uncertainty            0.191     2.720    
    SLICE_X156Y114       FDRE (Hold_fdre_C_D)         0.042     2.762    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.118ns (19.109%)  route 0.500ns (80.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.581     2.235    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y171                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y171       FDRE (Prop_fdre_C_Q)         0.118     2.353 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.500     2.853    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_412_out
    SLICE_X159Y160       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.796     2.781    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y160                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]/C
                         clock pessimism             -0.258     2.523    
                         clock uncertainty            0.191     2.714    
    SLICE_X159Y160       FDRE (Hold_fdre_C_D)         0.032     2.746    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.118ns (19.033%)  route 0.502ns (80.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.606     2.260    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y102                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y102       FDRE (Prop_fdre_C_Q)         0.118     2.378 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.502     2.880    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_43_out
    SLICE_X157Y105       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.807     2.792    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y105                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.534    
                         clock uncertainty            0.191     2.725    
    SLICE_X157Y105       FDRE (Hold_fdre_C_D)         0.047     2.772    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.772    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.653%)  route 0.539ns (84.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.579     2.233    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y176       FDRE (Prop_fdre_C_Q)         0.100     2.333 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.539     2.872    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_365_out
    SLICE_X155Y176       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.783     2.768    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y176                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.510    
                         clock uncertainty            0.191     2.701    
    SLICE_X155Y176       FDRE (Hold_fdre_C_D)         0.047     2.748    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.748    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.118ns (18.082%)  route 0.535ns (81.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.593     2.247    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y123                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.118     2.365 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/done_reg/Q
                         net (fo=1, routed)           0.535     2.900    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_196_out
    SLICE_X159Y130       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.797     2.782    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X159Y130                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]/C
                         clock pessimism             -0.258     2.524    
                         clock uncertainty            0.191     2.715    
    SLICE_X159Y130       FDRE (Hold_fdre_C_D)         0.047     2.762    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/drp_done_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.118ns (18.021%)  route 0.537ns (81.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.594     2.248    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y127                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y127       FDRE (Prop_fdre_C_Q)         0.118     2.366 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.537     2.903    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_149_out
    SLICE_X157Y127       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.794     2.779    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X157Y127                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.521    
                         clock uncertainty            0.191     2.712    
    SLICE_X157Y127       FDRE (Hold_fdre_C_D)         0.040     2.752    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.100ns (14.454%)  route 0.592ns (85.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.779ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.589     2.243    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X155Y188                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y188       FDRE (Prop_fdre_C_Q)         0.100     2.343 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.592     2.935    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_422_out
    SLICE_X155Y187       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.794     2.779    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y187                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.521    
                         clock uncertainty            0.191     2.712    
    SLICE_X155Y187       FDRE (Hold_fdre_C_D)         0.047     2.759    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.118ns (16.590%)  route 0.593ns (83.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.778ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.587     2.241    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X158Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y163       FDRE (Prop_fdre_C_Q)         0.118     2.359 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.593     2.952    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_312_out
    SLICE_X158Y164       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.793     2.778    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X158Y164                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.520    
                         clock uncertainty            0.191     2.711    
    SLICE_X158Y164       FDRE (Hold_fdre_C_D)         0.038     2.749    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_x0y0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz_mux_x0y0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz_mux_x0y0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz_mux_x0y0 rise@0.000ns - clk_125mhz_x0y0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.100ns (13.807%)  route 0.624ns (86.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.784ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=786, routed)         0.592     2.246    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/ext_ch_gt_drpclk
    SLICE_X157Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y151       FDRE (Prop_fdre_C_Q)         0.100     2.346 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.624     2.970    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/p_259_out
    SLICE_X155Y151       FDRE                                         r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz_mux_x0y0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2575, routed)        0.799     2.784    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_pipe_rxusrclk_out
    SLICE_X155Y151                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.258     2.526    
                         clock uncertainty            0.191     2.717    
    SLICE_X155Y151       FDRE (Hold_fdre_C_D)         0.032     2.749    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
From Clock:  CH0_DQSFromNAND_Clock
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.879ns  (logic 0.489ns (26.025%)  route 1.390ns (73.975%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns = ( 9.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.151     9.095    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y147        IDDR (Prop_iddr_C_Q2)        0.362     9.457 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.677    10.134    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    SLICE_X1Y144         LUT6 (Prop_lut6_I0_O)        0.084    10.218 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45/O
                         net (fo=1, routed)           0.261    10.479    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45
    SLICE_X7Y145         LUT6 (Prop_lut6_I3_O)        0.043    10.522 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.452    10.974    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y30         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.111    12.351    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.351    
                         clock uncertainty           -0.154    12.196    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.489    11.707    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.902ns  (logic 0.489ns (25.710%)  route 1.413ns (74.290%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.024ns = ( 9.024 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.080     9.024    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q2)        0.362     9.386 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.551     9.936    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[4]
    SLICE_X1Y146         LUT6 (Prop_lut6_I0_O)        0.084    10.020 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_39/O
                         net (fo=1, routed)           0.420    10.440    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_39
    SLICE_X8Y146         LUT6 (Prop_lut6_I3_O)        0.043    10.483 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_4/O
                         net (fo=3, routed)           0.443    10.926    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y30         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.111    12.351    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.351    
                         clock uncertainty           -0.154    12.196    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.489    11.707    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.742ns  (logic 0.489ns (28.072%)  route 1.253ns (71.928%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 12.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.095ns = ( 9.095 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.151     9.095    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y147                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y147        IDDR (Prop_iddr_C_Q2)        0.362     9.457 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.677    10.134    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    SLICE_X1Y144         LUT6 (Prop_lut6_I0_O)        0.084    10.218 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45/O
                         net (fo=1, routed)           0.261    10.479    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45
    SLICE_X7Y145         LUT6 (Prop_lut6_I3_O)        0.043    10.522 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.315    10.837    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y29         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118    12.358    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.358    
                         clock uncertainty           -0.154    12.203    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.489    11.714    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                         -10.837    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.668ns  (logic 0.489ns (29.315%)  route 1.179ns (70.685%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.108ns = ( 9.108 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.165     9.108    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        IDDR (Prop_iddr_C_Q2)        0.362     9.470 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.479     9.949    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I0_O)        0.084    10.033 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46/O
                         net (fo=1, routed)           0.330    10.362    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.043    10.405 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.371    10.776    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y26         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.111    12.351    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.351    
                         clock uncertainty           -0.154    12.196    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.489    11.707    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                         -10.776    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.670ns  (logic 0.489ns (29.280%)  route 1.181ns (70.720%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.357ns = ( 12.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.108ns = ( 9.108 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.165     9.108    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y148                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        IDDR (Prop_iddr_C_Q2)        0.362     9.470 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.479     9.949    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    SLICE_X0Y142         LUT5 (Prop_lut5_I0_O)        0.084    10.033 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46/O
                         net (fo=1, routed)           0.330    10.362    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46
    SLICE_X5Y137         LUT6 (Prop_lut6_I0_O)        0.043    10.405 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.373    10.778    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y28         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.117    12.357    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.357    
                         clock uncertainty           -0.154    12.202    
    RAMB36_X0Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.489    11.713    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                         -10.778    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.712ns  (logic 0.489ns (28.563%)  route 1.223ns (71.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 12.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.024ns = ( 9.024 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.080     9.024    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y142                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y142        IDDR (Prop_iddr_C_Q2)        0.362     9.386 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.551     9.936    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[4]
    SLICE_X1Y146         LUT6 (Prop_lut6_I0_O)        0.084    10.020 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_39/O
                         net (fo=1, routed)           0.420    10.440    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_39
    SLICE_X8Y146         LUT6 (Prop_lut6_I3_O)        0.043    10.483 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_4/O
                         net (fo=3, routed)           0.253    10.736    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y29         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118    12.358    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.358    
                         clock uncertainty           -0.154    12.203    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.489    11.714    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.716ns  (logic 0.489ns (28.501%)  route 1.227ns (71.499%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    4.011ns = ( 9.011 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.067     9.011    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y141                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y141        IDDR (Prop_iddr_C_Q2)        0.362     9.373 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.462     9.835    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[5]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.084     9.919 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_36/O
                         net (fo=1, routed)           0.238    10.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_36
    SLICE_X0Y142         LUT6 (Prop_lut6_I0_O)        0.043    10.200 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3/O
                         net (fo=3, routed)           0.526    10.726    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y30         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.111    12.351    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.351    
                         clock uncertainty           -0.154    12.196    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.489    11.707    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.676ns  (logic 0.489ns (29.181%)  route 1.187ns (70.819%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.985ns = ( 8.985 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.042     8.985    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y139                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y139        IDDR (Prop_iddr_C_Q2)        0.362     9.347 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.409     9.756    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7]
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.084     9.840 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_33/O
                         net (fo=1, routed)           0.292    10.133    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_33
    SLICE_X5Y140         LUT6 (Prop_lut6_I3_O)        0.043    10.176 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1/O
                         net (fo=3, routed)           0.485    10.661    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y30         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.111    12.351    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.351    
                         clock uncertainty           -0.154    12.196    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.489    11.707    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.706ns  (logic 0.489ns (28.671%)  route 1.217ns (71.329%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 12.351 - 10.000 ) 
    Source Clock Delay      (SCD):    3.932ns = ( 8.932 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.989     8.932    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y140                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y140        IDDR (Prop_iddr_C_Q2)        0.362     9.294 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.522     9.817    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[6]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.084     9.901 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_34/O
                         net (fo=1, routed)           0.212    10.113    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_34
    SLICE_X3Y142         LUT6 (Prop_lut6_I0_O)        0.043    10.156 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2/O
                         net (fo=3, routed)           0.482    10.638    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y30         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.111    12.351    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.351    
                         clock uncertainty           -0.154    12.196    
    RAMB36_X0Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.489    11.707    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.707    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH0_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.613ns  (logic 0.489ns (30.318%)  route 1.124ns (69.682%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 12.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.011ns = ( 9.011 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AD23                                              0.000     5.500 f  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.772     6.272 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.272    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.943 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.067     9.011    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y141                                                     f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y141        IDDR (Prop_iddr_C_Q2)        0.362     9.373 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.462     9.835    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[5]
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.084     9.919 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_36/O
                         net (fo=1, routed)           0.238    10.157    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_36
    SLICE_X0Y142         LUT6 (Prop_lut6_I0_O)        0.043    10.200 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3/O
                         net (fo=3, routed)           0.424    10.623    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y29         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118    12.358    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.358    
                         clock uncertainty           -0.154    12.203    
    RAMB36_X0Y29         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.489    11.714    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.714    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  1.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.291ns (34.561%)  route 0.551ns (65.439%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.838     3.456    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y146                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.158     3.614 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/Q
                         net (fo=3, routed)           0.184     3.798    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[10]
    SLICE_X1Y147         LUT6 (Prop_lut6_I1_O)        0.097     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_43/O
                         net (fo=1, routed)           0.076     3.971    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_43
    SLICE_X1Y147         LUT6 (Prop_lut6_I3_O)        0.036     4.007 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_6/O
                         net (fo=3, routed)           0.291     4.298    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y29         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.232     2.572    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.572    
                         clock uncertainty            0.154     2.726    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.503     3.229    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           4.298    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.291ns (33.700%)  route 0.573ns (66.300%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    3.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.838     3.456    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y146                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y146         FDRE (Prop_fdre_C_Q)         0.158     3.614 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[10]/Q
                         net (fo=3, routed)           0.184     3.798    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[10]
    SLICE_X1Y147         LUT6 (Prop_lut6_I1_O)        0.097     3.895 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_43/O
                         net (fo=1, routed)           0.076     3.971    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_43
    SLICE_X1Y147         LUT6 (Prop_lut6_I3_O)        0.036     4.007 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_6/O
                         net (fo=3, routed)           0.312     4.320    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y30         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.235     2.575    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.575    
                         clock uncertainty            0.154     2.729    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.503     3.232    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           4.320    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.276ns (29.969%)  route 0.645ns (70.031%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.811     3.430    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y144                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204     3.634 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[11]/Q
                         net (fo=1, routed)           0.291     3.925    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[11]
    SLICE_X0Y146         LUT6 (Prop_lut6_I5_O)        0.036     3.961 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_41/O
                         net (fo=1, routed)           0.080     4.040    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_41
    SLICE_X0Y146         LUT6 (Prop_lut6_I3_O)        0.036     4.076 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_5/O
                         net (fo=3, routed)           0.274     4.351    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y29         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.232     2.572    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.572    
                         clock uncertainty            0.154     2.726    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.503     3.229    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           4.351    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.141ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.276ns (29.285%)  route 0.666ns (70.715%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.811     3.430    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y144                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y144         FDRE (Prop_fdre_C_Q)         0.204     3.634 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[11]/Q
                         net (fo=1, routed)           0.291     3.925    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[11]
    SLICE_X0Y146         LUT6 (Prop_lut6_I5_O)        0.036     3.961 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_41/O
                         net (fo=1, routed)           0.080     4.040    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_41
    SLICE_X0Y146         LUT6 (Prop_lut6_I3_O)        0.036     4.076 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_5/O
                         net (fo=3, routed)           0.296     4.372    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y30         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.235     2.575    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y30                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.575    
                         clock uncertainty            0.154     2.729    
    RAMB36_X0Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.503     3.232    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.232    
                         arrival time                           4.372    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.276ns (25.818%)  route 0.793ns (74.182%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    3.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.722     3.341    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y140                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.204     3.545 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[15]/Q
                         net (fo=1, routed)           0.179     3.724    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[15]
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.036     3.760 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_33/O
                         net (fo=1, routed)           0.245     4.005    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_33
    SLICE_X5Y140         LUT6 (Prop_lut6_I3_O)        0.036     4.041 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1/O
                         net (fo=3, routed)           0.369     4.410    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y29         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.232     2.572    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.572    
                         clock uncertainty            0.154     2.726    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.503     3.229    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.182ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.245ns (26.239%)  route 0.689ns (73.761%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.905ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.858     3.477    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y142                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y142         FDRE (Prop_fdre_C_Q)         0.173     3.650 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[9]/Q
                         net (fo=1, routed)           0.197     3.847    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[9]
    SLICE_X1Y144         LUT6 (Prop_lut6_I5_O)        0.036     3.883 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45/O
                         net (fo=1, routed)           0.218     4.100    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45
    SLICE_X7Y145         LUT6 (Prop_lut6_I3_O)        0.036     4.136 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.274     4.410    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y29         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.232     2.572    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.572    
                         clock uncertainty            0.154     2.726    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.503     3.229    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.195ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.245ns (22.557%)  route 0.841ns (77.443%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    3.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.710     3.328    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y137                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.173     3.501 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm3_Buffer_reg[7]/Q
                         net (fo=3, routed)           0.199     3.700    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data2[7]
    SLICE_X0Y137         LUT6 (Prop_lut6_I3_O)        0.036     3.736 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_49/O
                         net (fo=1, routed)           0.079     3.815    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_49
    SLICE_X0Y137         LUT6 (Prop_lut6_I3_O)        0.036     3.851 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_9/O
                         net (fo=3, routed)           0.563     4.414    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y26         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.223     2.563    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.563    
                         clock uncertainty            0.154     2.717    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.503     3.220    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           4.414    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.977ns  (logic 0.276ns (28.253%)  route 0.701ns (71.747%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.828     3.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y143                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.204     3.651 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/Q
                         net (fo=1, routed)           0.301     3.952    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[8]
    SLICE_X5Y137         LUT6 (Prop_lut6_I5_O)        0.036     3.988 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_47/O
                         net (fo=1, routed)           0.075     4.063    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_47
    SLICE_X5Y137         LUT6 (Prop_lut6_I3_O)        0.036     4.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.325     4.423    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y28         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.231     2.571    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.571    
                         clock uncertainty            0.154     2.725    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.503     3.228    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           4.423    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.202ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.156ns (23.752%)  route 0.501ns (76.248%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.400     0.900 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.900    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.530     2.628    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y141                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.100     2.728 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/Q
                         net (fo=1, routed)           0.165     2.893    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[14]
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.028     2.921 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35/O
                         net (fo=1, routed)           0.087     3.009    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35
    SLICE_X3Y142         LUT6 (Prop_lut6_I3_O)        0.028     3.037 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2/O
                         net (fo=3, routed)           0.249     3.285    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y29         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.835     1.634    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y29                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     1.634    
                         clock uncertainty            0.154     1.788    
    RAMB36_X0Y29         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.084    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CH0_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH0_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.276ns (28.282%)  route 0.700ns (71.718%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH0_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AD23                                              0.000     0.500 r  IO_NAND_CH0_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.695     1.195 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.195    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.619 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.828     3.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y143                                                      r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.204     3.651 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/Q
                         net (fo=1, routed)           0.301     3.952    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[8]
    SLICE_X5Y137         LUT6 (Prop_lut6_I5_O)        0.036     3.988 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_47/O
                         net (fo=1, routed)           0.075     4.063    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_47
    SLICE_X5Y137         LUT6 (Prop_lut6_I3_O)        0.036     4.099 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.324     4.422    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y26         RAMB36E1                                     r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.223     2.563    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y26                                                      r  V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.563    
                         clock uncertainty            0.154     2.717    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.503     3.220    V2NFC100DDR_0/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.220    
                         arrival time                           4.422    
  -------------------------------------------------------------------
                         slack                                  1.203    





---------------------------------------------------------------------------------------------------
From Clock:  CH1_DQSFromNAND_Clock
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.777ns  (logic 0.489ns (27.523%)  route 1.288ns (72.477%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    4.151ns = ( 9.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.188     9.151    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y101        IDDR (Prop_iddr_C_Q2)        0.362     9.513 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.549    10.062    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.084    10.146 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31/O
                         net (fo=1, routed)           0.210    10.356    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31
    SLICE_X7Y102         LUT6 (Prop_lut6_I0_O)        0.043    10.399 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1/O
                         net (fo=3, routed)           0.528    10.927    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.264    12.504    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.504    
                         clock uncertainty           -0.154    12.349    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.489    11.860    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                         -10.927    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.616ns  (logic 0.489ns (30.262%)  route 1.127ns (69.738%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.159ns = ( 9.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.197     9.159    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y102                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y102        IDDR (Prop_iddr_C_Q2)        0.362     9.521 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.545    10.067    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[6]
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.084    10.151 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_34/O
                         net (fo=1, routed)           0.231    10.382    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_34
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.043    10.425 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2/O
                         net (fo=3, routed)           0.350    10.775    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y21         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.116    12.356    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.356    
                         clock uncertainty           -0.154    12.201    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.489    11.712    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                         -10.775    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.692ns  (logic 0.489ns (28.901%)  route 1.203ns (71.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.079ns = ( 9.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.117     9.079    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y103                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y103        IDDR (Prop_iddr_C_Q2)        0.362     9.441 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[5].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.611    10.052    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[5]
    SLICE_X5Y99          LUT5 (Prop_lut5_I0_O)        0.084    10.136 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_36/O
                         net (fo=1, routed)           0.224    10.361    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_36
    SLICE_X6Y98          LUT6 (Prop_lut6_I0_O)        0.043    10.404 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3/O
                         net (fo=3, routed)           0.367    10.771    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y21         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.116    12.356    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.356    
                         clock uncertainty           -0.154    12.201    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.489    11.712    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.947ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.741ns  (logic 0.489ns (28.081%)  route 1.252ns (71.919%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.349ns = ( 12.349 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns = ( 9.017 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.055     9.017    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        IDDR (Prop_iddr_C_Q2)        0.362     9.379 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.651    10.030    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    SLICE_X5Y109         LUT5 (Prop_lut5_I0_O)        0.084    10.114 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46/O
                         net (fo=1, routed)           0.218    10.332    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.043    10.375 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.383    10.758    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y23         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.109    12.349    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.349    
                         clock uncertainty           -0.154    12.194    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.489    11.705    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.705    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.714ns  (logic 0.489ns (28.523%)  route 1.225ns (71.477%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    4.159ns = ( 9.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.197     9.159    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y102                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y102        IDDR (Prop_iddr_C_Q2)        0.362     9.521 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[6].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.545    10.067    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[6]
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.084    10.151 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_34/O
                         net (fo=1, routed)           0.231    10.382    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_34
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.043    10.425 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2/O
                         net (fo=3, routed)           0.449    10.874    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.264    12.504    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.504    
                         clock uncertainty           -0.154    12.349    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.489    11.860    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                         -10.874    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.569ns  (logic 0.489ns (31.159%)  route 1.080ns (68.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.151ns = ( 9.151 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.188     9.151    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y101                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y101        IDDR (Prop_iddr_C_Q2)        0.362     9.513 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[7].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.549    10.062    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[7]
    SLICE_X7Y102         LUT5 (Prop_lut5_I0_O)        0.084    10.146 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_31/O
                         net (fo=1, routed)           0.210    10.356    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_31
    SLICE_X7Y102         LUT6 (Prop_lut6_I0_O)        0.043    10.399 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_1/O
                         net (fo=3, routed)           0.321    10.720    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X0Y21         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.116    12.356    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.356    
                         clock uncertainty           -0.154    12.201    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.489    11.712    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.688ns  (logic 0.489ns (28.976%)  route 1.199ns (71.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.354ns = ( 12.354 - 10.000 ) 
    Source Clock Delay      (SCD):    4.017ns = ( 9.017 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.055     9.017    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y110                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y110        IDDR (Prop_iddr_C_Q2)        0.362     9.379 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[0].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.651    10.030    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[0]
    SLICE_X5Y109         LUT5 (Prop_lut5_I0_O)        0.084    10.114 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_46/O
                         net (fo=1, routed)           0.218    10.332    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_46
    SLICE_X7Y110         LUT6 (Prop_lut6_I0_O)        0.043    10.375 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.329    10.705    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y22         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.114    12.354    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.354    
                         clock uncertainty           -0.154    12.199    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.489    11.710    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.532ns  (logic 0.489ns (31.922%)  route 1.043ns (68.078%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.797ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.152ns = ( 9.152 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          1.190     9.152    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y104                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y104        IDDR (Prop_iddr_C_Q2)        0.362     9.514 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[4].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.555    10.069    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[4]
    SLICE_X5Y103         LUT5 (Prop_lut5_I0_O)        0.084    10.153 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_38/O
                         net (fo=1, routed)           0.137    10.290    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_38
    SLICE_X5Y103         LUT6 (Prop_lut6_I0_O)        0.043    10.333 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_4/O
                         net (fo=3, routed)           0.351    10.684    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y21         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.116    12.356    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.356    
                         clock uncertainty           -0.154    12.201    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.489    11.712    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.081ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.837ns  (logic 0.489ns (26.617%)  route 1.348ns (73.383%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 8.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.980     8.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y109                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y109        IDDR (Prop_iddr_C_Q2)        0.362     9.304 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.620     9.925    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    SLICE_X1Y103         LUT5 (Prop_lut5_I0_O)        0.084    10.009 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_44/O
                         net (fo=1, routed)           0.137    10.146    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_44
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.043    10.189 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.591    10.780    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.264    12.504    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.504    
                         clock uncertainty           -0.154    12.349    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.489    11.860    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.860    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
                            (falling edge-triggered cell IDDR clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - CH1_DQSFromNAND_Clock fall@5.000ns)
  Data Path Delay:        1.688ns  (logic 0.489ns (28.961%)  route 1.199ns (71.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 12.356 - 10.000 ) 
    Source Clock Delay      (SCD):    3.942ns = ( 8.942 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock fall edge)
                                                      5.000     5.000 f  
                         clock source latency         0.500     5.500    
    AF20                                              0.000     5.500 f  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     5.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.791     6.291 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     6.291    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.672     7.962 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.980     8.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    ILOGIC_X0Y109                                                     f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y109        IDDR (Prop_iddr_C_Q2)        0.362     9.304 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/DQIDDRBits[1].Inst_DQIDDR/Q2
                         net (fo=4, routed)           0.620     9.925    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDQAtFalling[1]
    SLICE_X1Y103         LUT5 (Prop_lut5_I0_O)        0.084    10.009 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_44/O
                         net (fo=1, routed)           0.137    10.146    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_44
    SLICE_X1Y103         LUT6 (Prop_lut6_I0_O)        0.043    10.189 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.442    10.631    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y21         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.116    12.356    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    12.356    
                         clock uncertainty           -0.154    12.201    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.489    11.712    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.712    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  1.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.276ns (30.870%)  route 0.618ns (69.130%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.845     3.483    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y103                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.204     3.687 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/Q
                         net (fo=3, routed)           0.130     3.817    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[12]
    SLICE_X5Y103         LUT5 (Prop_lut5_I2_O)        0.036     3.853 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_38/O
                         net (fo=1, routed)           0.116     3.969    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_38
    SLICE_X5Y103         LUT6 (Prop_lut6_I0_O)        0.036     4.005 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_4/O
                         net (fo=3, routed)           0.372     4.377    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.384     2.724    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.724    
                         clock uncertainty            0.154     2.878    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.503     3.381    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           4.377    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.276ns (27.657%)  route 0.722ns (72.343%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.827     3.464    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y103                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.204     3.668 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[10]/Q
                         net (fo=1, routed)           0.180     3.848    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[10]
    SLICE_X3Y103         LUT6 (Prop_lut6_I5_O)        0.036     3.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_43/O
                         net (fo=1, routed)           0.148     4.033    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_43
    SLICE_X7Y103         LUT6 (Prop_lut6_I3_O)        0.036     4.069 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_6/O
                         net (fo=3, routed)           0.394     4.462    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.384     2.724    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.724    
                         clock uncertainty            0.154     2.878    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.503     3.381    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           4.462    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.082ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.276ns (33.421%)  route 0.550ns (66.579%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.845     3.483    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y103                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.204     3.687 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[12]/Q
                         net (fo=3, routed)           0.130     3.817    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[12]
    SLICE_X5Y103         LUT5 (Prop_lut5_I2_O)        0.036     3.853 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_38/O
                         net (fo=1, routed)           0.116     3.969    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_38
    SLICE_X5Y103         LUT6 (Prop_lut6_I0_O)        0.036     4.005 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_4/O
                         net (fo=3, routed)           0.304     4.309    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y21         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.230     2.570    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.570    
                         clock uncertainty            0.154     2.724    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.503     3.227    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           4.309    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.115ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.245ns (23.877%)  route 0.781ns (76.123%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.832     3.469    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y104                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.173     3.642 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/Q
                         net (fo=3, routed)           0.203     3.846    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[9]
    SLICE_X1Y103         LUT6 (Prop_lut6_I1_O)        0.036     3.882 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45/O
                         net (fo=1, routed)           0.075     3.956    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.036     3.992 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.503     4.496    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.384     2.724    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.724    
                         clock uncertainty            0.154     2.878    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.503     3.381    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           4.496    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.133ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.276ns (30.837%)  route 0.619ns (69.163%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    3.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.827     3.464    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y103                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.204     3.668 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[10]/Q
                         net (fo=1, routed)           0.180     3.848    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[10]
    SLICE_X3Y103         LUT6 (Prop_lut6_I5_O)        0.036     3.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_43/O
                         net (fo=1, routed)           0.148     4.033    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_43
    SLICE_X7Y103         LUT6 (Prop_lut6_I3_O)        0.036     4.069 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_6/O
                         net (fo=3, routed)           0.291     4.360    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y21         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.230     2.570    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.570    
                         clock uncertainty            0.154     2.724    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.503     3.227    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           4.360    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.245ns (27.121%)  route 0.658ns (72.879%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    3.469ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.832     3.469    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X1Y104                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.173     3.642 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm2_Buffer_reg[9]/Q
                         net (fo=3, routed)           0.203     3.846    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data3[9]
    SLICE_X1Y103         LUT6 (Prop_lut6_I1_O)        0.036     3.882 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_45/O
                         net (fo=1, routed)           0.075     3.956    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_45
    SLICE_X1Y103         LUT6 (Prop_lut6_I3_O)        0.036     3.992 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_7/O
                         net (fo=3, routed)           0.380     4.373    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y21         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.230     2.570    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.570    
                         clock uncertainty            0.154     2.724    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.503     3.227    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.204ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.276ns (26.068%)  route 0.783ns (73.932%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.888     3.526    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y101                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.204     3.730 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[14]/Q
                         net (fo=1, routed)           0.258     3.988    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[14]
    SLICE_X1Y103         LUT6 (Prop_lut6_I5_O)        0.036     4.024 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_35/O
                         net (fo=1, routed)           0.138     4.162    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_35
    SLICE_X2Y103         LUT6 (Prop_lut6_I3_O)        0.036     4.198 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_2/O
                         net (fo=3, routed)           0.387     4.584    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.384     2.724    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.724    
                         clock uncertainty            0.154     2.878    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.503     3.381    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           4.584    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.118ns (39.545%)  route 0.180ns (60.455%))
  Logic Levels:           0  
  Clock Path Skew:        -1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    2.751ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.419     0.919 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     0.919    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.198     2.118 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.634     2.751    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X2Y143                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y143         FDRE (Prop_fdre_C_Q)         0.118     2.869 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_ValidFlag_reg/Q
                         net (fo=1, routed)           0.180     3.050    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/oPI_ValidFlag[0]
    SLICE_X3Y144         FDCE                                         r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.840     1.639    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/iSystemClock
    SLICE_X3Y144                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[0]/C
                         clock pessimism              0.000     1.639    
                         clock uncertainty            0.154     1.793    
    SLICE_X3Y144         FDCE (Hold_fdce_C_D)         0.038     1.831    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/rPI_ValidFlag_b_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.276ns (25.743%)  route 0.796ns (74.257%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.733     3.371    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X4Y109                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.204     3.575 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[8]/Q
                         net (fo=1, routed)           0.363     3.937    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[8]
    SLICE_X3Y110         LUT6 (Prop_lut6_I5_O)        0.036     3.973 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_47/O
                         net (fo=1, routed)           0.147     4.120    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_47
    SLICE_X7Y110         LUT6 (Prop_lut6_I3_O)        0.036     4.156 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_8/O
                         net (fo=3, routed)           0.286     4.443    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y22         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.227     2.567    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.567    
                         clock uncertainty            0.154     2.721    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.503     3.224    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           4.443    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.225ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CH1_DQSFromNAND_Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - CH1_DQSFromNAND_Clock rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.276ns (25.552%)  route 0.804ns (74.448%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    3.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CH1_DQSFromNAND_Clock rise edge)
                                                      0.000     0.000 r  
                         clock source latency         0.500     0.500    
    AF20                                              0.000     0.500 r  IO_NAND_CH1_DQS_P
                         net (fo=1, unset)            0.000     0.500    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IO
    AF20                 IBUFDS (Prop_ibufds_I_O)     0.714     1.214 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/IBUFDS/O
                         net (fo=1, routed)           0.000     1.214    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/oDQSFromNAND
    IDELAY_X0Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.423     2.638 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/Inst_DQSIDELAY/DATAOUT
                         net (fo=62, routed)          0.888     3.526    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/wDelayedDQS
    SLICE_X0Y101                                                      r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.204     3.730 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/rNm4_Buffer_reg[13]/Q
                         net (fo=1, routed)           0.392     4.121    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/data1[13]
    SLICE_X5Y98          LUT6 (Prop_lut6_I5_O)        0.036     4.157 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_37/O
                         net (fo=1, routed)           0.140     4.298    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/n_0_PM_DI_DQ_Buffer_18048B_i_37
    SLICE_X6Y98          LUT6 (Prop_lut6_I3_O)        0.036     4.334 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Input/PM_DI_DQ_Buffer_18048B_i_3/O
                         net (fo=3, routed)           0.272     4.606    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y19         RAMB36E1                                     r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.384     2.724    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y19                                                      r  V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.724    
                         clock uncertainty            0.154     2.878    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.503     3.381    V2NFC100DDR_1/inst/Inst_NPM_Toggle_Top/Inst_NPM_Toggle_DI/PM_DI_DQ_Buffer_18048B/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           4.606    
  -------------------------------------------------------------------
                         slack                                  1.225    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.281ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.710ns  (logic 0.216ns (30.406%)  route 0.494ns (69.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y267                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X63Y267        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.494     0.710    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[4]
    SLICE_X64Y267        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X64Y267        FDCE (Setup_fdce_C_D)       -0.009     3.991    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.620ns  (logic 0.216ns (34.840%)  route 0.404ns (65.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y280                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X37Y280        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.404     0.620    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[0]
    SLICE_X37Y276        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X37Y276        FDCE (Setup_fdce_C_D)       -0.015     3.985    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  3.365    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.600ns  (logic 0.254ns (42.362%)  route 0.346ns (57.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y247                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/C
    SLICE_X50Y247        FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.346     0.600    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[5]
    SLICE_X47Y248        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X47Y248        FDCE (Setup_fdce_C_D)       -0.015     3.985    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.620ns  (logic 0.216ns (34.813%)  route 0.404ns (65.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y264                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X53Y264        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.404     0.620    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[4]
    SLICE_X54Y269        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y269        FDCE (Setup_fdce_C_D)        0.007     4.007    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.598ns  (logic 0.254ns (42.498%)  route 0.344ns (57.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y232                                      0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X6Y232         FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.344     0.598    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[3]
    SLICE_X1Y231         FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X1Y231         FDCE (Setup_fdce_C_D)       -0.015     3.985    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.595ns  (logic 0.216ns (36.280%)  route 0.379ns (63.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y229                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X21Y229        FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.379     0.595    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[0]
    SLICE_X21Y226        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X21Y226        FDCE (Setup_fdce_C_D)       -0.015     3.985    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.576ns  (logic 0.254ns (44.133%)  route 0.322ns (55.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y254                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X48Y254        FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.322     0.576    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[4]
    SLICE_X49Y254        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X49Y254        FDCE (Setup_fdce_C_D)       -0.012     3.988    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.988    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.530ns  (logic 0.198ns (37.357%)  route 0.332ns (62.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y280                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/C
    SLICE_X35Y280        FDCE (Prop_fdce_C_Q)         0.198     0.198 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.332     0.530    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[8]
    SLICE_X34Y280        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X34Y280        FDCE (Setup_fdce_C_D)       -0.056     3.944    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          3.944    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.529ns  (logic 0.198ns (37.432%)  route 0.331ns (62.568%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y265                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X55Y265        FDCE (Prop_fdce_C_Q)         0.198     0.198 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.331     0.529    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[2]
    SLICE_X54Y265        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X54Y265        FDCE (Setup_fdce_C_D)       -0.055     3.945    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.945    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.483ns  (logic 0.232ns (48.052%)  route 0.251ns (51.948%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y246                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X48Y246        FDCE (Prop_fdce_C_Q)         0.232     0.232 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.251     0.483    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[4]
    SLICE_X47Y247        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X47Y247        FDCE (Setup_fdce_C_D)       -0.098     3.902    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.902    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  3.419    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM0_GEN200M_Clock
  To Clock:  CH0_DQSToNAND_ClockOut

Setup :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[2]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 2.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.328     2.668    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y146                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y146        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.015 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.015    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/I
    AK22                 OBUFT (Prop_obuft_I_O)       1.825     4.840 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.840    IO_NAND_CH0_DQ[2]
    AK22                                                              r  IO_NAND_CH0_DQ[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[3]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 2.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.328     2.668    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y145                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y145        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.015 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.015    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/I
    AK23                 OBUFT (Prop_obuft_I_O)       1.825     4.840 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.840    IO_NAND_CH0_DQ[3]
    AK23                                                              r  IO_NAND_CH0_DQ[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.840    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[7]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 2.153ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.326     2.666    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y139                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y139        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/I
    AH24                 OBUFT (Prop_obuft_I_O)       1.806     4.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.819    IO_NAND_CH0_DQ[7]
    AH24                                                              r  IO_NAND_CH0_DQ[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.819    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[6]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 2.152ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.326     2.666    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y140                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y140        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/I
    AH23                 OBUFT (Prop_obuft_I_O)       1.805     4.818 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.818    IO_NAND_CH0_DQ[6]
    AH23                                                              r  IO_NAND_CH0_DQ[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.498ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[0]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 2.148ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.329     2.669    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y148                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y148        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/I
    AJ25                 OBUFT (Prop_obuft_I_O)       1.801     4.817 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.817    IO_NAND_CH0_DQ[0]
    AJ25                                                              r  IO_NAND_CH0_DQ[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[1]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 2.148ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.329     2.669    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y147                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y147        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/I
    AK25                 OBUFT (Prop_obuft_I_O)       1.801     4.817 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.817    IO_NAND_CH0_DQ[1]
    AK25                                                              r  IO_NAND_CH0_DQ[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[4]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 2.148ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.327     2.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y142                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y142        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/I
    AJ23                 OBUFT (Prop_obuft_I_O)       1.801     4.815 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.815    IO_NAND_CH0_DQ[4]
    AJ23                                                              r  IO_NAND_CH0_DQ[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[5]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH0_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 2.147ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 6.276 - 2.500 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.327     2.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y141                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y141        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/I
    AJ24                 OBUFT (Prop_obuft_I_O)       1.800     4.814 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.814    IO_NAND_CH0_DQ[5]
    AJ24                                                              r  IO_NAND_CH0_DQ[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.013     6.276 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.276    IO_NAND_CH0_DQS_P
    AD23                                                              f  IO_NAND_CH0_DQS_P
                         clock pessimism              0.193     6.469    
                         clock uncertainty           -0.154     6.315    
                         output delay                -1.000     5.315    
  -------------------------------------------------------------------
                         required time                          5.315    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  0.501    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[6]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.656     1.407    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y140                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y140        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.616 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.616    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/T
    AH23                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.961 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.961    IO_NAND_CH0_DQ[6]
    AH23                                                              r  IO_NAND_CH0_DQ[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[7]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.656     1.407    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y139                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y139        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.616 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.616    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/T
    AH24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.961 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.961    IO_NAND_CH0_DQ[7]
    AH24                                                              r  IO_NAND_CH0_DQ[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[4]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.657     1.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y142                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y142        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.617 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.617    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/T
    AJ23                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.962 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.962    IO_NAND_CH0_DQ[4]
    AJ23                                                              r  IO_NAND_CH0_DQ[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[5]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.657     1.408    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y141                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y141        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.617 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.617    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/T
    AJ24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.962 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.962    IO_NAND_CH0_DQ[5]
    AJ24                                                              r  IO_NAND_CH0_DQ[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[0]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.658     1.409    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y148                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y148        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/T
    AJ25                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH0_DQ[0]
    AJ25                                                              r  IO_NAND_CH0_DQ[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[1]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.658     1.409    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y147                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y147        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/T
    AK25                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH0_DQ[1]
    AK25                                                              r  IO_NAND_CH0_DQ[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[2]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.658     1.409    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y146                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y146        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/T
    AK22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH0_DQ[2]
    AK22                                                              r  IO_NAND_CH0_DQ[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH0_DQ[3]
                            (output port clocked by CH0_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.658     1.409    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y145                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y145        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/T
    AK23                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH0_DQ[3]
    AK23                                                              r  IO_NAND_CH0_DQ[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y128        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AD23                 OBUFTDS (Prop_obuftds_I_O)
                                                      0.894     2.773 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.773    IO_NAND_CH0_DQS_P
    AD23                                                              r  IO_NAND_CH0_DQS_P
                         clock pessimism             -0.243     2.530    
                         clock uncertainty            0.154     2.684    
                         output delay                -1.000     1.684    
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM0_GEN200M_Clock
  To Clock:  CH0_WEToNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        1.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.743ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_ALE
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Fast Process Corner
  Requirement:            2.500ns  (CH0_WEToNAND_Clock fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 1.109ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 4.814 - 2.500 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y135                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y135        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iALEToNAND
    AD24                 OBUF (Prop_obuf_I_O)         0.888     2.772 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_ALEOBUF/O
                         net (fo=0)                   0.000     2.772    O_NAND_CH0_ALE
    AD24                                                              r  O_NAND_CH0_ALE
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     3.225    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.251 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     4.093    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034     2.059 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     3.225    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     3.251 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.654     3.905    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     4.097 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     4.097    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.717     4.814 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     4.814    O_NAND_CH0_WE
    AG24                                                              f  O_NAND_CH0_WE
                         clock pessimism              0.243     5.057    
                         clock uncertainty           -0.154     4.903    
                         output delay                -1.000     3.903    
  -------------------------------------------------------------------
                         required time                          3.903    
                         arrival time                          -2.772    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CLE
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Fast Process Corner
  Requirement:            2.500ns  (CH0_WEToNAND_Clock fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 1.107ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns = ( 4.814 - 2.500 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y136                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCLEToNAND
    AC24                 OBUF (Prop_obuf_I_O)         0.886     2.770 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_CLEOBUF/O
                         net (fo=0)                   0.000     2.770    O_NAND_CH0_CLE
    AC24                                                              r  O_NAND_CH0_CLE
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     3.225    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.251 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     4.093    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034     2.059 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     3.225    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     3.251 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.654     3.905    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     4.097 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     4.097    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.717     4.814 f  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     4.814    O_NAND_CH0_WE
    AG24                                                              f  O_NAND_CH0_WE
                         clock pessimism              0.243     5.057    
                         clock uncertainty           -0.154     4.903    
                         output delay                -1.000     3.903    
  -------------------------------------------------------------------
                         required time                          3.903    
                         arrival time                          -2.770    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[4]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 2.664ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.327     2.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y186                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y186        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[4]
    AC26                 OBUF (Prop_obuf_I_O)         2.317     5.331 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[4].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.331    O_NAND_CH0_CE[4]
    AC26                                                              r  O_NAND_CH0_CE[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.331    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[5]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 2.663ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.327     2.667    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y185                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y185        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[5]
    AD26                 OBUF (Prop_obuf_I_O)         2.316     5.330 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[5].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.330    O_NAND_CH0_CE[5]
    AD26                                                              r  O_NAND_CH0_CE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.444ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[7]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 2.655ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.326     2.666    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y183                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[7]
    AE30                 OBUF (Prop_obuf_I_O)         2.308     5.321 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[7].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.321    O_NAND_CH0_CE[7]
    AE30                                                              r  O_NAND_CH0_CE[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[3]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 2.642ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.329     2.669    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y188                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[3]
    AB25                 OBUF (Prop_obuf_I_O)         2.295     5.311 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[3].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.311    O_NAND_CH0_CE[3]
    AB25                                                              r  O_NAND_CH0_CE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[6]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 2.644ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.326     2.666    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y184                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y184        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[6]
    AD30                 OBUF (Prop_obuf_I_O)         2.297     5.310 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[6].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.310    O_NAND_CH0_CE[6]
    AD30                                                              r  O_NAND_CH0_CE[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.310    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[2]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 2.631ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.329     2.669    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y189                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y189        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[2]
    AA28                 OBUF (Prop_obuf_I_O)         2.284     5.300 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[2].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.300    O_NAND_CH0_CE[2]
    AA28                                                              r  O_NAND_CH0_CE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[1]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 2.631ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.329     2.669    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y190                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[1]
    AA27                 OBUF (Prop_obuf_I_O)         2.284     5.300 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[1].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.300    O_NAND_CH0_CE[1]
    AA27                                                              r  O_NAND_CH0_CE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[0]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH0_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 2.625ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.819ns = ( 8.819 - 5.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.330     2.670    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y191                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y191        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.017 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.017    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[0]
    AA29                 OBUF (Prop_obuf_I_O)         2.278     5.295 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[0].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.295    O_NAND_CH0_CE[0]
    AA29                                                              r  O_NAND_CH0_CE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.207     7.447    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.768 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.768    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         1.051     8.819 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     8.819    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism              0.100     8.919    
                         clock uncertainty           -0.154     8.765    
                         output delay                -1.000     7.765    
  -------------------------------------------------------------------
                         required time                          7.765    
                         arrival time                          -5.295    
  -------------------------------------------------------------------
                         slack                                  2.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CLE
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.887ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.654     1.405    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y136                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y136        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.597 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.597    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCLEToNAND
    AC24                 OBUF (Prop_obuf_I_O)         0.695     2.292 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_CLEOBUF/O
                         net (fo=0)                   0.000     2.292    O_NAND_CH0_CLE
    AC24                                                              r  O_NAND_CH0_CLE
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.243     2.549    
                         output delay                -1.000     1.549    
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_ALE
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.889ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.654     1.405    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y135                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y135        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.597 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.597    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iALEToNAND
    AD24                 OBUF (Prop_obuf_I_O)         0.697     2.294 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_ALEOBUF/O
                         net (fo=0)                   0.000     2.294    O_NAND_CH0_ALE
    AD24                                                              r  O_NAND_CH0_ALE
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.243     2.549    
                         output delay                -1.000     1.549    
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             1.172ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[0]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 1.526ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.639     1.390    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y191                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y191        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.582 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.582    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[0]
    AA29                 OBUF (Prop_obuf_I_O)         1.334     2.916 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[0].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.916    O_NAND_CH0_CE[0]
    AA29                                                              r  O_NAND_CH0_CE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[1]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 1.532ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.638     1.389    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y190                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y190        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.581 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.581    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[1]
    AA27                 OBUF (Prop_obuf_I_O)         1.340     2.921 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[1].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.921    O_NAND_CH0_CE[1]
    AA27                                                              r  O_NAND_CH0_CE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.921    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[2]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 1.533ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.638     1.389    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y189                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y189        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.581 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.581    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[2]
    AA28                 OBUF (Prop_obuf_I_O)         1.341     2.922 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[2].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.922    O_NAND_CH0_CE[2]
    AA28                                                              r  O_NAND_CH0_CE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.922    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[6]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 1.546ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.636     1.387    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y184                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y184        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.579 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.579    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[6]
    AD30                 OBUF (Prop_obuf_I_O)         1.354     2.933 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[6].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.933    O_NAND_CH0_CE[6]
    AD30                                                              r  O_NAND_CH0_CE[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[3]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 1.544ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.638     1.389    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y188                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y188        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.581 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.581    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[3]
    AB25                 OBUF (Prop_obuf_I_O)         1.352     2.933 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[3].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.933    O_NAND_CH0_CE[3]
    AB25                                                              r  O_NAND_CH0_CE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[7]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.636     1.387    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y183                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.579 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.579    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[7]
    AE30                 OBUF (Prop_obuf_I_O)         1.364     2.943 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[7].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.943    O_NAND_CH0_CE[7]
    AE30                                                              r  O_NAND_CH0_CE[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.943    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[5]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 1.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.636     1.387    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y185                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y185        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.579 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.579    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[5]
    AD26                 OBUF (Prop_obuf_I_O)         1.373     2.952 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[5].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.952    O_NAND_CH0_CE[5]
    AD26                                                              r  O_NAND_CH0_CE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH0_CE[4]
                            (output port clocked by CH0_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH0_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH0_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 1.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.636     1.387    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y186                                                     r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y186        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.579 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.579    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[4]
    AC26                 OBUF (Prop_obuf_I_O)         1.373     2.952 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[4].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.952    O_NAND_CH0_CE[4]
    AC26                                                              r  O_NAND_CH0_CE[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH0_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y134        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AG24                 OBUF (Prop_obuf_I_O)         0.908     2.792 r  V2NFC100DDR_0/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.792    O_NAND_CH0_WE
    AG24                                                              r  O_NAND_CH0_WE
                         clock pessimism             -0.048     2.744    
                         output delay                -1.000     1.744    
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.208    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM0_GEN200M_Clock
  To Clock:  CH1_DQSToNAND_ClockOut

Setup :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[6]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 2.570ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.329     2.669    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y102                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/I
    AC22                 OBUFT (Prop_obuft_I_O)       2.223     5.239 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.239    IO_NAND_CH1_DQ[6]
    AC22                                                              r  IO_NAND_CH1_DQ[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[7]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 2.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.329     2.669    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y101                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y101        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.016 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.016    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/I
    AC23                 OBUFT (Prop_obuft_I_O)       2.218     5.234 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.234    IO_NAND_CH1_DQ[7]
    AC23                                                              r  IO_NAND_CH1_DQ[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[3]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.566ns  (logic 2.566ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.327     2.667    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y105                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y105        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/I
    AB24                 OBUFT (Prop_obuft_I_O)       2.219     5.233 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.233    IO_NAND_CH1_DQ[3]
    AB24                                                              r  IO_NAND_CH1_DQ[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[2]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 2.563ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.327     2.667    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y106                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.014 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.014    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/I
    AA24                 OBUFT (Prop_obuft_I_O)       2.216     5.230 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.230    IO_NAND_CH1_DQ[2]
    AA24                                                              r  IO_NAND_CH1_DQ[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.230    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[4]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 2.553ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.328     2.668    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y104                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y104        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.015 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.015    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/I
    AA22                 OBUFT (Prop_obuft_I_O)       2.206     5.221 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.221    IO_NAND_CH1_DQ[4]
    AA22                                                              r  IO_NAND_CH1_DQ[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[5]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 2.552ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.668ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.328     2.668    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y103                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.015 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.015    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/I
    AA23                 OBUFT (Prop_obuft_I_O)       2.205     5.220 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.220    IO_NAND_CH1_DQ[5]
    AA23                                                              r  IO_NAND_CH1_DQ[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[0]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 2.552ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.326     2.666    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y110        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/I
    W21                  OBUFT (Prop_obuft_I_O)       2.205     5.218 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.218    IO_NAND_CH1_DQ[0]
    W21                                                               r  IO_NAND_CH1_DQ[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[1]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Max at Slow Process Corner
  Requirement:            2.500ns  (CH1_DQSToNAND_ClockOut fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 2.552ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.902ns = ( 6.402 - 2.500 ) 
    Source Clock Delay      (SCD):    2.666ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.326     2.666    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y109                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y109        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.013 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/OQ
                         net (fo=1, routed)           0.000     3.013    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/I
    Y21                  OBUFT (Prop_obuft_I_O)       2.205     5.218 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     5.218    IO_NAND_CH1_DQ[1]
    Y21                                                               r  IO_NAND_CH1_DQ[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     3.668    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     3.740 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     5.183    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     1.765 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     3.668    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     3.740 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.202     4.942    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     5.263 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     5.263    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.139     6.402 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.402    IO_NAND_CH1_DQS_P
    AF20                                                              f  IO_NAND_CH1_DQS_P
                         clock pessimism              0.193     6.595    
                         clock uncertainty           -0.154     6.441    
                         output delay                -1.000     5.441    
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                  0.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[0]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.656     1.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y110                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y110        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.616 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[0].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.616    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/T
    W21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.961 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[0].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.961    IO_NAND_CH1_DQ[0]
    W21                                                               r  IO_NAND_CH1_DQ[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[1]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.656     1.407    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y109                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y109        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.616 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[1].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.616    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/T
    Y21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.961 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[1].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.961    IO_NAND_CH1_DQ[1]
    Y21                                                               r  IO_NAND_CH1_DQ[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[2]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.657     1.408    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y106                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y106        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[2].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/T
    AA24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.962 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[2].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.962    IO_NAND_CH1_DQ[2]
    AA24                                                              r  IO_NAND_CH1_DQ[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[3]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.657     1.408    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y105                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y105        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.617 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[3].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.617    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/T
    AB24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.962 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[3].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.962    IO_NAND_CH1_DQ[3]
    AB24                                                              r  IO_NAND_CH1_DQ[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[4]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.658     1.409    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y104                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y104        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[4].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/T
    AA22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[4].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH1_DQ[4]
    AA22                                                              r  IO_NAND_CH1_DQ[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[5]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.658     1.409    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y103                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y103        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[5].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/T
    AA23                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[5].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH1_DQ[5]
    AA23                                                              r  IO_NAND_CH1_DQ[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[6]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.658     1.409    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y102                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y102        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[6].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/T
    AC22                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[6].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH1_DQ[6]
    AC22                                                              r  IO_NAND_CH1_DQ[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IO_NAND_CH1_DQ[7]
                            (output port clocked by CH1_DQSToNAND_ClockOut  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_DQSToNAND_ClockOut
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_DQSToNAND_ClockOut rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.554ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.898ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.658     1.409    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y101                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y101        OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.209     1.618 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/DQOSERDESBits[7].Inst_DQOSERDES/TQ
                         net (fo=1, routed)           0.000     1.618    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/T
    AC23                 OBUFT (TriStatD_obuft_T_O)
                                                      0.345     1.963 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/DQBits[7].Inst_DQIOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     1.963    IO_NAND_CH1_DQ[7]
    AC23                                                              r  IO_NAND_CH1_DQ[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_DQSToNAND_ClockOut rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.859     1.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y122        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.879 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_DQSOSERDES/OQ
                         net (fo=2, routed)           0.000     1.879    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/I
    AF20                 OBUFTDS (Prop_obuftds_I_O)
                                                      1.019     2.898 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_DQSIOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     2.898    IO_NAND_CH1_DQS_P
    AF20                                                              r  IO_NAND_CH1_DQS_P
                         clock pessimism             -0.243     2.655    
                         clock uncertainty            0.154     2.809    
                         output delay                -1.000     1.809    
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.154    





---------------------------------------------------------------------------------------------------
From Clock:  MMCM0_GEN200M_Clock
  To Clock:  CH1_WEToNAND_Clock

Setup :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_ALE
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Fast Process Corner
  Requirement:            2.500ns  (CH1_WEToNAND_Clock fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 1.210ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 4.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.857     1.656    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y198                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y198        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.877 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.877    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iALEToNAND
    Y30                  OBUF (Prop_obuf_I_O)         0.989     2.866 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_ALEOBUF/O
                         net (fo=0)                   0.000     2.866    O_NAND_CH1_ALE
    Y30                                                               r  O_NAND_CH1_ALE
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     3.225    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.251 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     4.093    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034     2.059 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     3.225    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     3.251 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.654     3.905    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     4.097 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     4.097    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         0.813     4.910 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     4.910    O_NAND_CH1_WE
    AF19                                                              f  O_NAND_CH1_WE
                         clock pessimism              0.048     4.958    
                         clock uncertainty           -0.154     4.803    
                         output delay                -1.000     3.803    
  -------------------------------------------------------------------
                         required time                          3.803    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CLE
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Fast Process Corner
  Requirement:            2.500ns  (CH1_WEToNAND_Clock fall@2.500ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 1.173ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 4.910 - 2.500 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.870     1.669    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y100                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y100        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.890 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.890    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCLEToNAND
    AC21                 OBUF (Prop_obuf_I_O)         0.952     2.842 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_CLEOBUF/O
                         net (fo=0)                   0.000     2.842    O_NAND_CH1_CLE
    AC21                                                              r  O_NAND_CH1_CLE
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock fall edge)
                                                      2.500     2.500 r  
    PS7_X0Y0             PS7                          0.000     2.500 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     3.225    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.251 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     4.093    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034     2.059 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     3.225    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     3.251 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.654     3.905    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     4.097 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     4.097    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         0.813     4.910 f  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     4.910    O_NAND_CH1_WE
    AF19                                                              f  O_NAND_CH1_WE
                         clock pessimism              0.243     5.153    
                         clock uncertainty           -0.154     4.998    
                         output delay                -1.000     3.998    
  -------------------------------------------------------------------
                         required time                          3.998    
                         arrival time                          -2.842    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[4]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 2.658ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.321     2.661    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y118                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.008 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.008    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[4]
    AK17                 OBUF (Prop_obuf_I_O)         2.311     5.319 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[4].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.319    O_NAND_CH1_CE[4]
    AK17                                                              r  O_NAND_CH1_CE[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[5]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 2.657ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.321     2.661    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y117                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y117        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.008 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.008    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[5]
    AK18                 OBUF (Prop_obuf_I_O)         2.310     5.318 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[5].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.318    O_NAND_CH1_CE[5]
    AK18                                                              r  O_NAND_CH1_CE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.806ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[3]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 2.648ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.318     2.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y119                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.005 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.005    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[3]
    AK20                 OBUF (Prop_obuf_I_O)         2.301     5.306 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[3].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.306    O_NAND_CH1_CE[3]
    AK20                                                              r  O_NAND_CH1_CE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.306    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[2]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 2.646ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.318     2.658    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y120                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.005 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.005    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[2]
    AJ20                 OBUF (Prop_obuf_I_O)         2.299     5.304 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[2].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.304    O_NAND_CH1_CE[2]
    AJ20                                                              r  O_NAND_CH1_CE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.304    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[7]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 2.637ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.323     2.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y115                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.010 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.010    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[7]
    AJ19                 OBUF (Prop_obuf_I_O)         2.290     5.300 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[7].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.300    O_NAND_CH1_CE[7]
    AJ19                                                              r  O_NAND_CH1_CE[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.300    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.815ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[6]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 2.634ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.323     2.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y116                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y116        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.010 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.010    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[6]
    AH19                 OBUF (Prop_obuf_I_O)         2.287     5.297 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[6].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.297    O_NAND_CH1_CE[6]
    AH19                                                              r  O_NAND_CH1_CE[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[1]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 2.634ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.315     2.655    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y123                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y123        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.002 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.002    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[1]
    AH21                 OBUF (Prop_obuf_I_O)         2.287     5.289 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[1].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.289    O_NAND_CH1_CE[1]
    AH21                                                              r  O_NAND_CH1_CE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[0]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (CH1_WEToNAND_Clock rise@5.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 2.632ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.073ns = ( 9.073 - 5.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.796     3.136    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.936    -0.800 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.060     1.260    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.080     1.340 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.315     2.655    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y124                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y124        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.347     3.002 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     3.002    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[0]
    AG21                 OBUF (Prop_obuf_I_O)         2.285     5.287 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[0].Inst_CEOBUF/O
                         net (fo=0)                   0.000     5.287    O_NAND_CH1_CE[0]
    AG21                                                              r  O_NAND_CH1_CE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.443     7.683    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.418     4.265 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.903     6.168    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072     6.240 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          1.208     7.448    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.321     7.769 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     7.769    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.304     9.073 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     9.073    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism              0.193     9.266    
                         clock uncertainty           -0.154     9.111    
                         output delay                -1.000     8.111    
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.287    
  -------------------------------------------------------------------
                         slack                                  2.824    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_ALE
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.981ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.640     1.391    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y198                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y198        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.583 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_ALEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.583    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iALEToNAND
    Y30                  OBUF (Prop_obuf_I_O)         0.789     2.372 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_ALEOBUF/O
                         net (fo=0)                   0.000     2.372    O_NAND_CH1_ALE
    Y30                                                               r  O_NAND_CH1_ALE
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.048     2.849    
                         output delay                -1.000     1.849    
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CLE
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.944ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.658     1.409    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y100                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y100        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.601 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_CLEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.601    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCLEToNAND
    AC21                 OBUF (Prop_obuf_I_O)         0.752     2.353 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_CLEOBUF/O
                         net (fo=0)                   0.000     2.353    O_NAND_CH1_CLE
    AC21                                                              r  O_NAND_CH1_CLE
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[0]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.534ns  (logic 1.534ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.648     1.399    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y124                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y124        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.591 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[0].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.591    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[0]
    AG21                 OBUF (Prop_obuf_I_O)         1.342     2.933 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[0].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.933    O_NAND_CH1_CE[0]
    AG21                                                              r  O_NAND_CH1_CE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.280ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[1]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 1.535ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.399ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.648     1.399    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y123                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y123        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.591 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[1].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.591    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[1]
    AH21                 OBUF (Prop_obuf_I_O)         1.343     2.934 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[1].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.934    O_NAND_CH1_CE[1]
    AH21                                                              r  O_NAND_CH1_CE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[6]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 1.535ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.654     1.405    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y116                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y116        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.597 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[6].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.597    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[6]
    AH19                 OBUF (Prop_obuf_I_O)         1.343     2.940 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[6].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.940    O_NAND_CH1_CE[6]
    AH19                                                              r  O_NAND_CH1_CE[6]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.290ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[7]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 1.539ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.654     1.405    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y115                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y115        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.597 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[7].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.597    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[7]
    AJ19                 OBUF (Prop_obuf_I_O)         1.347     2.944 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[7].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.944    O_NAND_CH1_CE[7]
    AJ19                                                              r  O_NAND_CH1_CE[7]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.944    
  -------------------------------------------------------------------
                         slack                                  1.290    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[2]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 1.548ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.650     1.401    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y120                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y120        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.593 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[2].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.593    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[2]
    AJ20                 OBUF (Prop_obuf_I_O)         1.356     2.949 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[2].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.949    O_NAND_CH1_CE[2]
    AJ20                                                              r  O_NAND_CH1_CE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[3]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 1.549ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.650     1.401    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y119                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y119        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.593 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[3].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.593    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[3]
    AK20                 OBUF (Prop_obuf_I_O)         1.357     2.950 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[3].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.950    O_NAND_CH1_CE[3]
    AK20                                                              r  O_NAND_CH1_CE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[5]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 1.559ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.652     1.403    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y117                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y117        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.595 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[5].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.595    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[5]
    AK18                 OBUF (Prop_obuf_I_O)         1.367     2.962 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[5].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.962    O_NAND_CH1_CE[5]
    AK18                                                              r  O_NAND_CH1_CE[5]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by MMCM0_GEN200M_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            O_NAND_CH1_CE[4]
                            (output port clocked by CH1_WEToNAND_Clock  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CH1_WEToNAND_Clock
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (CH1_WEToNAND_Clock rise@0.000ns - MMCM0_GEN200M_Clock rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 1.559ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           1.000ns
  Clock Path Skew:        1.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM0_GEN200M_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.842     1.593    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.034    -0.441 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.166     0.725    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.751 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.652     1.403    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y118                                                     r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y118        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.192     1.595 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/CEOSERDESBits[4].Inst_CEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.595    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iCEToNAND[4]
    AK17                 OBUF (Prop_obuf_I_O)         1.367     2.962 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/CEs[4].Inst_CEOBUF/O
                         net (fo=0)                   0.000     2.962    O_NAND_CH1_CE[4]
    AK17                                                              r  O_NAND_CH1_CE[4]
  -------------------------------------------------------------------    -------------------

                         (clock CH1_WEToNAND_Clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.118     1.917    CH0MMCMC1H200/inst/clk_in1
    MMCME2_ADV_X1Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.392    -0.475 r  CH0MMCMC1H200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.244     0.769    CH0MMCMC1H200/inst/clk_out1_OpenSSD2_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030     0.799 r  CH0MMCMC1H200/inst/clkout1_buf/O
                         net (fo=43, routed)          0.864     1.663    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/iOutputDrivingClock
    OLOGIC_X0Y114        OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.221     1.884 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Physical_Output/Inst_WEOSERDES/OQ
                         net (fo=1, routed)           0.000     1.884    V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/iWEToNAND
    AF19                 OBUF (Prop_obuf_I_O)         1.013     2.897 r  V2NFC100DDR_1/inst/Inst_NPhy_Toggle_Top/Inst_NPhy_Toggle_Pinpad/Inst_WEOBUF/O
                         net (fo=0)                   0.000     2.897    O_NAND_CH1_WE
    AF19                                                              r  O_NAND_CH1_WE
                         clock pessimism             -0.243     2.654    
                         output delay                -1.000     1.654    
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        9.294ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.294ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.608ns  (logic 0.232ns (38.172%)  route 0.376ns (61.828%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y280                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X62Y280        FDCE (Prop_fdce_C_Q)         0.232     0.232 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.376     0.608    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[2]
    SLICE_X64Y280        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y280        FDCE (Setup_fdce_C_D)       -0.098     9.902    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  9.294    

Slack (MET) :             9.330ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.655ns  (logic 0.254ns (38.782%)  route 0.401ns (61.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y230                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
    SLICE_X20Y230        FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.401     0.655    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[0]
    SLICE_X21Y229        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y229        FDCE (Setup_fdce_C_D)       -0.015     9.985    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -0.655    
  -------------------------------------------------------------------
                         slack                                  9.330    

Slack (MET) :             9.377ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.608ns  (logic 0.254ns (41.752%)  route 0.354ns (58.248%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y232                                      0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
    SLICE_X4Y232         FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.354     0.608    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[4]
    SLICE_X5Y233         FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y233         FDCE (Setup_fdce_C_D)       -0.015     9.985    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  9.377    

Slack (MET) :             9.377ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.525ns  (logic 0.232ns (44.194%)  route 0.293ns (55.806%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y289                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X62Y289        FDCE (Prop_fdce_C_Q)         0.232     0.232 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.293     0.525    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[2]
    SLICE_X63Y289        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y289        FDCE (Setup_fdce_C_D)       -0.098     9.902    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  9.377    

Slack (MET) :             9.386ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.599ns  (logic 0.254ns (42.388%)  route 0.345ns (57.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y280                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X62Y280        FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.345     0.599    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[1]
    SLICE_X61Y280        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y280        FDCE (Setup_fdce_C_D)       -0.015     9.985    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/gen_awpop_fifo.dw_fifogen_awpop/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  9.386    

Slack (MET) :             9.387ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.525ns  (logic 0.198ns (37.715%)  route 0.327ns (62.285%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y272                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X65Y272        FDCE (Prop_fdce_C_Q)         0.198     0.198 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.327     0.525    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[4]
    SLICE_X67Y271        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X67Y271        FDCE (Setup_fdce_C_D)       -0.088     9.912    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.912    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  9.387    

Slack (MET) :             9.391ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.554ns  (logic 0.198ns (35.710%)  route 0.356ns (64.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y247                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/C
    SLICE_X47Y247        FDCE (Prop_fdce_C_Q)         0.198     0.198 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.356     0.554    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I1[4]
    SLICE_X48Y247        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y247        FDCE (Setup_fdce_C_D)       -0.055     9.945    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          9.945    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  9.391    

Slack (MET) :             9.393ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.592ns  (logic 0.216ns (36.510%)  route 0.376ns (63.490%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y232                                      0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
    SLICE_X7Y232         FDCE (Prop_fdce_C_Q)         0.216     0.216 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.376     0.592    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[2]
    SLICE_X9Y234         FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y234         FDCE (Setup_fdce_C_D)       -0.015     9.985    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                  9.393    

Slack (MET) :             9.396ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.589ns  (logic 0.254ns (43.145%)  route 0.335ns (56.855%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y267                                     0.000     0.000 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
    SLICE_X52Y267        FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.335     0.589    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[1]
    SLICE_X53Y264        FDCE                                         r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X53Y264        FDCE (Setup_fdce_C_D)       -0.015     9.985    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.985    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  9.396    

Slack (MET) :             9.402ns  (required time - arrival time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0)
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_3)
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.620ns  (logic 0.254ns (40.980%)  route 0.366ns (59.020%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y230                                     0.000     0.000 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
    SLICE_X20Y230        FDCE (Prop_fdce_C_Q)         0.254     0.254 r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.366     0.620    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I1[3]
    SLICE_X20Y233        FDCE                                         r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y233        FDCE (Setup_fdce_C_D)        0.022    10.022    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.620    
  -------------------------------------------------------------------
                         slack                                  9.402    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.216ns (2.400%)  route 8.783ns (97.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.783    11.785    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iReset
    SLICE_X23Y165        FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.075    12.315    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iSystemClock
    SLICE_X23Y165                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[0]/C
                         clock pessimism              0.112    12.427    
                         clock uncertainty           -0.154    12.273    
    SLICE_X23Y165        FDCE (Recov_fdce_C_CLR)     -0.206    12.067    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[0]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.216ns (2.400%)  route 8.783ns (97.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.783    11.785    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iReset
    SLICE_X23Y165        FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.075    12.315    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iSystemClock
    SLICE_X23Y165                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[1]/C
                         clock pessimism              0.112    12.427    
                         clock uncertainty           -0.154    12.273    
    SLICE_X23Y165        FDCE (Recov_fdce_C_CLR)     -0.206    12.067    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[1]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.216ns (2.400%)  route 8.783ns (97.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.783    11.785    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iReset
    SLICE_X23Y165        FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.075    12.315    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iSystemClock
    SLICE_X23Y165                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[2]/C
                         clock pessimism              0.112    12.427    
                         clock uncertainty           -0.154    12.273    
    SLICE_X23Y165        FDCE (Recov_fdce_C_CLR)     -0.206    12.067    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[2]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.216ns (2.400%)  route 8.783ns (97.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.783    11.785    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iReset
    SLICE_X23Y165        FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.075    12.315    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iSystemClock
    SLICE_X23Y165                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[3]/C
                         clock pessimism              0.112    12.427    
                         clock uncertainty           -0.154    12.273    
    SLICE_X23Y165        FDCE (Recov_fdce_C_CLR)     -0.206    12.067    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[3]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.216ns (2.400%)  route 8.783ns (97.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.783    11.785    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iReset
    SLICE_X23Y165        FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.075    12.315    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iSystemClock
    SLICE_X23Y165                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[4]/C
                         clock pessimism              0.112    12.427    
                         clock uncertainty           -0.154    12.273    
    SLICE_X23Y165        FDCE (Recov_fdce_C_CLR)     -0.206    12.067    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[4]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.216ns (2.400%)  route 8.783ns (97.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.783    11.785    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iReset
    SLICE_X23Y165        FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.075    12.315    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iSystemClock
    SLICE_X23Y165                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[5]/C
                         clock pessimism              0.112    12.427    
                         clock uncertainty           -0.154    12.273    
    SLICE_X23Y165        FDCE (Recov_fdce_C_CLR)     -0.206    12.067    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[5]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.216ns (2.400%)  route 8.783ns (97.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.783    11.785    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iReset
    SLICE_X23Y165        FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.075    12.315    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iSystemClock
    SLICE_X23Y165                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[6]/C
                         clock pessimism              0.112    12.427    
                         clock uncertainty           -0.154    12.273    
    SLICE_X23Y165        FDCE (Recov_fdce_C_CLR)     -0.206    12.067    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[6]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.216ns (2.400%)  route 8.783ns (97.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.783    11.785    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iReset
    SLICE_X23Y165        FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.075    12.315    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iSystemClock
    SLICE_X23Y165                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[7]/C
                         clock pessimism              0.112    12.427    
                         clock uncertainty           -0.154    12.273    
    SLICE_X23Y165        FDCE (Recov_fdce_C_CLR)     -0.206    12.067    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rPM_CAData_reg[7]
  -------------------------------------------------------------------
                         required time                         12.067    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rWaySelect_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.216ns (2.400%)  route 8.783ns (97.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.783    11.785    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iReset
    SLICE_X22Y165        FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rWaySelect_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.075    12.315    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iSystemClock
    SLICE_X22Y165                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rWaySelect_reg[0]/C
                         clock pessimism              0.112    12.427    
                         clock uncertainty           -0.154    12.273    
    SLICE_X22Y165        FDCE (Recov_fdce_C_CLR)     -0.179    12.094    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rWaySelect_reg[0]
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rWaySelect_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.999ns  (logic 0.216ns (2.400%)  route 8.783ns (97.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 12.315 - 10.000 ) 
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.446     2.786    proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y279                                                     r  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y279        FDRE (Prop_fdre_C_Q)         0.216     3.002 f  proc_sys_reset_0/U0/PR_OUT_DFF[0].peripheral_reset_reg[0]/Q
                         net (fo=12626, routed)       8.783    11.785    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iReset
    SLICE_X22Y165        FDCE                                         f  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rWaySelect_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.168    11.168    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    11.240 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       1.075    12.315    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/iSystemClock
    SLICE_X22Y165                                                     r  V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rWaySelect_reg[5]/C
                         clock pessimism              0.112    12.427    
                         clock uncertainty           -0.154    12.273    
    SLICE_X22Y165        FDCE (Recov_fdce_C_CLR)     -0.179    12.094    V2NFC100DDR_0/inst/Inst_NPCG_Toggle_Top/bCMD_MNC_getFT/rWaySelect_reg[5]
  -------------------------------------------------------------------
                         required time                         12.094    
                         arrival time                         -11.785    
  -------------------------------------------------------------------
                         slack                                  0.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.364%)  route 0.103ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.693     1.444    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y232         FDPE (Prop_fdpe_C_Q)         0.118     1.562 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=25, routed)          0.103     1.665    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I5[0]
    SLICE_X4Y232         FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.917     1.716    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X4Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.241     1.475    
    SLICE_X4Y232         FDCE (Remov_fdce_C_CLR)     -0.050     1.425    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.364%)  route 0.103ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.693     1.444    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y232         FDPE (Prop_fdpe_C_Q)         0.118     1.562 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=25, routed)          0.103     1.665    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I5[0]
    SLICE_X4Y232         FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.917     1.716    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/s_aclk
    SLICE_X4Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.241     1.475    
    SLICE_X4Y232         FDCE (Remov_fdce_C_CLR)     -0.050     1.425    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.364%)  route 0.103ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.693     1.444    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y232         FDPE (Prop_fdpe_C_Q)         0.118     1.562 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=25, routed)          0.103     1.665    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/I5[0]
    SLICE_X4Y232         FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.917     1.716    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X4Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.241     1.475    
    SLICE_X4Y232         FDCE (Remov_fdce_C_CLR)     -0.050     1.425    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.364%)  route 0.103ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.693     1.444    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y232         FDPE (Prop_fdpe_C_Q)         0.118     1.562 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=25, routed)          0.103     1.665    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/I5[0]
    SLICE_X4Y232         FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.917     1.716    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/s_aclk
    SLICE_X4Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.241     1.475    
    SLICE_X4Y232         FDCE (Remov_fdce_C_CLR)     -0.050     1.425    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.364%)  route 0.103ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.693     1.444    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y232         FDPE (Prop_fdpe_C_Q)         0.118     1.562 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=25, routed)          0.103     1.665    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/I5[0]
    SLICE_X4Y232         FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.917     1.716    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/s_aclk
    SLICE_X4Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.241     1.475    
    SLICE_X4Y232         FDCE (Remov_fdce_C_CLR)     -0.050     1.425    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.364%)  route 0.103ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.693     1.444    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y232         FDPE (Prop_fdpe_C_Q)         0.118     1.562 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=25, routed)          0.103     1.665    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/I5[0]
    SLICE_X4Y232         FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.917     1.716    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/s_aclk
    SLICE_X4Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.241     1.475    
    SLICE_X4Y232         FDCE (Remov_fdce_C_CLR)     -0.050     1.425    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[3].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.118ns (53.364%)  route 0.103ns (46.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.693     1.444    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X2Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y232         FDPE (Prop_fdpe_C_Q)         0.118     1.562 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=25, routed)          0.103     1.665    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/I5[0]
    SLICE_X4Y232         FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.917     1.716    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/s_aclk
    SLICE_X4Y232                                                      r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]/C
                         clock pessimism             -0.241     1.475    
    SLICE_X4Y232         FDCE (Remov_fdce_C_CLR)     -0.050     1.425    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.355%)  route 0.091ns (47.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.687     1.438    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X65Y273                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y273        FDPE (Prop_fdpe_C_Q)         0.100     1.538 f  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.091     1.629    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I4[0]
    SLICE_X64Y272        FDCE                                         f  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.932     1.731    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X64Y272                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.280     1.451    
    SLICE_X64Y272        FDCE (Remov_fdce_C_CLR)     -0.069     1.382    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.355%)  route 0.091ns (47.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.687     1.438    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X65Y273                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y273        FDPE (Prop_fdpe_C_Q)         0.100     1.538 f  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.091     1.629    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I4[0]
    SLICE_X64Y272        FDCE                                         f  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.932     1.731    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X64Y272                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.280     1.451    
    SLICE_X64Y272        FDCE (Remov_fdce_C_CLR)     -0.069     1.382    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.355%)  route 0.091ns (47.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.687     1.438    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X65Y273                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y273        FDPE (Prop_fdpe_C_Q)         0.100     1.538 f  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.091     1.629    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I4[0]
    SLICE_X64Y272        FDCE                                         f  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=24495, routed)       0.932     1.731    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X64Y272                                                     r  axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.280     1.451    
    SLICE_X64Y272        FDCE (Remov_fdce_C_CLR)     -0.069     1.382    axi_interconnect_0/s00_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_b_clk_conv.gen_b_async_conv.dw_fifogen_b_async/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.247    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.259ns (7.237%)  route 3.320ns (92.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 7.265 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.459     2.799    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X47Y296                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDRE (Prop_fdre_C_Q)         0.216     3.015 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.581     3.596    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X62Y294        LUT1 (Prop_lut1_I0_O)        0.043     3.639 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.739     6.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I2
    SLICE_X111Y199       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.025     7.265    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[4]/C
                         clock pessimism              0.112     7.377    
                         clock uncertainty           -0.083     7.294    
    SLICE_X111Y199       FDCE (Recov_fdce_C_CLR)     -0.206     7.088    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.088    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.259ns (7.237%)  route 3.320ns (92.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 7.265 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.459     2.799    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X47Y296                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDRE (Prop_fdre_C_Q)         0.216     3.015 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.581     3.596    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X62Y294        LUT1 (Prop_lut1_I0_O)        0.043     3.639 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.739     6.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I2
    SLICE_X111Y199       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.025     7.265    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[5]/C
                         clock pessimism              0.112     7.377    
                         clock uncertainty           -0.083     7.294    
    SLICE_X111Y199       FDCE (Recov_fdce_C_CLR)     -0.206     7.088    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[5]
  -------------------------------------------------------------------
                         required time                          7.088    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.259ns (7.237%)  route 3.320ns (92.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 7.265 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.459     2.799    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X47Y296                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDRE (Prop_fdre_C_Q)         0.216     3.015 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.581     3.596    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X62Y294        LUT1 (Prop_lut1_I0_O)        0.043     3.639 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.739     6.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I2
    SLICE_X111Y199       FDPE                                         f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.025     7.265    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X111Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[0]/C
                         clock pessimism              0.112     7.377    
                         clock uncertainty           -0.083     7.294    
    SLICE_X111Y199       FDPE (Recov_fdpe_C_PRE)     -0.171     7.123    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.123    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_cq_valid_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.259ns (7.040%)  route 3.420ns (92.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 7.342 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.459     2.799    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X47Y296                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDRE (Prop_fdre_C_Q)         0.216     3.015 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.581     3.596    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X62Y294        LUT1 (Prop_lut1_I0_O)        0.043     3.639 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.839     6.478    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/I4
    SLICE_X128Y224       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_cq_valid_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.102     7.342    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X128Y224                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_cq_valid_reg[1]/C
                         clock pessimism              0.186     7.528    
                         clock uncertainty           -0.083     7.445    
    SLICE_X128Y224       FDCE (Recov_fdce_C_CLR)     -0.206     7.239    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_cq_valid_reg[1]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.259ns (7.040%)  route 3.420ns (92.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 7.342 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.459     2.799    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X47Y296                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDRE (Prop_fdre_C_Q)         0.216     3.015 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.581     3.596    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X62Y294        LUT1 (Prop_lut1_I0_O)        0.043     3.639 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.839     6.478    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/I4
    SLICE_X128Y224       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.102     7.342    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X128Y224                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[3]/C
                         clock pessimism              0.186     7.528    
                         clock uncertainty           -0.083     7.445    
    SLICE_X128Y224       FDCE (Recov_fdce_C_CLR)     -0.206     7.239    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[3]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.259ns (7.040%)  route 3.420ns (92.960%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.342ns = ( 7.342 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.459     2.799    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X47Y296                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDRE (Prop_fdre_C_Q)         0.216     3.015 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.581     3.596    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X62Y294        LUT1 (Prop_lut1_I0_O)        0.043     3.639 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.839     6.478    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/I4
    SLICE_X128Y224       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.102     7.342    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X128Y224                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[4]/C
                         clock pessimism              0.186     7.528    
                         clock uncertainty           -0.083     7.445    
    SLICE_X128Y224       FDCE (Recov_fdce_C_CLR)     -0.206     7.239    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[4]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.259ns (7.237%)  route 3.320ns (92.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 7.265 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.459     2.799    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X47Y296                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDRE (Prop_fdre_C_Q)         0.216     3.015 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.581     3.596    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X62Y294        LUT1 (Prop_lut1_I0_O)        0.043     3.639 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.739     6.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I2
    SLICE_X110Y199       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.025     7.265    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]/C
                         clock pessimism              0.112     7.377    
                         clock uncertainty           -0.083     7.294    
    SLICE_X110Y199       FDCE (Recov_fdce_C_CLR)     -0.145     7.149    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.259ns (7.237%)  route 3.320ns (92.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 7.265 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.459     2.799    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X47Y296                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDRE (Prop_fdre_C_Q)         0.216     3.015 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.581     3.596    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X62Y294        LUT1 (Prop_lut1_I0_O)        0.043     3.639 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.739     6.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I2
    SLICE_X110Y199       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.025     7.265    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                         clock pessimism              0.112     7.377    
                         clock uncertainty           -0.083     7.294    
    SLICE_X110Y199       FDCE (Recov_fdce_C_CLR)     -0.145     7.149    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.259ns (7.237%)  route 3.320ns (92.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 7.265 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.459     2.799    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X47Y296                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDRE (Prop_fdre_C_Q)         0.216     3.015 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.581     3.596    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X62Y294        LUT1 (Prop_lut1_I0_O)        0.043     3.639 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.739     6.378    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/I2
    SLICE_X110Y199       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.025     7.265    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[3]/C
                         clock pessimism              0.112     7.377    
                         clock uncertainty           -0.083     7.294    
    SLICE_X110Y199       FDCE (Recov_fdce_C_CLR)     -0.145     7.149    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                          -6.378    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 0.259ns (7.078%)  route 3.400ns (92.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 7.347 - 5.000 ) 
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.459     2.799    proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X47Y296                                                     r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y296        FDRE (Prop_fdre_C_Q)         0.216     3.015 r  proc_sys_reset_2/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.581     3.596    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s0_axi_aresetn
    SLICE_X62Y294        LUT1 (Prop_lut1_I0_O)        0.043     3.639 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/cur_wr_state[7]_i_2/O
                         net (fo=105, routed)         2.820     6.458    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/I4
    SLICE_X125Y218       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.168     6.168    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     6.240 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        1.107     7.347    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_aclk
    SLICE_X125Y218                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[1]/C
                         clock pessimism              0.186     7.533    
                         clock uncertainty           -0.083     7.450    
    SLICE_X125Y218       FDCE (Recov_fdce_C_CLR)     -0.206     7.244    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/r_sq_valid_reg[1]
  -------------------------------------------------------------------
                         required time                          7.244    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                  0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.146ns (17.508%)  route 0.688ns (82.492%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.548     1.299    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDCE (Prop_fdce_C_Q)         0.118     1.417 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=10, routed)          0.338     1.755    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X121Y196       LUT6 (Prop_lut6_I1_O)        0.028     1.783 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        0.350     2.133    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/I1
    SLICE_X106Y208       FDPE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.850     1.649    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/s0_axi_aclk
    SLICE_X106Y208                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state_reg[0]/C
                         clock pessimism             -0.056     1.593    
    SLICE_X106Y208       FDPE (Remov_fdpe_C_PRE)     -0.052     1.541    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.146ns (14.567%)  route 0.856ns (85.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.548     1.299    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDCE (Prop_fdce_C_Q)         0.118     1.417 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=10, routed)          0.338     1.755    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X121Y196       LUT6 (Prop_lut6_I1_O)        0.028     1.783 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        0.518     2.301    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/I1
    SLICE_X96Y208        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.843     1.642    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/s0_axi_aclk
    SLICE_X96Y208                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[4]/C
                         clock pessimism             -0.056     1.586    
    SLICE_X96Y208        FDCE (Remov_fdce_C_CLR)     -0.050     1.536    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.146ns (14.567%)  route 0.856ns (85.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.548     1.299    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDCE (Prop_fdce_C_Q)         0.118     1.417 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=10, routed)          0.338     1.755    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X121Y196       LUT6 (Prop_lut6_I1_O)        0.028     1.783 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        0.518     2.301    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/I1
    SLICE_X96Y208        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.843     1.642    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/s0_axi_aclk
    SLICE_X96Y208                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[6]/C
                         clock pessimism             -0.056     1.586    
    SLICE_X96Y208        FDCE (Remov_fdce_C_CLR)     -0.050     1.536    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/r_wr1_rdy_n_reg/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.146ns (14.172%)  route 0.884ns (85.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.548     1.299    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDCE (Prop_fdce_C_Q)         0.118     1.417 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=10, routed)          0.338     1.755    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X121Y196       LUT6 (Prop_lut6_I1_O)        0.028     1.783 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        0.546     2.329    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/I29
    SLICE_X99Y211        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/r_wr1_rdy_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.845     1.644    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/s0_axi_aclk
    SLICE_X99Y211                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/r_wr1_rdy_n_reg/C
                         clock pessimism             -0.056     1.588    
    SLICE_X99Y211        FDCE (Remov_fdce_C_CLR)     -0.069     1.519    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_fifo_inst0/r_wr1_rdy_n_reg
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.146ns (14.221%)  route 0.881ns (85.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.548     1.299    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDCE (Prop_fdce_C_Q)         0.118     1.417 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=10, routed)          0.338     1.755    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X121Y196       LUT6 (Prop_lut6_I1_O)        0.028     1.783 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        0.543     2.326    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/I1
    SLICE_X95Y210        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.840     1.639    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/s0_axi_aclk
    SLICE_X95Y210                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[0]/C
                         clock pessimism             -0.056     1.583    
    SLICE_X95Y210        FDCE (Remov_fdce_C_CLR)     -0.069     1.514    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.146ns (14.221%)  route 0.881ns (85.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.548     1.299    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDCE (Prop_fdce_C_Q)         0.118     1.417 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=10, routed)          0.338     1.755    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X121Y196       LUT6 (Prop_lut6_I1_O)        0.028     1.783 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        0.543     2.326    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/I1
    SLICE_X95Y210        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.840     1.639    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/s0_axi_aclk
    SLICE_X95Y210                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[1]/C
                         clock pessimism             -0.056     1.583    
    SLICE_X95Y210        FDCE (Remov_fdce_C_CLR)     -0.069     1.514    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.146ns (14.221%)  route 0.881ns (85.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.548     1.299    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDCE (Prop_fdce_C_Q)         0.118     1.417 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=10, routed)          0.338     1.755    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X121Y196       LUT6 (Prop_lut6_I1_O)        0.028     1.783 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        0.543     2.326    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/I1
    SLICE_X95Y210        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.840     1.639    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/s0_axi_aclk
    SLICE_X95Y210                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[2]/C
                         clock pessimism             -0.056     1.583    
    SLICE_X95Y210        FDCE (Remov_fdce_C_CLR)     -0.069     1.514    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.057ns  (logic 0.146ns (13.817%)  route 0.911ns (86.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.548     1.299    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDCE (Prop_fdce_C_Q)         0.118     1.417 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=10, routed)          0.338     1.755    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X121Y196       LUT6 (Prop_lut6_I1_O)        0.028     1.783 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        0.573     2.356    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/I1
    SLICE_X100Y218       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.838     1.637    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/s0_axi_aclk
    SLICE_X100Y218                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state_reg[1]/C
                         clock pessimism             -0.056     1.581    
    SLICE_X100Y218       FDCE (Remov_fdce_C_CLR)     -0.050     1.531    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.146ns (13.253%)  route 0.956ns (86.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.548     1.299    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDCE (Prop_fdce_C_Q)         0.118     1.417 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=10, routed)          0.338     1.755    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X121Y196       LUT6 (Prop_lut6_I1_O)        0.028     1.783 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        0.618     2.401    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/I29
    SLICE_X86Y206        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.834     1.633    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/s0_axi_aclk
    SLICE_X86Y206                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[1]/C
                         clock pessimism             -0.056     1.577    
    SLICE_X86Y206        FDCE (Remov_fdce_C_CLR)     -0.050     1.527    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.146ns (13.253%)  route 0.956ns (86.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.548     1.299    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/s0_axi_aclk
    SLICE_X110Y199                                                    r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y199       FDCE (Prop_fdce_C_Q)         0.118     1.417 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state_reg[2]/Q
                         net (fo=10, routed)          0.338     1.755    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[2]
    SLICE_X121Y196       LUT6 (Prop_lut6_I1_O)        0.028     1.783 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        0.618     2.401    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/I29
    SLICE_X86Y206        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=2109, routed)        0.834     1.633    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/s0_axi_aclk
    SLICE_X86Y206                                                     r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[2]/C
                         clock pessimism             -0.056     1.577    
    SLICE_X86Y206        FDCE (Remov_fdce_C_CLR)     -0.050     1.527    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_sq_inst0/pcie_hcmd_sq_fifo_inst0/cur_rd_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.874    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.259ns (9.042%)  route 2.605ns (90.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.416ns = ( 6.416 - 4.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.437     2.777    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X55Y275                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y275        FDRE (Prop_fdre_C_Q)         0.216     2.993 r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.317     4.310    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aresetn
    SLICE_X105Y256       LUT1 (Prop_lut1_I0_O)        0.043     4.353 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[3]_i_2/O
                         net (fo=29, routed)          1.289     5.641    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/O9
    SLICE_X61Y261        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.176     6.416    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X61Y261                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[2]/C
                         clock pessimism              0.325     6.741    
                         clock uncertainty           -0.070     6.671    
    SLICE_X61Y261        FDCE (Recov_fdce_C_CLR)     -0.206     6.465    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.465    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.259ns (9.292%)  route 2.528ns (90.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 6.413 - 4.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.437     2.777    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X55Y275                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y275        FDRE (Prop_fdre_C_Q)         0.216     2.993 r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.317     4.310    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aresetn
    SLICE_X105Y256       LUT1 (Prop_lut1_I0_O)        0.043     4.353 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[3]_i_2/O
                         net (fo=29, routed)          1.212     5.564    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/O9
    SLICE_X67Y261        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.173     6.413    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X67Y261                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[3]/C
                         clock pessimism              0.325     6.738    
                         clock uncertainty           -0.070     6.668    
    SLICE_X67Y261        FDCE (Recov_fdce_C_CLR)     -0.206     6.462    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.259ns (9.300%)  route 2.526ns (90.700%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.415ns = ( 6.415 - 4.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.437     2.777    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X55Y275                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y275        FDRE (Prop_fdre_C_Q)         0.216     2.993 r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.317     4.310    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aresetn
    SLICE_X105Y256       LUT1 (Prop_lut1_I0_O)        0.043     4.353 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[3]_i_2/O
                         net (fo=29, routed)          1.209     5.562    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/O9
    SLICE_X67Y259        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.175     6.415    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X67Y259                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[1]/C
                         clock pessimism              0.325     6.740    
                         clock uncertainty           -0.070     6.670    
    SLICE_X67Y259        FDCE (Recov_fdce_C_CLR)     -0.206     6.464    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.464    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/cur_rd_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.265ns (11.162%)  route 2.109ns (88.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 6.429 - 4.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.437     2.777    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X55Y275                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y275        FDRE (Prop_fdre_C_Q)         0.216     2.993 r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.583     4.576    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/m0_axi_aresetn
    SLICE_X106Y250       LUT3 (Prop_lut3_I1_O)        0.049     4.625 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_front_sync_en_i_1/O
                         net (fo=34, routed)          0.526     5.151    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/I2
    SLICE_X118Y258       FDPE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/cur_rd_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.189     6.429    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/m0_axi_aclk
    SLICE_X118Y258                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/cur_rd_state_reg[0]/C
                         clock pessimism              0.260     6.689    
                         clock uncertainty           -0.070     6.619    
    SLICE_X118Y258       FDPE (Recov_fdpe_C_PRE)     -0.263     6.356    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/cur_rd_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.265ns (11.341%)  route 2.072ns (88.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 6.419 - 4.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.437     2.777    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X55Y275                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y275        FDRE (Prop_fdre_C_Q)         0.216     2.993 r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.583     4.576    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/m0_axi_aresetn
    SLICE_X106Y250       LUT3 (Prop_lut3_I1_O)        0.049     4.625 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_front_sync_en_i_1/O
                         net (fo=34, routed)          0.489     5.114    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/I2
    SLICE_X97Y251        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.179     6.419    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/m0_axi_aclk
    SLICE_X97Y251                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[1]/C
                         clock pessimism              0.260     6.679    
                         clock uncertainty           -0.070     6.609    
    SLICE_X97Y251        FDCE (Recov_fdce_C_CLR)     -0.290     6.319    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.319    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.265ns (11.341%)  route 2.072ns (88.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 6.419 - 4.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.437     2.777    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X55Y275                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y275        FDRE (Prop_fdre_C_Q)         0.216     2.993 r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.583     4.576    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/m0_axi_aresetn
    SLICE_X106Y250       LUT3 (Prop_lut3_I1_O)        0.049     4.625 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_front_sync_en_i_1/O
                         net (fo=34, routed)          0.489     5.114    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/I2
    SLICE_X97Y251        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.179     6.419    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/m0_axi_aclk
    SLICE_X97Y251                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[2]/C
                         clock pessimism              0.260     6.679    
                         clock uncertainty           -0.070     6.609    
    SLICE_X97Y251        FDCE (Recov_fdce_C_CLR)     -0.290     6.319    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_front_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.319    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_sync_addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.265ns (11.052%)  route 2.133ns (88.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 6.419 - 4.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.437     2.777    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X55Y275                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y275        FDRE (Prop_fdre_C_Q)         0.216     2.993 r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.583     4.576    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/m0_axi_aresetn
    SLICE_X106Y250       LUT3 (Prop_lut3_I1_O)        0.049     4.625 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_front_sync_en_i_1/O
                         net (fo=34, routed)          0.549     5.175    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/I2
    SLICE_X96Y253        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_sync_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.179     6.419    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/m0_axi_aclk
    SLICE_X96Y253                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_sync_addr_reg[2]/C
                         clock pessimism              0.260     6.679    
                         clock uncertainty           -0.070     6.609    
    SLICE_X96Y253        FDCE (Recov_fdce_C_CLR)     -0.229     6.380    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_sync_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.380    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_sync_addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.265ns (11.052%)  route 2.133ns (88.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 6.419 - 4.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.437     2.777    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X55Y275                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y275        FDRE (Prop_fdre_C_Q)         0.216     2.993 r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.583     4.576    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/m0_axi_aresetn
    SLICE_X106Y250       LUT3 (Prop_lut3_I1_O)        0.049     4.625 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_front_sync_en_i_1/O
                         net (fo=34, routed)          0.549     5.175    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/I2
    SLICE_X96Y253        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_sync_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.179     6.419    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/m0_axi_aclk
    SLICE_X96Y253                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_sync_addr_reg[3]/C
                         clock pessimism              0.260     6.679    
                         clock uncertainty           -0.070     6.609    
    SLICE_X96Y253        FDCE (Recov_fdce_C_CLR)     -0.229     6.380    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_sync_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.380    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.259ns (10.856%)  route 2.127ns (89.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 6.406 - 4.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.437     2.777    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X55Y275                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y275        FDRE (Prop_fdre_C_Q)         0.216     2.993 r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.317     4.310    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aresetn
    SLICE_X105Y256       LUT1 (Prop_lut1_I0_O)        0.043     4.353 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[3]_i_2/O
                         net (fo=29, routed)          0.810     5.163    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/O9
    SLICE_X91Y252        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.166     6.406    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X91Y252                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state_reg[1]/C
                         clock pessimism              0.260     6.666    
                         clock uncertainty           -0.070     6.596    
    SLICE_X91Y252        FDCE (Recov_fdce_C_CLR)     -0.206     6.390    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_3 rise@4.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 0.259ns (10.856%)  route 2.127ns (89.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 6.406 - 4.000 ) 
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.260     1.260    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     1.340 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.437     2.777    proc_sys_reset_3/U0/slowest_sync_clk
    SLICE_X55Y275                                                     r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y275        FDRE (Prop_fdre_C_Q)         0.216     2.993 r  proc_sys_reset_3/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=18, routed)          1.317     4.310    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aresetn
    SLICE_X105Y256       LUT1 (Prop_lut1_I0_O)        0.043     4.353 f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[3]_i_2/O
                         net (fo=29, routed)          0.810     5.163    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/O9
    SLICE_X91Y252        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           1.168     5.168    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     5.240 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        1.166     6.406    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_aclk
    SLICE_X91Y252                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state_reg[3]/C
                         clock pessimism              0.260     6.666    
                         clock uncertainty           -0.070     6.596    
    SLICE_X91Y252        FDCE (Recov_fdce_C_CLR)     -0.206     6.390    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  1.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.563%)  route 0.090ns (47.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.703     1.454    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y286                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y286        FDPE (Prop_fdpe_C_Q)         0.100     1.554 f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.090     1.644    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X52Y285        FDCE                                         f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.948     1.747    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y285                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.280     1.467    
    SLICE_X52Y285        FDCE (Remov_fdce_C_CLR)     -0.050     1.417    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.563%)  route 0.090ns (47.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.703     1.454    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y286                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y286        FDPE (Prop_fdpe_C_Q)         0.100     1.554 f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.090     1.644    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X52Y285        FDCE                                         f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.948     1.747    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y285                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.280     1.467    
    SLICE_X52Y285        FDCE (Remov_fdce_C_CLR)     -0.050     1.417    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.563%)  route 0.090ns (47.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.703     1.454    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y286                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y286        FDPE (Prop_fdpe_C_Q)         0.100     1.554 f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.090     1.644    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X52Y285        FDCE                                         f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.948     1.747    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y285                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.280     1.467    
    SLICE_X52Y285        FDCE (Remov_fdce_C_CLR)     -0.050     1.417    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.563%)  route 0.090ns (47.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.703     1.454    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y286                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y286        FDPE (Prop_fdpe_C_Q)         0.100     1.554 f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.090     1.644    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X52Y285        FDCE                                         f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.948     1.747    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y285                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.280     1.467    
    SLICE_X52Y285        FDCE (Remov_fdce_C_CLR)     -0.050     1.417    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.563%)  route 0.090ns (47.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.703     1.454    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y286                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y286        FDPE (Prop_fdpe_C_Q)         0.100     1.554 f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.090     1.644    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X52Y285        FDCE                                         f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.948     1.747    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y285                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.280     1.467    
    SLICE_X52Y285        FDCE (Remov_fdce_C_CLR)     -0.050     1.417    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.157%)  route 0.092ns (47.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.723     1.474    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y267                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y267        FDPE (Prop_fdpe_C_Q)         0.100     1.574 f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.092     1.666    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X26Y266        FDCE                                         f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.969     1.768    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y266                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.281     1.487    
    SLICE_X26Y266        FDCE (Remov_fdce_C_CLR)     -0.050     1.437    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.157%)  route 0.092ns (47.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.768ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.723     1.474    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y267                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y267        FDPE (Prop_fdpe_C_Q)         0.100     1.574 f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.092     1.666    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X26Y266        FDCE                                         f  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.969     1.768    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y266                                                     r  axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.281     1.487    
    SLICE_X26Y266        FDCE (Remov_fdce_C_CLR)     -0.050     1.437    axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.100ns (52.563%)  route 0.090ns (47.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.454ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.703     1.454    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X53Y286                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y286        FDPE (Prop_fdpe_C_Q)         0.100     1.554 f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.090     1.644    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X52Y285        FDPE                                         f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.948     1.747    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X52Y285                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.280     1.467    
    SLICE_X52Y285        FDPE (Remov_fdpe_C_PRE)     -0.052     1.415    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.115%)  route 0.092ns (47.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.744ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.701     1.452    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y280                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y280        FDPE (Prop_fdpe_C_Q)         0.100     1.552 f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.092     1.644    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X42Y280        FDPE                                         f  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.945     1.744    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X42Y280                                                     r  HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.280     1.464    
    SLICE_X42Y280        FDPE (Remov_fdpe_C_PRE)     -0.052     1.412    HPIC3/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.644    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.056%)  route 0.117ns (53.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.725     0.725    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.702     1.453    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X40Y281                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y281        FDPE (Prop_fdpe_C_Q)         0.100     1.553 f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=27, routed)          0.117     1.670    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I1[0]
    SLICE_X36Y277        FDCE                                         f  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, routed)           0.769     0.769    PS/inst/FCLK_CLK_unbuffered[3]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  PS/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=4672, routed)        0.943     1.742    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X36Y277                                                     r  axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.261     1.481    
    SLICE_X36Y277        FDCE (Remov_fdce_C_CLR)     -0.050     1.431    axi_interconnect_0/s01_couplers/auto_us_cc_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
  To Clock:  inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/r_front_sync_addr_reg[2]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.259ns (9.081%)  route 2.593ns (90.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 8.641 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         0.951     6.132    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X121Y196       LUT6 (Prop_lut6_I5_O)        0.043     6.175 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        1.642     7.817    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/I3
    SLICE_X105Y248       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/r_front_sync_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.105     8.641    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/CLK
    SLICE_X105Y248                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/r_front_sync_addr_reg[2]/C
                         clock pessimism              0.286     8.927    
                         clock uncertainty           -0.065     8.862    
    SLICE_X105Y248       FDCE (Recov_fdce_C_CLR)     -0.206     8.656    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/r_front_sync_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/r_front_sync_addr_reg[3]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.259ns (9.081%)  route 2.593ns (90.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 8.641 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         0.951     6.132    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X121Y196       LUT6 (Prop_lut6_I5_O)        0.043     6.175 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/cur_state[8]_i_2__2/O
                         net (fo=1168, routed)        1.642     7.817    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/I3
    SLICE_X105Y248       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/r_front_sync_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.105     8.641    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/CLK
    SLICE_X105Y248                                                    r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/r_front_sync_addr_reg[3]/C
                         clock pessimism              0.286     8.927    
                         clock uncertainty           -0.065     8.862    
    SLICE_X105Y248       FDCE (Recov_fdce_C_CLR)     -0.206     8.656    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_tx_cmd_fifo_inst0/r_front_sync_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[4]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.306ns (11.327%)  route 2.396ns (88.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 8.648 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         1.029     6.210    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X121Y202       LUT6 (Prop_lut6_I5_O)        0.043     6.253 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.990     7.243    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X136Y215       LUT2 (Prop_lut2_I0_O)        0.047     7.290 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[2]_i_2/O
                         net (fo=9, routed)           0.377     7.667    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I73
    SLICE_X128Y216       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.112     8.648    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X128Y216                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[4]/C
                         clock pessimism              0.286     8.934    
                         clock uncertainty           -0.065     8.869    
    SLICE_X128Y216       FDCE (Recov_fdce_C_CLR)     -0.290     8.579    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[5]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.306ns (11.327%)  route 2.396ns (88.673%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 8.648 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         1.029     6.210    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X121Y202       LUT6 (Prop_lut6_I5_O)        0.043     6.253 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.990     7.243    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X136Y215       LUT2 (Prop_lut2_I0_O)        0.047     7.290 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[2]_i_2/O
                         net (fo=9, routed)           0.377     7.667    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I73
    SLICE_X128Y216       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.112     8.648    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X128Y216                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[5]/C
                         clock pessimism              0.286     8.934    
                         clock uncertainty           -0.065     8.869    
    SLICE_X128Y216       FDCE (Recov_fdce_C_CLR)     -0.290     8.579    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.667    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[2]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.259ns (9.344%)  route 2.513ns (90.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 8.626 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         1.470     6.651    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X110Y200       LUT6 (Prop_lut6_I5_O)        0.043     6.694 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_rear_addr[4]_i_2__1/O
                         net (fo=11, routed)          1.043     7.737    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/I60
    SLICE_X98Y227        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.090     8.626    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/CLK
    SLICE_X98Y227                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[2]/C
                         clock pessimism              0.286     8.912    
                         clock uncertainty           -0.065     8.847    
    SLICE_X98Y227        FDCE (Recov_fdce_C_CLR)     -0.179     8.668    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[4]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.259ns (9.344%)  route 2.513ns (90.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 8.626 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         1.470     6.651    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X110Y200       LUT6 (Prop_lut6_I5_O)        0.043     6.694 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_rear_addr[4]_i_2__1/O
                         net (fo=11, routed)          1.043     7.737    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/I60
    SLICE_X98Y227        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.090     8.626    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/CLK
    SLICE_X98Y227                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[4]/C
                         clock pessimism              0.286     8.912    
                         clock uncertainty           -0.065     8.847    
    SLICE_X98Y227        FDCE (Recov_fdce_C_CLR)     -0.179     8.668    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[0]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.259ns (9.344%)  route 2.513ns (90.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 8.626 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         1.470     6.651    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X110Y200       LUT6 (Prop_lut6_I5_O)        0.043     6.694 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_rear_addr[4]_i_2__1/O
                         net (fo=11, routed)          1.043     7.737    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/I60
    SLICE_X98Y227        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.090     8.626    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/CLK
    SLICE_X98Y227                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[0]/C
                         clock pessimism              0.286     8.912    
                         clock uncertainty           -0.065     8.847    
    SLICE_X98Y227        FDCE (Recov_fdce_C_CLR)     -0.145     8.702    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[1]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.259ns (9.344%)  route 2.513ns (90.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 8.626 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         1.470     6.651    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X110Y200       LUT6 (Prop_lut6_I5_O)        0.043     6.694 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_rear_addr[4]_i_2__1/O
                         net (fo=11, routed)          1.043     7.737    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/I60
    SLICE_X98Y227        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.090     8.626    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/CLK
    SLICE_X98Y227                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[1]/C
                         clock pessimism              0.286     8.912    
                         clock uncertainty           -0.065     8.847    
    SLICE_X98Y227        FDCE (Recov_fdce_C_CLR)     -0.145     8.702    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[3]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.259ns (9.344%)  route 2.513ns (90.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 8.626 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         1.470     6.651    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X110Y200       LUT6 (Prop_lut6_I5_O)        0.043     6.694 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_rear_addr[4]_i_2__1/O
                         net (fo=11, routed)          1.043     7.737    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/I60
    SLICE_X98Y227        FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.090     8.626    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/CLK
    SLICE_X98Y227                                                     r  NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[3]/C
                         clock pessimism              0.286     8.912    
                         clock uncertainty           -0.065     8.847    
    SLICE_X98Y227        FDCE (Recov_fdce_C_CLR)     -0.145     8.702    NVMeHostController_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/dev_rx_cmd_fifo_inst0/r_rear_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.702    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[2]/CLR
                            (recovery check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@4.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.306ns (11.627%)  route 2.326ns (88.373%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 8.647 - 4.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.860     0.860    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.080     0.940 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.323     2.263    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.332 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.398     3.730    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     3.810 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.155     4.965    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X129Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y163       FDPE (Prop_fdpe_C_Q)         0.216     5.181 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_out_reg/Q
                         net (fo=463, routed)         1.029     6.210    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/user_reset_out
    SLICE_X121Y202       LUT6 (Prop_lut6_I5_O)        0.043     6.253 r  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_sq0tdbl[7]_i_4/O
                         net (fo=45, routed)          0.990     7.243    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/pcie_user_rst_n
    SLICE_X136Y215       LUT2 (Prop_lut2_I0_O)        0.047     7.290 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[2]_i_2/O
                         net (fo=9, routed)           0.307     7.597    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I73
    SLICE_X131Y217       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     4.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.813     4.813    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.072     4.885 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.202     6.087    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     6.152 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.312     7.464    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     7.536 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        1.111     8.647    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X131Y217                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[2]/C
                         clock pessimism              0.286     8.933    
                         clock uncertainty           -0.065     8.868    
    SLICE_X131Y217       FDCE (Recov_fdce_C_CLR)     -0.290     8.578    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq2_tail_ptr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.578    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[0]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.130ns (34.816%)  route 0.243ns (65.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.637     2.291    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X134Y211                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y211       FDRE (Prop_fdre_C_Q)         0.100     2.391 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/Q
                         net (fo=3, routed)           0.114     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/O17[1]
    SLICE_X133Y212       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_cq1hdbl[7]_i_2/O
                         net (fo=8, routed)           0.129     2.664    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I99
    SLICE_X135Y212       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.861     2.846    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X135Y212                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[0]/C
                         clock pessimism             -0.543     2.303    
    SLICE_X135Y212       FDCE (Remov_fdce_C_CLR)     -0.110     2.193    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[2]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.130ns (34.816%)  route 0.243ns (65.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.637     2.291    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X134Y211                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y211       FDRE (Prop_fdre_C_Q)         0.100     2.391 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/Q
                         net (fo=3, routed)           0.114     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/O17[1]
    SLICE_X133Y212       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_cq1hdbl[7]_i_2/O
                         net (fo=8, routed)           0.129     2.664    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I99
    SLICE_X135Y212       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.861     2.846    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X135Y212                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[2]/C
                         clock pessimism             -0.543     2.303    
    SLICE_X135Y212       FDCE (Remov_fdce_C_CLR)     -0.110     2.193    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[5]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.130ns (34.816%)  route 0.243ns (65.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.637     2.291    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X134Y211                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y211       FDRE (Prop_fdre_C_Q)         0.100     2.391 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/Q
                         net (fo=3, routed)           0.114     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/O17[1]
    SLICE_X133Y212       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_cq1hdbl[7]_i_2/O
                         net (fo=8, routed)           0.129     2.664    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I99
    SLICE_X135Y212       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.861     2.846    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X135Y212                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[5]/C
                         clock pessimism             -0.543     2.303    
    SLICE_X135Y212       FDCE (Remov_fdce_C_CLR)     -0.110     2.193    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[6]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.130ns (34.816%)  route 0.243ns (65.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.846ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.637     2.291    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X134Y211                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y211       FDRE (Prop_fdre_C_Q)         0.100     2.391 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/Q
                         net (fo=3, routed)           0.114     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/O17[1]
    SLICE_X133Y212       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_cq1hdbl[7]_i_2/O
                         net (fo=8, routed)           0.129     2.664    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I99
    SLICE_X135Y212       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.861     2.846    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X135Y212                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[6]/C
                         clock pessimism             -0.543     2.303    
    SLICE_X135Y212       FDCE (Remov_fdce_C_CLR)     -0.110     2.193    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.671%)  route 0.335ns (72.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.557     2.211    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X141Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y163       FDRE (Prop_fdre_C_Q)         0.100     2.311 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=2, routed)           0.083     2.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pl_received_hot_rst
    SLICE_X140Y163       LUT2 (Prop_lut2_I0_O)        0.028     2.422 f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.252     2.674    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/n_0_user_reset_out_i_1
    SLICE_X145Y163       FDPE                                         f  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.790     2.775    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/int_userclk2_out
    SLICE_X145Y163                                                    r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.504     2.271    
    SLICE_X145Y163       FDPE (Remov_fdpe_C_PRE)     -0.072     2.199    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[1]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.130ns (34.547%)  route 0.246ns (65.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.637     2.291    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X134Y211                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y211       FDRE (Prop_fdre_C_Q)         0.100     2.391 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/Q
                         net (fo=3, routed)           0.114     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/O17[1]
    SLICE_X133Y212       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_cq1hdbl[7]_i_2/O
                         net (fo=8, routed)           0.132     2.667    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I99
    SLICE_X134Y214       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.860     2.845    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X134Y214                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[1]/C
                         clock pessimism             -0.543     2.302    
    SLICE_X134Y214       FDCE (Remov_fdce_C_CLR)     -0.110     2.192    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[3]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.130ns (34.547%)  route 0.246ns (65.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.637     2.291    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X134Y211                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y211       FDRE (Prop_fdre_C_Q)         0.100     2.391 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/Q
                         net (fo=3, routed)           0.114     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/O17[1]
    SLICE_X133Y212       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_cq1hdbl[7]_i_2/O
                         net (fo=8, routed)           0.132     2.667    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I99
    SLICE_X134Y214       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.860     2.845    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X134Y214                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[3]/C
                         clock pessimism             -0.543     2.302    
    SLICE_X134Y214       FDCE (Remov_fdce_C_CLR)     -0.110     2.192    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[4]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.130ns (34.547%)  route 0.246ns (65.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.637     2.291    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X134Y211                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y211       FDRE (Prop_fdre_C_Q)         0.100     2.391 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/Q
                         net (fo=3, routed)           0.114     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/O17[1]
    SLICE_X133Y212       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_cq1hdbl[7]_i_2/O
                         net (fo=8, routed)           0.132     2.667    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I99
    SLICE_X134Y214       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.860     2.845    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X134Y214                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[4]/C
                         clock pessimism             -0.543     2.302    
    SLICE_X134Y214       FDCE (Remov_fdce_C_CLR)     -0.110     2.192    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[7]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.130ns (34.547%)  route 0.246ns (65.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.845ns
    Source Clock Delay      (SCD):    2.291ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.637     2.291    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X134Y211                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y211       FDRE (Prop_fdre_C_Q)         0.100     2.391 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[1]/Q
                         net (fo=3, routed)           0.114     2.505    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/O17[1]
    SLICE_X133Y212       LUT2 (Prop_lut2_I1_O)        0.030     2.535 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_reg_cq1hdbl[7]_i_2/O
                         net (fo=8, routed)           0.132     2.667    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/I99
    SLICE_X134Y214       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.860     2.845    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/CLK
    SLICE_X134Y214                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[7]/C
                         clock pessimism             -0.543     2.302    
    SLICE_X134Y214       FDCE (Remov_fdce_C_CLR)     -0.110     2.192    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_cntl_slave_inst0/pcie_cntl_reg_inst0/r_reg_cq1hdbl_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq3_tail_ptr_reg[4]/CLR
                            (removal check against rising-edge clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns - inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.155ns (34.478%)  route 0.295ns (65.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.843ns
    Source Clock Delay      (SCD):    2.289ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.354     0.354    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.380 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.618     0.998    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.048 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.580     1.628    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.654 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.635     2.289    NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/CLK
    SLICE_X132Y213                                                    r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y213       FDRE (Prop_fdre_C_Q)         0.091     2.380 r  NVMeHostController_0/inst/user_top_inst0/reg_cpu_pcie_sync_isnt0/r_cq_valid_d3_reg[3]/Q
                         net (fo=3, routed)           0.162     2.542    NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/O17[3]
    SLICE_X132Y215       LUT2 (Prop_lut2_I1_O)        0.064     2.606 f  NVMeHostController_0/inst/user_top_inst0/sys_rst_inst0/r_cq_phase_tag[3]_i_2/O
                         net (fo=9, routed)           0.132     2.739    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/I72
    SLICE_X129Y215       FDCE                                         f  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq3_tail_ptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.394     0.394    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/pipe_txoutclk_out
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.030     0.424 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.829     1.253    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/refclk
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.306 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.649     1.955    NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.985 r  NVMeHostController_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=6051, routed)        0.858     2.843    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/CLK
    SLICE_X129Y215                                                    r  NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq3_tail_ptr_reg[4]/C
                         clock pessimism             -0.524     2.319    
    SLICE_X129Y215       FDCE (Remov_fdce_C_CLR)     -0.069     2.250    NVMeHostController_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_hcmd_inst0/pcie_hcmd_cq_inst0/pcie_hcmd_cq_req_inst0/r_io_cq3_tail_ptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.489    





