# verilog-design
all verilog topics will be implemented through xilinx vivado and posted here with the RTL and the TB
