TimeQuest Timing Analyzer report for MCU
Sat Oct 27 17:29:50 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clock'
 27. Slow 1200mV 0C Model Hold: 'clock'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clock'
 40. Fast 1200mV 0C Model Hold: 'clock'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; MCU                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 63.52 MHz ; 63.52 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clock ; -14.744 ; -5828.793         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.343 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -761.902                         ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                        ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -14.744 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.273      ; 16.012     ;
; -14.744 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.273      ; 16.012     ;
; -14.709 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.280      ; 15.984     ;
; -14.709 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.280      ; 15.984     ;
; -14.707 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.307      ; 16.009     ;
; -14.707 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.307      ; 16.009     ;
; -14.672 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.314      ; 15.981     ;
; -14.672 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.314      ; 15.981     ;
; -14.667 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sr_nf    ; clock        ; clock       ; 1.000        ; 0.247      ; 15.909     ;
; -14.667 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sr_sf    ; clock        ; clock       ; 1.000        ; 0.247      ; 15.909     ;
; -14.667 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sr_vf    ; clock        ; clock       ; 1.000        ; 0.247      ; 15.909     ;
; -14.651 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.273      ; 15.919     ;
; -14.651 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.273      ; 15.919     ;
; -14.632 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sr_nf    ; clock        ; clock       ; 1.000        ; 0.254      ; 15.881     ;
; -14.632 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sr_sf    ; clock        ; clock       ; 1.000        ; 0.254      ; 15.881     ;
; -14.632 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sr_vf    ; clock        ; clock       ; 1.000        ; 0.254      ; 15.881     ;
; -14.614 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.307      ; 15.916     ;
; -14.614 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.307      ; 15.916     ;
; -14.605 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[7]    ; clock        ; clock       ; 1.000        ; 0.239      ; 15.839     ;
; -14.605 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[15]   ; clock        ; clock       ; 1.000        ; 0.239      ; 15.839     ;
; -14.605 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[4]    ; clock        ; clock       ; 1.000        ; 0.239      ; 15.839     ;
; -14.605 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.239      ; 15.839     ;
; -14.574 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sr_nf    ; clock        ; clock       ; 1.000        ; 0.247      ; 15.816     ;
; -14.574 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sr_sf    ; clock        ; clock       ; 1.000        ; 0.247      ; 15.816     ;
; -14.574 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sr_vf    ; clock        ; clock       ; 1.000        ; 0.247      ; 15.816     ;
; -14.570 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[7]    ; clock        ; clock       ; 1.000        ; 0.246      ; 15.811     ;
; -14.570 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[15]   ; clock        ; clock       ; 1.000        ; 0.246      ; 15.811     ;
; -14.570 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[4]    ; clock        ; clock       ; 1.000        ; 0.246      ; 15.811     ;
; -14.570 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.246      ; 15.811     ;
; -14.563 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.267      ; 15.825     ;
; -14.563 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.267      ; 15.825     ;
; -14.563 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.267      ; 15.825     ;
; -14.539 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[7] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.832     ;
; -14.539 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[4] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.832     ;
; -14.539 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[2] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.832     ;
; -14.539 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[3] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.832     ;
; -14.539 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[0] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.832     ;
; -14.539 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[1] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.832     ;
; -14.539 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[5] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.832     ;
; -14.539 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[6] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.832     ;
; -14.528 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.274      ; 15.797     ;
; -14.528 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.274      ; 15.797     ;
; -14.528 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.274      ; 15.797     ;
; -14.524 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[3]    ; clock        ; clock       ; 1.000        ; 0.265      ; 15.784     ;
; -14.524 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[11]   ; clock        ; clock       ; 1.000        ; 0.265      ; 15.784     ;
; -14.524 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[6]    ; clock        ; clock       ; 1.000        ; 0.265      ; 15.784     ;
; -14.524 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[14]   ; clock        ; clock       ; 1.000        ; 0.265      ; 15.784     ;
; -14.512 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[7]    ; clock        ; clock       ; 1.000        ; 0.239      ; 15.746     ;
; -14.512 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[15]   ; clock        ; clock       ; 1.000        ; 0.239      ; 15.746     ;
; -14.512 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[4]    ; clock        ; clock       ; 1.000        ; 0.239      ; 15.746     ;
; -14.512 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.239      ; 15.746     ;
; -14.504 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[7] ; clock        ; clock       ; 1.000        ; 0.305      ; 15.804     ;
; -14.504 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[4] ; clock        ; clock       ; 1.000        ; 0.305      ; 15.804     ;
; -14.504 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[2] ; clock        ; clock       ; 1.000        ; 0.305      ; 15.804     ;
; -14.504 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[3] ; clock        ; clock       ; 1.000        ; 0.305      ; 15.804     ;
; -14.504 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[0] ; clock        ; clock       ; 1.000        ; 0.305      ; 15.804     ;
; -14.504 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[1] ; clock        ; clock       ; 1.000        ; 0.305      ; 15.804     ;
; -14.504 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[5] ; clock        ; clock       ; 1.000        ; 0.305      ; 15.804     ;
; -14.504 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[6] ; clock        ; clock       ; 1.000        ; 0.305      ; 15.804     ;
; -14.500 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.273      ; 15.768     ;
; -14.500 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.273      ; 15.768     ;
; -14.495 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.280      ; 15.770     ;
; -14.495 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.280      ; 15.770     ;
; -14.489 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[3]    ; clock        ; clock       ; 1.000        ; 0.272      ; 15.756     ;
; -14.489 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[11]   ; clock        ; clock       ; 1.000        ; 0.272      ; 15.756     ;
; -14.489 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[6]    ; clock        ; clock       ; 1.000        ; 0.272      ; 15.756     ;
; -14.489 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[14]   ; clock        ; clock       ; 1.000        ; 0.272      ; 15.756     ;
; -14.470 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_addr[6]  ; clock        ; clock       ; 1.000        ; 0.287      ; 15.752     ;
; -14.470 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_addr[5]  ; clock        ; clock       ; 1.000        ; 0.287      ; 15.752     ;
; -14.470 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.267      ; 15.732     ;
; -14.470 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.267      ; 15.732     ;
; -14.470 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.267      ; 15.732     ;
; -14.463 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.273      ; 15.731     ;
; -14.463 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.273      ; 15.731     ;
; -14.463 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.307      ; 15.765     ;
; -14.463 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.307      ; 15.765     ;
; -14.459 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[1]    ; clock        ; clock       ; 1.000        ; 0.264      ; 15.718     ;
; -14.458 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.314      ; 15.767     ;
; -14.458 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.314      ; 15.767     ;
; -14.449 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.273      ; 15.717     ;
; -14.449 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.273      ; 15.717     ;
; -14.448 ; CPU:CPU|PcAndIr:PAI|ir[0]  ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.280      ; 15.723     ;
; -14.448 ; CPU:CPU|PcAndIr:PAI|ir[0]  ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.280      ; 15.723     ;
; -14.446 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[7] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.739     ;
; -14.446 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[4] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.739     ;
; -14.446 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[2] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.739     ;
; -14.446 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[3] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.739     ;
; -14.446 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[0] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.739     ;
; -14.446 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[1] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.739     ;
; -14.446 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[5] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.739     ;
; -14.446 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[6] ; clock        ; clock       ; 1.000        ; 0.298      ; 15.739     ;
; -14.435 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_addr[6]  ; clock        ; clock       ; 1.000        ; 0.294      ; 15.724     ;
; -14.435 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_addr[5]  ; clock        ; clock       ; 1.000        ; 0.294      ; 15.724     ;
; -14.431 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[3]    ; clock        ; clock       ; 1.000        ; 0.265      ; 15.691     ;
; -14.431 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[11]   ; clock        ; clock       ; 1.000        ; 0.265      ; 15.691     ;
; -14.431 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[6]    ; clock        ; clock       ; 1.000        ; 0.265      ; 15.691     ;
; -14.431 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[14]   ; clock        ; clock       ; 1.000        ; 0.265      ; 15.691     ;
; -14.426 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.307      ; 15.728     ;
; -14.426 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.307      ; 15.728     ;
; -14.424 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[1]    ; clock        ; clock       ; 1.000        ; 0.271      ; 15.690     ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                        ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; CPU:CPU|PcAndIr:PAI|cycle[1]   ; CPU:CPU|PcAndIr:PAI|cycle[1]                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 0.577      ;
; 0.346 ; CPU:CPU|PcAndIr:PAI|cycle[0]   ; CPU:CPU|PcAndIr:PAI|cycle[0]                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 0.580      ;
; 0.501 ; CPU:CPU|PcAndIr:PAI|as_reset   ; CPU:CPU|PcAndIr:PAI|sy_reset                                                                ; clock        ; clock       ; 0.000        ; 0.077      ; 0.735      ;
; 0.598 ; CPU:CPU|DmCont:DMC|dm_addr[4]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.565      ; 0.870      ;
; 0.599 ; CPU:CPU|PcAndIr:PAI|skp_2nd    ; CPU:CPU|PmCont:PMC|lpm_re_l                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 0.832      ;
; 0.611 ; CPU:CPU|PcAndIr:PAI|skp_2nd    ; CPU:CPU|PmCont:PMC|lpm_re_h                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 0.844      ;
; 0.626 ; CPU:CPU|PmCont:PMC|pm_addr[1]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.553      ; 0.886      ;
; 0.642 ; CPU:CPU|PmCont:PMC|pm_addr[1]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.540      ; 0.889      ;
; 0.645 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.553      ; 0.905      ;
; 0.649 ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.555      ; 0.911      ;
; 0.653 ; i_irq_addr[14]                 ; CPU:CPU|PcAndIr:PAI|pc[14]                                                                  ; clock        ; clock       ; 0.000        ; 0.063      ; 0.873      ;
; 0.655 ; i_irq                          ; CPU:CPU|PcAndIr:PAI|irq_det_1d                                                              ; clock        ; clock       ; 0.000        ; 0.053      ; 0.865      ;
; 0.656 ; CPU:CPU|DmCont:DMC|dm_addr[2]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.565      ; 0.928      ;
; 0.809 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.064      ;
; 0.821 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.535      ; 1.063      ;
; 0.835 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.554      ; 1.096      ;
; 0.844 ; CPU:CPU|DmCont:DMC|dm_addr[10] ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.569      ; 1.120      ;
; 0.846 ; CPU:CPU|DmCont:DMC|dm_addr[1]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.565      ; 1.118      ;
; 0.852 ; CPU:CPU|SregAndSp:SAS|sp[9]    ; CPU:CPU|SregAndSp:SAS|sp[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.085      ;
; 0.858 ; CPU:CPU|SregAndSp:SAS|sp[11]   ; CPU:CPU|SregAndSp:SAS|sp[11]                                                                ; clock        ; clock       ; 0.000        ; 0.076      ; 1.091      ;
; 0.859 ; CPU:CPU|SregAndSp:SAS|sr_cf    ; CPU:CPU|SregAndSp:SAS|sr_cf                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.093      ;
; 0.864 ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.553      ; 1.124      ;
; 0.865 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.557      ; 1.129      ;
; 0.871 ; CPU:CPU|PmCont:PMC|pm_wdata[8] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.547      ; 1.125      ;
; 0.875 ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.547      ; 1.129      ;
; 0.879 ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.562      ; 1.148      ;
; 0.886 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.547      ; 1.140      ;
; 0.886 ; CPU:CPU|PmCont:PMC|pm_addr[6]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.550      ; 1.143      ;
; 0.887 ; CPU:CPU|PmCont:PMC|pm_addr[6]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.547      ; 1.141      ;
; 0.893 ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.542      ; 1.142      ;
; 0.896 ; CPU:CPU|PmCont:PMC|pm_wdata[6] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.571      ; 1.174      ;
; 0.903 ; CPU:CPU|PmCont:PMC|pm_addr[8]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.561      ; 1.171      ;
; 0.906 ; CPU:CPU|PmCont:PMC|pm_addr[7]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.553      ; 1.166      ;
; 0.911 ; CPU:CPU|PmCont:PMC|pm_wdata[0] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.547      ; 1.165      ;
; 0.914 ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.561      ; 1.182      ;
; 0.920 ; CPU:CPU|SregAndSp:SAS|sp[7]    ; CPU:CPU|SregAndSp:SAS|sp[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.075      ; 1.152      ;
; 0.921 ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.540      ; 1.168      ;
; 0.921 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.176      ;
; 0.924 ; i_irq_addr[6]                  ; CPU:CPU|PcAndIr:PAI|pc[6]                                                                   ; clock        ; clock       ; 0.000        ; 0.087      ; 1.168      ;
; 0.930 ; CPU:CPU|DmCont:DMC|dm_addr[2]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.551      ; 1.188      ;
; 0.932 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.535      ; 1.174      ;
; 0.932 ; CPU:CPU|PmCont:PMC|pm_addr[10] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.553      ; 1.192      ;
; 0.941 ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.560      ; 1.208      ;
; 0.952 ; CPU:CPU|DmCont:DMC|dm_addr[9]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.218      ; 0.877      ;
; 0.954 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.557      ; 1.218      ;
; 0.954 ; CPU:CPU|PmCont:PMC|pm_addr[6]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.541      ; 1.202      ;
; 0.958 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.554      ; 1.219      ;
; 0.974 ; CPU:CPU|PcAndIr:PAI|skp_1st    ; CPU:CPU|DmCont:DMC|mm_sreg_re                                                               ; clock        ; clock       ; 0.000        ; 0.096      ; 1.227      ;
; 0.980 ; i_irq_addr[8]                  ; CPU:CPU|PcAndIr:PAI|pc[8]                                                                   ; clock        ; clock       ; 0.000        ; 0.065      ; 1.202      ;
; 1.001 ; CPU:CPU|PmCont:PMC|pm_addr[10] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.540      ; 1.248      ;
; 1.005 ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.557      ; 1.269      ;
; 1.012 ; CPU:CPU|PmCont:PMC|pm_we       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_we_reg       ; clock        ; clock       ; -0.500       ; 0.554      ; 1.273      ;
; 1.018 ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.540      ; 1.265      ;
; 1.018 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.557      ; 1.282      ;
; 1.023 ; CPU:CPU|SregAndSp:SAS|sp[0]    ; CPU:CPU|SregAndSp:SAS|sp[0]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.256      ;
; 1.028 ; CPU:CPU|DmCont:DMC|dm_addr[4]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.551      ; 1.286      ;
; 1.029 ; CPU:CPU|SregAndSp:SAS|sp[2]    ; CPU:CPU|SregAndSp:SAS|sp[2]                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.263      ;
; 1.046 ; CPU:CPU|PcAndIr:PAI|cycle[0]   ; CPU:CPU|PcAndIr:PAI|cycle[1]                                                                ; clock        ; clock       ; 0.000        ; 0.090      ; 1.293      ;
; 1.059 ; CPU:CPU|SregAndSp:SAS|sr_hf    ; CPU:CPU|SregAndSp:SAS|sr_hf                                                                 ; clock        ; clock       ; 0.000        ; 0.077      ; 1.293      ;
; 1.071 ; CPU:CPU|SregAndSp:SAS|sp[12]   ; CPU:CPU|SregAndSp:SAS|sp[12]                                                                ; clock        ; clock       ; 0.000        ; 0.075      ; 1.303      ;
; 1.076 ; CPU:CPU|PmCont:PMC|pm_addr[7]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.547      ; 1.330      ;
; 1.078 ; CPU:CPU|SregAndSp:SAS|sp[15]   ; CPU:CPU|SregAndSp:SAS|sp[15]                                                                ; clock        ; clock       ; 0.000        ; 0.075      ; 1.310      ;
; 1.079 ; CPU:CPU|PcAndIr:PAI|pc[9]      ; CPU:CPU|PmCont:PMC|pm_addr[9]                                                               ; clock        ; clock       ; 0.000        ; 0.062      ; 1.298      ;
; 1.097 ; i_irq_addr[10]                 ; CPU:CPU|PcAndIr:PAI|pc[10]                                                                  ; clock        ; clock       ; 0.000        ; 0.057      ; 1.311      ;
; 1.097 ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.550      ; 1.354      ;
; 1.099 ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.559      ; 1.365      ;
; 1.103 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.557      ; 1.367      ;
; 1.106 ; CPU:CPU|SregAndSp:SAS|sp[13]   ; CPU:CPU|SregAndSp:SAS|sp[13]                                                                ; clock        ; clock       ; 0.000        ; 0.078      ; 1.341      ;
; 1.117 ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.558      ; 1.382      ;
; 1.129 ; CPU:CPU|PmCont:PMC|pm_addr[7]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.540      ; 1.376      ;
; 1.135 ; CPU:CPU|SregAndSp:SAS|sp[3]    ; CPU:CPU|SregAndSp:SAS|sp[3]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.368      ;
; 1.136 ; CPU:CPU|PmCont:PMC|pm_wdata[3] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.541      ; 1.384      ;
; 1.137 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.392      ;
; 1.142 ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.546      ; 1.395      ;
; 1.143 ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.552      ; 1.402      ;
; 1.144 ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.545      ; 1.396      ;
; 1.147 ; CPU:CPU|PmCont:PMC|pm_we       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_we_reg       ; clock        ; clock       ; -0.500       ; 0.549      ; 1.403      ;
; 1.150 ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.548      ; 1.405      ;
; 1.152 ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.545      ; 1.404      ;
; 1.153 ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.553      ; 1.413      ;
; 1.155 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.548      ; 1.410      ;
; 1.156 ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.411      ;
; 1.160 ; CPU:CPU|SregAndSp:SAS|sp[5]    ; CPU:CPU|SregAndSp:SAS|sp[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.078      ; 1.395      ;
; 1.161 ; CPU:CPU|SregAndSp:SAS|sp[4]    ; CPU:CPU|SregAndSp:SAS|sp[4]                                                                 ; clock        ; clock       ; 0.000        ; 0.075      ; 1.393      ;
; 1.161 ; i_irq_addr[9]                  ; CPU:CPU|PcAndIr:PAI|pc[9]                                                                   ; clock        ; clock       ; 0.000        ; 0.064      ; 1.382      ;
; 1.161 ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.548      ; 1.416      ;
; 1.161 ; CPU:CPU|PmCont:PMC|pm_we       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_we_reg       ; clock        ; clock       ; -0.500       ; 0.536      ; 1.404      ;
; 1.163 ; CPU:CPU|DmCont:DMC|dm_addr[6]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.229      ; 1.099      ;
; 1.165 ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.546      ; 1.418      ;
; 1.167 ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.558      ; 1.432      ;
; 1.171 ; CPU:CPU|PcAndIr:PAI|skp_2nd    ; CPU:CPU|DmCont:DMC|mm_sreg_re                                                               ; clock        ; clock       ; 0.000        ; 0.092      ; 1.420      ;
; 1.173 ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.549      ; 1.429      ;
; 1.174 ; CPU:CPU|DmCont:DMC|dm_addr[1]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.551      ; 1.432      ;
; 1.175 ; CPU:CPU|PcAndIr:PAI|skp_2nd    ; CPU:CPU|DmCont:DMC|io_re                                                                    ; clock        ; clock       ; 0.000        ; 0.092      ; 1.424      ;
; 1.175 ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.548      ; 1.430      ;
; 1.176 ; CPU:CPU|DmCont:DMC|dm_addr[8]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.229      ; 1.112      ;
; 1.178 ; CPU:CPU|SregAndSp:SAS|sp[6]    ; CPU:CPU|SregAndSp:SAS|sp[6]                                                                 ; clock        ; clock       ; 0.000        ; 0.076      ; 1.411      ;
; 1.179 ; CPU:CPU|PmCont:PMC|pm_wdata[0] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.539      ; 1.425      ;
; 1.179 ; CPU:CPU|PmCont:PMC|pm_addr[8]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.560      ; 1.446      ;
; 1.180 ; CPU:CPU|PmCont:PMC|pm_wdata[2] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.567      ; 1.454      ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                                                     ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_we_reg        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; 1.599  ; 2.065  ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 2.073  ; 2.553  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; 1.583  ; 2.064  ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; 1.339  ; 1.757  ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; 1.608  ; 2.020  ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; 1.271  ; 1.745  ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; 1.559  ; 1.996  ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; 1.730  ; 2.165  ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; 1.845  ; 2.291  ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; -0.323 ; -0.173 ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; 1.656  ; 2.127  ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; 1.533  ; 1.971  ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; 2.073  ; 2.536  ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; 1.605  ; 2.073  ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; 1.627  ; 2.042  ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; 1.587  ; 1.987  ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; 2.064  ; 2.553  ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; -0.577 ; -0.422 ; Rise       ; clock           ;
; reset         ; clock      ; -0.470 ; -0.348 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; -1.206 ; -1.659 ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 0.857  ; 0.713  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; -1.207 ; -1.667 ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; -0.974 ; -1.373 ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; -1.230 ; -1.624 ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; -0.878 ; -1.330 ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; -1.185 ; -1.603 ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; -1.348 ; -1.763 ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; -1.460 ; -1.885 ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; 0.613  ; 0.473  ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; -1.277 ; -1.726 ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; -1.159 ; -1.577 ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; -1.677 ; -2.119 ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; -1.228 ; -1.675 ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; -1.249 ; -1.645 ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; -1.215 ; -1.593 ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; -1.678 ; -2.156 ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; 0.857  ; 0.713  ; Rise       ; clock           ;
; reset         ; clock      ; 0.784  ; 0.670  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 7.286 ; 7.395 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 6.053 ; 6.078 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 6.049 ; 6.050 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 6.254 ; 6.256 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 6.301 ; 6.301 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 6.310 ; 6.340 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 7.286 ; 7.395 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 6.131 ; 6.156 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 5.830 ; 5.842 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 5.641 ; 5.651 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 5.854 ; 5.877 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 5.849 ; 5.850 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 6.047 ; 6.047 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 6.092 ; 6.091 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 6.101 ; 6.128 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 7.086 ; 7.194 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 5.928 ; 5.952 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 5.641 ; 5.651 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 70.59 MHz ; 70.59 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clock ; -13.166 ; -5210.939        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.299 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -761.686                        ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                         ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -13.166 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.244      ; 14.405     ;
; -13.166 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.244      ; 14.405     ;
; -13.127 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.251      ; 14.373     ;
; -13.127 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.251      ; 14.373     ;
; -13.125 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.274      ; 14.394     ;
; -13.125 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.274      ; 14.394     ;
; -13.108 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sr_nf    ; clock        ; clock       ; 1.000        ; 0.220      ; 14.323     ;
; -13.108 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sr_sf    ; clock        ; clock       ; 1.000        ; 0.220      ; 14.323     ;
; -13.108 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sr_vf    ; clock        ; clock       ; 1.000        ; 0.220      ; 14.323     ;
; -13.086 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.281      ; 14.362     ;
; -13.086 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.281      ; 14.362     ;
; -13.078 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.244      ; 14.317     ;
; -13.078 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.244      ; 14.317     ;
; -13.069 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sr_nf    ; clock        ; clock       ; 1.000        ; 0.227      ; 14.291     ;
; -13.069 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sr_sf    ; clock        ; clock       ; 1.000        ; 0.227      ; 14.291     ;
; -13.069 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sr_vf    ; clock        ; clock       ; 1.000        ; 0.227      ; 14.291     ;
; -13.038 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[7]    ; clock        ; clock       ; 1.000        ; 0.210      ; 14.243     ;
; -13.038 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[15]   ; clock        ; clock       ; 1.000        ; 0.210      ; 14.243     ;
; -13.038 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[4]    ; clock        ; clock       ; 1.000        ; 0.210      ; 14.243     ;
; -13.038 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.210      ; 14.243     ;
; -13.037 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.274      ; 14.306     ;
; -13.037 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.274      ; 14.306     ;
; -13.029 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.239      ; 14.263     ;
; -13.029 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.239      ; 14.263     ;
; -13.029 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.239      ; 14.263     ;
; -13.020 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sr_nf    ; clock        ; clock       ; 1.000        ; 0.220      ; 14.235     ;
; -13.020 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sr_sf    ; clock        ; clock       ; 1.000        ; 0.220      ; 14.235     ;
; -13.020 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sr_vf    ; clock        ; clock       ; 1.000        ; 0.220      ; 14.235     ;
; -12.999 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[7]    ; clock        ; clock       ; 1.000        ; 0.217      ; 14.211     ;
; -12.999 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[15]   ; clock        ; clock       ; 1.000        ; 0.217      ; 14.211     ;
; -12.999 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[4]    ; clock        ; clock       ; 1.000        ; 0.217      ; 14.211     ;
; -12.999 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.217      ; 14.211     ;
; -12.990 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.246      ; 14.231     ;
; -12.990 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.246      ; 14.231     ;
; -12.990 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.246      ; 14.231     ;
; -12.983 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[7] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.245     ;
; -12.983 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[4] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.245     ;
; -12.983 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[2] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.245     ;
; -12.983 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[3] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.245     ;
; -12.983 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[0] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.245     ;
; -12.983 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[1] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.245     ;
; -12.983 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[5] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.245     ;
; -12.983 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[6] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.245     ;
; -12.960 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[3]    ; clock        ; clock       ; 1.000        ; 0.236      ; 14.191     ;
; -12.960 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[11]   ; clock        ; clock       ; 1.000        ; 0.236      ; 14.191     ;
; -12.960 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[6]    ; clock        ; clock       ; 1.000        ; 0.236      ; 14.191     ;
; -12.960 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[14]   ; clock        ; clock       ; 1.000        ; 0.236      ; 14.191     ;
; -12.950 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[7]    ; clock        ; clock       ; 1.000        ; 0.210      ; 14.155     ;
; -12.950 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[15]   ; clock        ; clock       ; 1.000        ; 0.210      ; 14.155     ;
; -12.950 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[4]    ; clock        ; clock       ; 1.000        ; 0.210      ; 14.155     ;
; -12.950 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.210      ; 14.155     ;
; -12.946 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.251      ; 14.192     ;
; -12.946 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.251      ; 14.192     ;
; -12.944 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[7] ; clock        ; clock       ; 1.000        ; 0.274      ; 14.213     ;
; -12.944 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[4] ; clock        ; clock       ; 1.000        ; 0.274      ; 14.213     ;
; -12.944 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[2] ; clock        ; clock       ; 1.000        ; 0.274      ; 14.213     ;
; -12.944 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[3] ; clock        ; clock       ; 1.000        ; 0.274      ; 14.213     ;
; -12.944 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[0] ; clock        ; clock       ; 1.000        ; 0.274      ; 14.213     ;
; -12.944 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[1] ; clock        ; clock       ; 1.000        ; 0.274      ; 14.213     ;
; -12.944 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[5] ; clock        ; clock       ; 1.000        ; 0.274      ; 14.213     ;
; -12.944 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[6] ; clock        ; clock       ; 1.000        ; 0.274      ; 14.213     ;
; -12.941 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.239      ; 14.175     ;
; -12.941 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.239      ; 14.175     ;
; -12.941 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.239      ; 14.175     ;
; -12.937 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.244      ; 14.176     ;
; -12.937 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.244      ; 14.176     ;
; -12.926 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_addr[6]  ; clock        ; clock       ; 1.000        ; 0.256      ; 14.177     ;
; -12.926 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_addr[5]  ; clock        ; clock       ; 1.000        ; 0.256      ; 14.177     ;
; -12.924 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.244      ; 14.163     ;
; -12.924 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.244      ; 14.163     ;
; -12.921 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[3]    ; clock        ; clock       ; 1.000        ; 0.243      ; 14.159     ;
; -12.921 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[11]   ; clock        ; clock       ; 1.000        ; 0.243      ; 14.159     ;
; -12.921 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[6]    ; clock        ; clock       ; 1.000        ; 0.243      ; 14.159     ;
; -12.921 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[14]   ; clock        ; clock       ; 1.000        ; 0.243      ; 14.159     ;
; -12.913 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.244      ; 14.152     ;
; -12.913 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.244      ; 14.152     ;
; -12.910 ; CPU:CPU|PcAndIr:PAI|ir[0]  ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.251      ; 14.156     ;
; -12.910 ; CPU:CPU|PcAndIr:PAI|ir[0]  ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.251      ; 14.156     ;
; -12.905 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.281      ; 14.181     ;
; -12.905 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.281      ; 14.181     ;
; -12.903 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[1]    ; clock        ; clock       ; 1.000        ; 0.236      ; 14.134     ;
; -12.896 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.274      ; 14.165     ;
; -12.896 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.274      ; 14.165     ;
; -12.895 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[7] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.157     ;
; -12.895 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[4] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.157     ;
; -12.895 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[2] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.157     ;
; -12.895 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[3] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.157     ;
; -12.895 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[0] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.157     ;
; -12.895 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[1] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.157     ;
; -12.895 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[5] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.157     ;
; -12.895 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|io_wdata[6] ; clock        ; clock       ; 1.000        ; 0.267      ; 14.157     ;
; -12.888 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sr_nf    ; clock        ; clock       ; 1.000        ; 0.227      ; 14.110     ;
; -12.888 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sr_sf    ; clock        ; clock       ; 1.000        ; 0.227      ; 14.110     ;
; -12.888 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sr_vf    ; clock        ; clock       ; 1.000        ; 0.227      ; 14.110     ;
; -12.887 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_addr[6]  ; clock        ; clock       ; 1.000        ; 0.263      ; 14.145     ;
; -12.887 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_addr[5]  ; clock        ; clock       ; 1.000        ; 0.263      ; 14.145     ;
; -12.883 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.274      ; 14.152     ;
; -12.883 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.274      ; 14.152     ;
; -12.879 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sr_nf    ; clock        ; clock       ; 1.000        ; 0.220      ; 14.094     ;
; -12.879 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sr_sf    ; clock        ; clock       ; 1.000        ; 0.220      ; 14.094     ;
+---------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                         ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; CPU:CPU|PcAndIr:PAI|cycle[1]   ; CPU:CPU|PcAndIr:PAI|cycle[1]                                                                ; clock        ; clock       ; 0.000        ; 0.068      ; 0.511      ;
; 0.307 ; CPU:CPU|PcAndIr:PAI|cycle[0]   ; CPU:CPU|PcAndIr:PAI|cycle[0]                                                                ; clock        ; clock       ; 0.000        ; 0.068      ; 0.519      ;
; 0.452 ; CPU:CPU|PcAndIr:PAI|as_reset   ; CPU:CPU|PcAndIr:PAI|sy_reset                                                                ; clock        ; clock       ; 0.000        ; 0.068      ; 0.664      ;
; 0.535 ; CPU:CPU|PcAndIr:PAI|skp_2nd    ; CPU:CPU|PmCont:PMC|lpm_re_l                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 0.747      ;
; 0.541 ; CPU:CPU|PcAndIr:PAI|skp_2nd    ; CPU:CPU|PmCont:PMC|lpm_re_h                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 0.753      ;
; 0.601 ; i_irq_addr[14]                 ; CPU:CPU|PcAndIr:PAI|pc[14]                                                                  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.800      ;
; 0.604 ; i_irq                          ; CPU:CPU|PcAndIr:PAI|irq_det_1d                                                              ; clock        ; clock       ; 0.000        ; 0.045      ; 0.793      ;
; 0.626 ; CPU:CPU|DmCont:DMC|dm_addr[4]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.494      ; 0.809      ;
; 0.642 ; CPU:CPU|PmCont:PMC|pm_addr[1]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.486      ; 0.817      ;
; 0.659 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.485      ; 0.833      ;
; 0.660 ; CPU:CPU|PmCont:PMC|pm_addr[1]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.472      ; 0.821      ;
; 0.663 ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.488      ; 0.840      ;
; 0.679 ; CPU:CPU|DmCont:DMC|dm_addr[2]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.494      ; 0.862      ;
; 0.769 ; CPU:CPU|SregAndSp:SAS|sp[9]    ; CPU:CPU|SregAndSp:SAS|sp[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 0.981      ;
; 0.775 ; CPU:CPU|SregAndSp:SAS|sp[11]   ; CPU:CPU|SregAndSp:SAS|sp[11]                                                                ; clock        ; clock       ; 0.000        ; 0.068      ; 0.987      ;
; 0.780 ; CPU:CPU|SregAndSp:SAS|sr_cf    ; CPU:CPU|SregAndSp:SAS|sr_cf                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 0.992      ;
; 0.811 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.481      ; 0.981      ;
; 0.823 ; CPU:CPU|SregAndSp:SAS|sp[7]    ; CPU:CPU|SregAndSp:SAS|sp[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.034      ;
; 0.825 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.467      ; 0.981      ;
; 0.834 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.486      ; 1.009      ;
; 0.839 ; i_irq_addr[6]                  ; CPU:CPU|PcAndIr:PAI|pc[6]                                                                   ; clock        ; clock       ; 0.000        ; 0.079      ; 1.062      ;
; 0.861 ; CPU:CPU|DmCont:DMC|dm_addr[1]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.494      ; 1.044      ;
; 0.861 ; CPU:CPU|DmCont:DMC|dm_addr[10] ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.497      ; 1.047      ;
; 0.862 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.486      ; 1.037      ;
; 0.867 ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.486      ; 1.042      ;
; 0.876 ; CPU:CPU|PmCont:PMC|pm_wdata[8] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.479      ; 1.044      ;
; 0.878 ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.479      ; 1.046      ;
; 0.882 ; CPU:CPU|PmCont:PMC|pm_addr[6]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.480      ; 1.051      ;
; 0.883 ; CPU:CPU|PmCont:PMC|pm_addr[6]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.480      ; 1.052      ;
; 0.884 ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.491      ; 1.064      ;
; 0.888 ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.474      ; 1.051      ;
; 0.890 ; CPU:CPU|PcAndIr:PAI|skp_1st    ; CPU:CPU|DmCont:DMC|mm_sreg_re                                                               ; clock        ; clock       ; 0.000        ; 0.086      ; 1.120      ;
; 0.892 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.479      ; 1.060      ;
; 0.892 ; CPU:CPU|PmCont:PMC|pm_wdata[6] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.502      ; 1.083      ;
; 0.897 ; CPU:CPU|PmCont:PMC|pm_addr[7]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.486      ; 1.072      ;
; 0.899 ; CPU:CPU|PmCont:PMC|pm_addr[8]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.493      ; 1.081      ;
; 0.903 ; i_irq_addr[8]                  ; CPU:CPU|PcAndIr:PAI|pc[8]                                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 1.104      ;
; 0.906 ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.493      ; 1.088      ;
; 0.912 ; CPU:CPU|PmCont:PMC|pm_wdata[0] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.478      ; 1.079      ;
; 0.917 ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.472      ; 1.078      ;
; 0.920 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.481      ; 1.090      ;
; 0.921 ; CPU:CPU|SregAndSp:SAS|sp[2]    ; CPU:CPU|SregAndSp:SAS|sp[2]                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 1.133      ;
; 0.921 ; CPU:CPU|SregAndSp:SAS|sp[0]    ; CPU:CPU|SregAndSp:SAS|sp[0]                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 1.133      ;
; 0.922 ; CPU:CPU|PmCont:PMC|pm_addr[10] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.486      ; 1.097      ;
; 0.928 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.467      ; 1.084      ;
; 0.928 ; CPU:CPU|DmCont:DMC|dm_addr[2]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.483      ; 1.100      ;
; 0.931 ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.492      ; 1.112      ;
; 0.939 ; CPU:CPU|DmCont:DMC|dm_addr[9]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.183      ; 0.811      ;
; 0.942 ; CPU:CPU|PmCont:PMC|pm_addr[6]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.475      ; 1.106      ;
; 0.950 ; CPU:CPU|PcAndIr:PAI|cycle[0]   ; CPU:CPU|PcAndIr:PAI|cycle[1]                                                                ; clock        ; clock       ; 0.000        ; 0.078      ; 1.172      ;
; 0.951 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.486      ; 1.126      ;
; 0.951 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.486      ; 1.126      ;
; 0.959 ; CPU:CPU|SregAndSp:SAS|sr_hf    ; CPU:CPU|SregAndSp:SAS|sr_hf                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 1.171      ;
; 0.962 ; CPU:CPU|SregAndSp:SAS|sp[12]   ; CPU:CPU|SregAndSp:SAS|sp[12]                                                                ; clock        ; clock       ; 0.000        ; 0.067      ; 1.173      ;
; 0.970 ; CPU:CPU|SregAndSp:SAS|sp[15]   ; CPU:CPU|SregAndSp:SAS|sp[15]                                                                ; clock        ; clock       ; 0.000        ; 0.067      ; 1.181      ;
; 0.982 ; CPU:CPU|PmCont:PMC|pm_we       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_we_reg       ; clock        ; clock       ; -0.500       ; 0.486      ; 1.157      ;
; 0.987 ; CPU:CPU|PcAndIr:PAI|pc[9]      ; CPU:CPU|PmCont:PMC|pm_addr[9]                                                               ; clock        ; clock       ; 0.000        ; 0.055      ; 1.186      ;
; 0.989 ; CPU:CPU|PmCont:PMC|pm_addr[10] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.472      ; 1.150      ;
; 0.996 ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.486      ; 1.171      ;
; 1.007 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.486      ; 1.182      ;
; 1.010 ; i_irq_addr[10]                 ; CPU:CPU|PcAndIr:PAI|pc[10]                                                                  ; clock        ; clock       ; 0.000        ; 0.050      ; 1.204      ;
; 1.011 ; CPU:CPU|SregAndSp:SAS|sp[13]   ; CPU:CPU|SregAndSp:SAS|sp[13]                                                                ; clock        ; clock       ; 0.000        ; 0.070      ; 1.225      ;
; 1.014 ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.472      ; 1.175      ;
; 1.019 ; CPU:CPU|DmCont:DMC|dm_addr[4]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.483      ; 1.191      ;
; 1.026 ; CPU:CPU|SregAndSp:SAS|sp[3]    ; CPU:CPU|SregAndSp:SAS|sp[3]                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 1.238      ;
; 1.038 ; CPU:CPU|SregAndSp:SAS|sp[5]    ; CPU:CPU|SregAndSp:SAS|sp[5]                                                                 ; clock        ; clock       ; 0.000        ; 0.070      ; 1.252      ;
; 1.038 ; CPU:CPU|SregAndSp:SAS|sp[4]    ; CPU:CPU|SregAndSp:SAS|sp[4]                                                                 ; clock        ; clock       ; 0.000        ; 0.067      ; 1.249      ;
; 1.062 ; CPU:CPU|PcAndIr:PAI|skp_2nd    ; CPU:CPU|DmCont:DMC|mm_sreg_re                                                               ; clock        ; clock       ; 0.000        ; 0.082      ; 1.288      ;
; 1.065 ; CPU:CPU|PcAndIr:PAI|skp_2nd    ; CPU:CPU|DmCont:DMC|io_re                                                                    ; clock        ; clock       ; 0.000        ; 0.082      ; 1.291      ;
; 1.066 ; CPU:CPU|SregAndSp:SAS|sp[6]    ; CPU:CPU|SregAndSp:SAS|sp[6]                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 1.278      ;
; 1.068 ; i_irq_addr[9]                  ; CPU:CPU|PcAndIr:PAI|pc[9]                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 1.268      ;
; 1.069 ; CPU:CPU|PmCont:PMC|pm_addr[7]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.478      ; 1.236      ;
; 1.085 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.486      ; 1.260      ;
; 1.086 ; CPU:CPU|DmCont:DMC|io_wdata[7] ; IoReg:IOR|reg_80[7]                                                                         ; clock        ; clock       ; 0.000        ; -0.297     ; 0.933      ;
; 1.086 ; CPU:CPU|PmCont:PMC|pm_we       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_we_reg       ; clock        ; clock       ; -0.500       ; 0.482      ; 1.257      ;
; 1.087 ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.491      ; 1.267      ;
; 1.092 ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.481      ; 1.262      ;
; 1.101 ; CPU:CPU|PmCont:PMC|pm_we       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_we_reg       ; clock        ; clock       ; -0.500       ; 0.468      ; 1.258      ;
; 1.103 ; CPU:CPU|PmCont:PMC|pm_addr[2]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.490      ; 1.282      ;
; 1.105 ; i_irq_addr[6]                  ; CPU:CPU|PmCont:PMC|pm_addr[6]                                                               ; clock        ; clock       ; 0.000        ; 0.079      ; 1.328      ;
; 1.111 ; CPU:CPU|PmCont:PMC|pm_addr[7]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.472      ; 1.272      ;
; 1.114 ; CPU:CPU|PcAndIr:PAI|cycle[0]   ; CPU:CPU|PcAndIr:PAI|skp_1st                                                                 ; clock        ; clock       ; 0.000        ; 0.078      ; 1.336      ;
; 1.115 ; i_irq_addr[2]                  ; CPU:CPU|PcAndIr:PAI|pc[2]                                                                   ; clock        ; clock       ; 0.000        ; 0.055      ; 1.314      ;
; 1.118 ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.478      ; 1.285      ;
; 1.120 ; CPU:CPU|SregAndSp:SAS|sp[14]   ; CPU:CPU|SregAndSp:SAS|sp[14]                                                                ; clock        ; clock       ; 0.000        ; 0.068      ; 1.332      ;
; 1.121 ; CPU:CPU|PmCont:PMC|pm_addr[11] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.480      ; 1.290      ;
; 1.124 ; CPU:CPU|PmCont:PMC|pm_addr[9]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.483      ; 1.296      ;
; 1.125 ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.486      ; 1.300      ;
; 1.127 ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.480      ; 1.296      ;
; 1.130 ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.476      ; 1.295      ;
; 1.130 ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.476      ; 1.295      ;
; 1.130 ; CPU:CPU|PmCont:PMC|pm_wdata[3] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.475      ; 1.294      ;
; 1.134 ; CPU:CPU|PmCont:PMC|pm_addr[5]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.480      ; 1.303      ;
; 1.137 ; CPU:CPU|DmCont:DMC|dm_addr[6]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.193      ; 1.019      ;
; 1.139 ; CPU:CPU|PmCont:PMC|pm_addr[4]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.480      ; 1.308      ;
; 1.140 ; CPU:CPU|PmCont:PMC|pm_addr[0]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.490      ; 1.319      ;
; 1.144 ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.480      ; 1.313      ;
; 1.146 ; CPU:CPU|PmCont:PMC|pm_addr[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.478      ; 1.313      ;
; 1.148 ; CPU:CPU|DmCont:DMC|dm_addr[8]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.193      ; 1.030      ;
; 1.150 ; CPU:CPU|PmCont:PMC|pm_addr[8]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.492      ; 1.331      ;
+-------+--------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                                                                                      ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                                                                                       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a24~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a27~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a28~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a29~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_datain_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_we_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a4~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a5~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a7~porta_we_reg        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_address_reg0  ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_datain_reg0   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period ; clock ; Fall       ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_we_reg        ;
+--------+--------------+----------------+------------+-------+------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; 1.375  ; 1.720  ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 1.796  ; 2.176  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; 1.351  ; 1.721  ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; 1.113  ; 1.443  ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; 1.364  ; 1.680  ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; 1.063  ; 1.432  ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; 1.320  ; 1.656  ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; 1.488  ; 1.804  ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; 1.591  ; 1.928  ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; -0.275 ; -0.117 ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; 1.411  ; 1.780  ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; 1.296  ; 1.629  ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; 1.796  ; 2.128  ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; 1.367  ; 1.727  ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; 1.379  ; 1.698  ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; 1.350  ; 1.645  ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; 1.776  ; 2.176  ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; -0.504 ; -0.350 ; Rise       ; clock           ;
; reset         ; clock      ; -0.405 ; -0.273 ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; -1.028 ; -1.363 ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 0.757  ; 0.609  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; -1.020 ; -1.375 ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; -0.790 ; -1.107 ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; -1.031 ; -1.335 ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; -0.716 ; -1.070 ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; -0.989 ; -1.312 ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; -1.151 ; -1.454 ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; -1.250 ; -1.574 ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; 0.535  ; 0.384  ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; -1.077 ; -1.431 ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; -0.966 ; -1.285 ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; -1.446 ; -1.765 ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; -1.035 ; -1.380 ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; -1.046 ; -1.352 ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; -1.021 ; -1.302 ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; -1.438 ; -1.826 ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; 0.757  ; 0.609  ; Rise       ; clock           ;
; reset         ; clock      ; 0.688  ; 0.560  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 6.524 ; 6.538 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 5.433 ; 5.417 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 5.418 ; 5.432 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 5.612 ; 5.590 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 5.653 ; 5.626 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 5.662 ; 5.660 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 6.524 ; 6.538 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 5.492 ; 5.511 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 5.240 ; 5.211 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 5.059 ; 5.031 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 5.242 ; 5.227 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 5.228 ; 5.241 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 5.414 ; 5.393 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 5.454 ; 5.427 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 5.463 ; 5.460 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 6.334 ; 6.348 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 5.299 ; 5.317 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 5.059 ; 5.031 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -8.028 ; -3089.259         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -675.187                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                        ;
+--------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+
; -8.028 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.142      ; 9.157      ;
; -8.028 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.142      ; 9.157      ;
; -8.010 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.146      ; 9.143      ;
; -8.010 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.146      ; 9.143      ;
; -8.006 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.158      ; 9.151      ;
; -8.006 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.158      ; 9.151      ;
; -8.000 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.142      ; 9.129      ;
; -8.000 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.142      ; 9.129      ;
; -7.988 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.162      ; 9.137      ;
; -7.988 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.162      ; 9.137      ;
; -7.986 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.137      ; 9.110      ;
; -7.986 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.137      ; 9.110      ;
; -7.986 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.137      ; 9.110      ;
; -7.978 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.158      ; 9.123      ;
; -7.978 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.158      ; 9.123      ;
; -7.968 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.141      ; 9.096      ;
; -7.968 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.141      ; 9.096      ;
; -7.968 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.141      ; 9.096      ;
; -7.958 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.137      ; 9.082      ;
; -7.958 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.137      ; 9.082      ;
; -7.958 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.137      ; 9.082      ;
; -7.951 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[7]    ; clock        ; clock       ; 1.000        ; 0.122      ; 9.060      ;
; -7.951 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[15]   ; clock        ; clock       ; 1.000        ; 0.122      ; 9.060      ;
; -7.951 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[4]    ; clock        ; clock       ; 1.000        ; 0.122      ; 9.060      ;
; -7.951 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.122      ; 9.060      ;
; -7.933 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[7]    ; clock        ; clock       ; 1.000        ; 0.126      ; 9.046      ;
; -7.933 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[15]   ; clock        ; clock       ; 1.000        ; 0.126      ; 9.046      ;
; -7.933 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[4]    ; clock        ; clock       ; 1.000        ; 0.126      ; 9.046      ;
; -7.933 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.126      ; 9.046      ;
; -7.923 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[7]    ; clock        ; clock       ; 1.000        ; 0.122      ; 9.032      ;
; -7.923 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[15]   ; clock        ; clock       ; 1.000        ; 0.122      ; 9.032      ;
; -7.923 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[4]    ; clock        ; clock       ; 1.000        ; 0.122      ; 9.032      ;
; -7.923 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.122      ; 9.032      ;
; -7.916 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.142      ; 9.045      ;
; -7.916 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.142      ; 9.045      ;
; -7.907 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sr_nf    ; clock        ; clock       ; 1.000        ; 0.128      ; 9.022      ;
; -7.907 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sr_sf    ; clock        ; clock       ; 1.000        ; 0.128      ; 9.022      ;
; -7.907 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sr_vf    ; clock        ; clock       ; 1.000        ; 0.128      ; 9.022      ;
; -7.906 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.146      ; 9.039      ;
; -7.906 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.146      ; 9.039      ;
; -7.901 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[3]    ; clock        ; clock       ; 1.000        ; 0.137      ; 9.025      ;
; -7.901 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[11]   ; clock        ; clock       ; 1.000        ; 0.137      ; 9.025      ;
; -7.901 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[6]    ; clock        ; clock       ; 1.000        ; 0.137      ; 9.025      ;
; -7.901 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|SregAndSp:SAS|sp[14]   ; clock        ; clock       ; 1.000        ; 0.137      ; 9.025      ;
; -7.894 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.158      ; 9.039      ;
; -7.894 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.158      ; 9.039      ;
; -7.893 ; CPU:CPU|PcAndIr:PAI|ir[0]  ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.146      ; 9.026      ;
; -7.893 ; CPU:CPU|PcAndIr:PAI|ir[0]  ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.146      ; 9.026      ;
; -7.889 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sr_nf    ; clock        ; clock       ; 1.000        ; 0.132      ; 9.008      ;
; -7.889 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sr_sf    ; clock        ; clock       ; 1.000        ; 0.132      ; 9.008      ;
; -7.889 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sr_vf    ; clock        ; clock       ; 1.000        ; 0.132      ; 9.008      ;
; -7.884 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.162      ; 9.033      ;
; -7.884 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.162      ; 9.033      ;
; -7.883 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[3]    ; clock        ; clock       ; 1.000        ; 0.141      ; 9.011      ;
; -7.883 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[11]   ; clock        ; clock       ; 1.000        ; 0.141      ; 9.011      ;
; -7.883 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[6]    ; clock        ; clock       ; 1.000        ; 0.141      ; 9.011      ;
; -7.883 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|SregAndSp:SAS|sp[14]   ; clock        ; clock       ; 1.000        ; 0.141      ; 9.011      ;
; -7.879 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sr_nf    ; clock        ; clock       ; 1.000        ; 0.128      ; 8.994      ;
; -7.879 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sr_sf    ; clock        ; clock       ; 1.000        ; 0.128      ; 8.994      ;
; -7.879 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sr_vf    ; clock        ; clock       ; 1.000        ; 0.128      ; 8.994      ;
; -7.874 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.137      ; 8.998      ;
; -7.874 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.137      ; 8.998      ;
; -7.874 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.137      ; 8.998      ;
; -7.873 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[3]    ; clock        ; clock       ; 1.000        ; 0.137      ; 8.997      ;
; -7.873 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[11]   ; clock        ; clock       ; 1.000        ; 0.137      ; 8.997      ;
; -7.873 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[6]    ; clock        ; clock       ; 1.000        ; 0.137      ; 8.997      ;
; -7.873 ; CPU:CPU|PcAndIr:PAI|ir[15] ; CPU:CPU|SregAndSp:SAS|sp[14]   ; clock        ; clock       ; 1.000        ; 0.137      ; 8.997      ;
; -7.871 ; CPU:CPU|PcAndIr:PAI|ir[0]  ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.162      ; 9.020      ;
; -7.871 ; CPU:CPU|PcAndIr:PAI|ir[0]  ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.162      ; 9.020      ;
; -7.864 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.141      ; 8.992      ;
; -7.864 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.141      ; 8.992      ;
; -7.864 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.141      ; 8.992      ;
; -7.854 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.142      ; 8.983      ;
; -7.854 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.142      ; 8.983      ;
; -7.852 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|SregAndSp:SAS|sp[10]   ; clock        ; clock       ; 1.000        ; 0.142      ; 8.981      ;
; -7.852 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|SregAndSp:SAS|sp[2]    ; clock        ; clock       ; 1.000        ; 0.142      ; 8.981      ;
; -7.851 ; CPU:CPU|PcAndIr:PAI|ir[0]  ; CPU:CPU|DmCont:DMC|dm_wdata[0] ; clock        ; clock       ; 1.000        ; 0.141      ; 8.979      ;
; -7.851 ; CPU:CPU|PcAndIr:PAI|ir[0]  ; CPU:CPU|DmCont:DMC|dm_wdata[1] ; clock        ; clock       ; 1.000        ; 0.141      ; 8.979      ;
; -7.851 ; CPU:CPU|PcAndIr:PAI|ir[0]  ; CPU:CPU|DmCont:DMC|dm_wdata[5] ; clock        ; clock       ; 1.000        ; 0.141      ; 8.979      ;
; -7.843 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[7] ; clock        ; clock       ; 1.000        ; 0.153      ; 8.983      ;
; -7.843 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[4] ; clock        ; clock       ; 1.000        ; 0.153      ; 8.983      ;
; -7.843 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[2] ; clock        ; clock       ; 1.000        ; 0.153      ; 8.983      ;
; -7.843 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[3] ; clock        ; clock       ; 1.000        ; 0.153      ; 8.983      ;
; -7.843 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[0] ; clock        ; clock       ; 1.000        ; 0.153      ; 8.983      ;
; -7.843 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[1] ; clock        ; clock       ; 1.000        ; 0.153      ; 8.983      ;
; -7.843 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[5] ; clock        ; clock       ; 1.000        ; 0.153      ; 8.983      ;
; -7.843 ; CPU:CPU|PcAndIr:PAI|ir[11] ; CPU:CPU|DmCont:DMC|io_wdata[6] ; clock        ; clock       ; 1.000        ; 0.153      ; 8.983      ;
; -7.839 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[7]    ; clock        ; clock       ; 1.000        ; 0.122      ; 8.948      ;
; -7.839 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[15]   ; clock        ; clock       ; 1.000        ; 0.122      ; 8.948      ;
; -7.839 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[4]    ; clock        ; clock       ; 1.000        ; 0.122      ; 8.948      ;
; -7.839 ; CPU:CPU|PcAndIr:PAI|ir[12] ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.122      ; 8.948      ;
; -7.832 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.158      ; 8.977      ;
; -7.832 ; CPU:CPU|PcAndIr:PAI|ir[14] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.158      ; 8.977      ;
; -7.830 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|SregAndSp:SAS|sp[13]   ; clock        ; clock       ; 1.000        ; 0.158      ; 8.975      ;
; -7.830 ; CPU:CPU|PcAndIr:PAI|ir[13] ; CPU:CPU|SregAndSp:SAS|sp[5]    ; clock        ; clock       ; 1.000        ; 0.158      ; 8.975      ;
; -7.829 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[7]    ; clock        ; clock       ; 1.000        ; 0.126      ; 8.942      ;
; -7.829 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[15]   ; clock        ; clock       ; 1.000        ; 0.126      ; 8.942      ;
; -7.829 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[4]    ; clock        ; clock       ; 1.000        ; 0.126      ; 8.942      ;
; -7.829 ; CPU:CPU|PcAndIr:PAI|ir[1]  ; CPU:CPU|SregAndSp:SAS|sp[12]   ; clock        ; clock       ; 1.000        ; 0.126      ; 8.942      ;
; -7.825 ; CPU:CPU|PcAndIr:PAI|ir[3]  ; CPU:CPU|DmCont:DMC|io_wdata[7] ; clock        ; clock       ; 1.000        ; 0.157      ; 8.969      ;
+--------+----------------------------+--------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                          ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; CPU:CPU|PcAndIr:PAI|cycle[1]    ; CPU:CPU|PcAndIr:PAI|cycle[1]                                                                ; clock        ; clock       ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; CPU:CPU|PcAndIr:PAI|cycle[0]    ; CPU:CPU|PcAndIr:PAI|cycle[0]                                                                ; clock        ; clock       ; 0.000        ; 0.044      ; 0.314      ;
; 0.240 ; CPU:CPU|DmCont:DMC|dm_addr[4]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.613      ; 0.477      ;
; 0.252 ; CPU:CPU|PmCont:PMC|pm_addr[1]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.606      ; 0.482      ;
; 0.259 ; CPU:CPU|PcAndIr:PAI|as_reset    ; CPU:CPU|PcAndIr:PAI|sy_reset                                                                ; clock        ; clock       ; 0.000        ; 0.044      ; 0.387      ;
; 0.262 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.607      ; 0.493      ;
; 0.264 ; CPU:CPU|DmCont:DMC|dm_addr[2]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.613      ; 0.501      ;
; 0.265 ; CPU:CPU|PmCont:PMC|pm_addr[9]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.607      ; 0.496      ;
; 0.269 ; CPU:CPU|PmCont:PMC|pm_addr[1]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.596      ; 0.489      ;
; 0.320 ; CPU:CPU|PcAndIr:PAI|skp_2nd     ; CPU:CPU|PmCont:PMC|lpm_re_l                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.448      ;
; 0.328 ; CPU:CPU|PcAndIr:PAI|skp_2nd     ; CPU:CPU|PmCont:PMC|lpm_re_h                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.456      ;
; 0.335 ; i_irq_addr[14]                  ; CPU:CPU|PcAndIr:PAI|pc[14]                                                                  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.455      ;
; 0.337 ; i_irq                           ; CPU:CPU|PcAndIr:PAI|irq_det_1d                                                              ; clock        ; clock       ; 0.000        ; 0.033      ; 0.454      ;
; 0.362 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.589      ;
; 0.363 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.607      ; 0.594      ;
; 0.371 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.605      ; 0.600      ;
; 0.372 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.593      ; 0.589      ;
; 0.374 ; CPU:CPU|DmCont:DMC|dm_addr[10]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.616      ; 0.614      ;
; 0.381 ; CPU:CPU|DmCont:DMC|dm_addr[1]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.613      ; 0.618      ;
; 0.391 ; CPU:CPU|PmCont:PMC|pm_addr[3]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.618      ;
; 0.396 ; CPU:CPU|PmCont:PMC|pm_wdata[8]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a8~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.602      ; 0.622      ;
; 0.396 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.607      ; 0.627      ;
; 0.399 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.626      ;
; 0.404 ; CPU:CPU|PmCont:PMC|pm_wdata[6]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a6~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.619      ; 0.647      ;
; 0.406 ; CPU:CPU|PmCont:PMC|pm_addr[9]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.597      ; 0.627      ;
; 0.406 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.609      ; 0.639      ;
; 0.410 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.601      ; 0.635      ;
; 0.411 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.605      ; 0.640      ;
; 0.414 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.601      ; 0.639      ;
; 0.417 ; CPU:CPU|PmCont:PMC|pm_wdata[0]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.601      ; 0.642      ;
; 0.418 ; CPU:CPU|PmCont:PMC|pm_addr[8]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.611      ; 0.653      ;
; 0.420 ; CPU:CPU|PmCont:PMC|pm_addr[9]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.611      ; 0.655      ;
; 0.422 ; CPU:CPU|DmCont:DMC|dm_addr[2]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.603      ; 0.649      ;
; 0.424 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.595      ; 0.643      ;
; 0.425 ; CPU:CPU|PmCont:PMC|pm_addr[10]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.605      ; 0.654      ;
; 0.427 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.654      ;
; 0.432 ; CPU:CPU|PmCont:PMC|pm_addr[9]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.611      ; 0.667      ;
; 0.434 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.593      ; 0.651      ;
; 0.434 ; CPU:CPU|DmCont:DMC|dm_addr[9]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.427      ; 0.485      ;
; 0.442 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.607      ; 0.673      ;
; 0.442 ; CPU:CPU|PmCont:PMC|pm_addr[6]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.597      ; 0.663      ;
; 0.451 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a14~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.607      ; 0.682      ;
; 0.453 ; CPU:CPU|SregAndSp:SAS|sp[9]     ; CPU:CPU|SregAndSp:SAS|sp[9]                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.581      ;
; 0.455 ; CPU:CPU|SregAndSp:SAS|sp[11]    ; CPU:CPU|SregAndSp:SAS|sp[11]                                                                ; clock        ; clock       ; 0.000        ; 0.044      ; 0.583      ;
; 0.456 ; CPU:CPU|SregAndSp:SAS|sr_cf     ; CPU:CPU|SregAndSp:SAS|sr_cf                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.584      ;
; 0.460 ; CPU:CPU|PmCont:PMC|pm_addr[3]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.607      ; 0.691      ;
; 0.470 ; CPU:CPU|PmCont:PMC|pm_addr[10]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.595      ; 0.689      ;
; 0.470 ; CPU:CPU|PmCont:PMC|pm_we        ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_we_reg       ; clock        ; clock       ; -0.500       ; 0.607      ; 0.701      ;
; 0.472 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.595      ; 0.691      ;
; 0.487 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.607      ; 0.718      ;
; 0.498 ; CPU:CPU|DmCont:DMC|dm_addr[4]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.603      ; 0.725      ;
; 0.500 ; CPU:CPU|SregAndSp:SAS|sp[7]     ; CPU:CPU|SregAndSp:SAS|sp[7]                                                                 ; clock        ; clock       ; 0.000        ; 0.043      ; 0.627      ;
; 0.501 ; i_irq_addr[6]                   ; CPU:CPU|PcAndIr:PAI|pc[6]                                                                   ; clock        ; clock       ; 0.000        ; 0.054      ; 0.639      ;
; 0.510 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.600      ; 0.734      ;
; 0.518 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a9~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.609      ; 0.751      ;
; 0.519 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.603      ; 0.746      ;
; 0.526 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a30~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.607      ; 0.757      ;
; 0.530 ; CPU:CPU|PmCont:PMC|pm_addr[2]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.609      ; 0.763      ;
; 0.534 ; i_irq_addr[8]                   ; CPU:CPU|PcAndIr:PAI|pc[8]                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.654      ;
; 0.536 ; CPU:CPU|PmCont:PMC|pm_addr[7]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a25~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.595      ; 0.755      ;
; 0.537 ; CPU:CPU|PmCont:PMC|pm_wdata[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.597      ; 0.758      ;
; 0.537 ; CPU:CPU|DmCont:DMC|dm_addr[6]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.430      ; 0.591      ;
; 0.539 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.765      ;
; 0.542 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.604      ; 0.770      ;
; 0.542 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.605      ; 0.771      ;
; 0.543 ; CPU:CPU|PcAndIr:PAI|skp_1st     ; CPU:CPU|DmCont:DMC|mm_sreg_re                                                               ; clock        ; clock       ; 0.000        ; 0.049      ; 0.676      ;
; 0.545 ; CPU:CPU|PmCont:PMC|pm_addr[11]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a12~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.604      ; 0.773      ;
; 0.545 ; CPU:CPU|PmCont:PMC|pm_addr[9]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.605      ; 0.774      ;
; 0.548 ; CPU:CPU|DmCont:DMC|dm_addr[8]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.430      ; 0.602      ;
; 0.551 ; CPU:CPU|SregAndSp:SAS|sp[0]     ; CPU:CPU|SregAndSp:SAS|sp[0]                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.679      ;
; 0.551 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.604      ; 0.779      ;
; 0.551 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.601      ; 0.776      ;
; 0.552 ; CPU:CPU|PmCont:PMC|pm_addr[0]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.609      ; 0.785      ;
; 0.552 ; CPU:CPU|PmCont:PMC|pm_addr[3]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a17~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.601      ; 0.777      ;
; 0.555 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.604      ; 0.783      ;
; 0.555 ; CPU:CPU|PmCont:PMC|pm_addr[3]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.781      ;
; 0.561 ; CPU:CPU|PmCont:PMC|pm_addr[9]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.602      ; 0.787      ;
; 0.563 ; CPU:CPU|PcAndIr:PAI|pc[9]       ; CPU:CPU|PmCont:PMC|pm_addr[9]                                                               ; clock        ; clock       ; 0.000        ; 0.036      ; 0.683      ;
; 0.564 ; CPU:CPU|SregAndSp:SAS|sp[2]     ; CPU:CPU|SregAndSp:SAS|sp[2]                                                                 ; clock        ; clock       ; 0.000        ; 0.044      ; 0.692      ;
; 0.564 ; CPU:CPU|DmCont:DMC|dm_wdata[7]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.434      ; 0.622      ;
; 0.565 ; CPU:CPU|PmCont:PMC|pm_addr[3]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a1~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.604      ; 0.793      ;
; 0.565 ; CPU:CPU|DmCont:DMC|dm_addr[1]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.603      ; 0.792      ;
; 0.567 ; CPU:CPU|DmCont:DMC|dm_wdata[6]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.434      ; 0.625      ;
; 0.570 ; CPU:CPU|SregAndSp:SAS|sr_hf     ; CPU:CPU|SregAndSp:SAS|sr_hf                                                                 ; clock        ; clock       ; 0.000        ; 0.045      ; 0.699      ;
; 0.570 ; CPU:CPU|PmCont:PMC|pm_addr[3]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a15~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.604      ; 0.798      ;
; 0.570 ; CPU:CPU|PmCont:PMC|pm_addr[3]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.598      ; 0.792      ;
; 0.571 ; CPU:CPU|PmCont:PMC|pm_addr[4]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a3~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.602      ; 0.797      ;
; 0.571 ; CPU:CPU|PmCont:PMC|pm_wdata[3]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a19~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.598      ; 0.793      ;
; 0.571 ; CPU:CPU|DmCont:DMC|dm_addr[5]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.420      ; 0.615      ;
; 0.572 ; CPU:CPU|PmCont:PMC|pm_addr[5]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a31~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.598      ; 0.794      ;
; 0.572 ; CPU:CPU|PmCont:PMC|pm_wdata[10] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.431      ; 0.627      ;
; 0.572 ; CPU:CPU|PmCont:PMC|pm_wdata[2]  ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a2~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.615      ; 0.811      ;
; 0.573 ; CPU:CPU|PmCont:PMC|pm_addr[8]   ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a10~porta_address_reg0 ; clock        ; clock       ; -0.500       ; 0.611      ; 0.808      ;
; 0.574 ; CPU:CPU|PcAndIr:PAI|cycle[0]    ; CPU:CPU|PcAndIr:PAI|cycle[1]                                                                ; clock        ; clock       ; 0.000        ; 0.051      ; 0.709      ;
; 0.574 ; CPU:CPU|DmCont:DMC|dm_wdata[1]  ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a0~porta_datain_reg0   ; clock        ; clock       ; -0.500       ; 0.432      ; 0.630      ;
; 0.575 ; CPU:CPU|SregAndSp:SAS|sp[12]    ; CPU:CPU|SregAndSp:SAS|sp[12]                                                                ; clock        ; clock       ; 0.000        ; 0.043      ; 0.702      ;
; 0.575 ; CPU:CPU|DmCont:DMC|dm_addr[7]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.420      ; 0.619      ;
; 0.578 ; CPU:CPU|DmCont:DMC|dm_addr[3]   ; RAM:DM|altsyncram:mem_rtl_0|altsyncram_9f81:auto_generated|ram_block1a2~porta_address_reg0  ; clock        ; clock       ; -0.500       ; 0.420      ; 0.622      ;
; 0.580 ; CPU:CPU|PmCont:PMC|pm_we        ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a26~porta_we_reg       ; clock        ; clock       ; -0.500       ; 0.603      ; 0.807      ;
; 0.580 ; CPU:CPU|PmCont:PMC|pm_wdata[13] ; RAM:PM|altsyncram:mem_rtl_0|altsyncram_ji81:auto_generated|ram_block1a13~porta_datain_reg0  ; clock        ; clock       ; -0.500       ; 0.627      ; 0.831      ;
+-------+---------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                           ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clock ; Rise       ; clock                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_addr[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_re         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_wdata[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|dm_we         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_addr[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_re         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_wdata[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|io_we         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|mm_rdata_en   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|mm_sp_h_re    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|mm_sp_l_re    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|DmCont:DMC|mm_sreg_re    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_ai_ff[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|Multiply:MUL|mu_bi_ff[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|as_reset     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|cycle[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|cycle[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[14]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|ir_2nd[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|irq_det_1d   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|irq_det_2d   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock ; Rise       ; CPU:CPU|PcAndIr:PAI|pc[0]        ;
+--------+--------------+----------------+------------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; 0.894  ; 1.513  ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 1.165  ; 1.809  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; 0.895  ; 1.520  ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; 0.748  ; 1.320  ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; 0.896  ; 1.492  ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; 0.733  ; 1.362  ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; 0.880  ; 1.477  ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; 0.956  ; 1.565  ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; 1.039  ; 1.667  ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; -0.194 ; 0.116  ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; 0.929  ; 1.561  ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; 0.852  ; 1.449  ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; 1.165  ; 1.809  ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; 0.897  ; 1.518  ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; 0.904  ; 1.499  ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; 0.868  ; 1.459  ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; 1.165  ; 1.809  ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; -0.344 ; -0.008 ; Rise       ; clock           ;
; reset         ; clock      ; -0.227 ; 0.053  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; -0.670 ; -1.281 ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 0.503  ; 0.172  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; -0.685 ; -1.293 ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; -0.543 ; -1.100 ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; -0.685 ; -1.266 ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; -0.512 ; -1.124 ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; -0.671 ; -1.252 ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; -0.743 ; -1.336 ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; -0.823 ; -1.434 ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; 0.358  ; 0.052  ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; -0.717 ; -1.332 ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; -0.643 ; -1.225 ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; -0.943 ; -1.569 ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; -0.686 ; -1.290 ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; -0.692 ; -1.272 ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; -0.657 ; -1.234 ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; -0.947 ; -1.580 ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; 0.503  ; 0.172  ; Rise       ; clock           ;
; reset         ; clock      ; 0.405  ; 0.128  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 4.410 ; 4.549 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 3.525 ; 3.609 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 3.536 ; 3.622 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 3.623 ; 3.722 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 3.666 ; 3.761 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 3.686 ; 3.791 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 4.410 ; 4.549 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 3.580 ; 3.677 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 3.388 ; 3.469 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 3.278 ; 3.356 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 3.406 ; 3.487 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 3.416 ; 3.499 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 3.500 ; 3.595 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 3.541 ; 3.632 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 3.560 ; 3.662 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 4.294 ; 4.429 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 3.459 ; 3.552 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 3.278 ; 3.356 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -14.744   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -14.744   ; 0.179 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -5828.793 ; 0.0   ; 0.0      ; 0.0     ; -761.902            ;
;  clock           ; -5828.793 ; 0.000 ; N/A      ; N/A     ; -761.902            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------+
; Setup Times                                                                 ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; 1.599  ; 2.065  ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 2.073  ; 2.553  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; 1.583  ; 2.064  ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; 1.339  ; 1.757  ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; 1.608  ; 2.020  ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; 1.271  ; 1.745  ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; 1.559  ; 1.996  ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; 1.730  ; 2.165  ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; 1.845  ; 2.291  ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; -0.194 ; 0.116  ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; 1.656  ; 2.127  ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; 1.533  ; 1.971  ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; 2.073  ; 2.536  ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; 1.605  ; 2.073  ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; 1.627  ; 2.042  ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; 1.587  ; 1.987  ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; 2.064  ; 2.553  ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; -0.344 ; -0.008 ; Rise       ; clock           ;
; reset         ; clock      ; -0.227 ; 0.053  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; irq           ; clock      ; -0.670 ; -1.281 ; Rise       ; clock           ;
; irq_addr[*]   ; clock      ; 0.857  ; 0.713  ; Rise       ; clock           ;
;  irq_addr[0]  ; clock      ; -0.685 ; -1.293 ; Rise       ; clock           ;
;  irq_addr[1]  ; clock      ; -0.543 ; -1.100 ; Rise       ; clock           ;
;  irq_addr[2]  ; clock      ; -0.685 ; -1.266 ; Rise       ; clock           ;
;  irq_addr[3]  ; clock      ; -0.512 ; -1.070 ; Rise       ; clock           ;
;  irq_addr[4]  ; clock      ; -0.671 ; -1.252 ; Rise       ; clock           ;
;  irq_addr[5]  ; clock      ; -0.743 ; -1.336 ; Rise       ; clock           ;
;  irq_addr[6]  ; clock      ; -0.823 ; -1.434 ; Rise       ; clock           ;
;  irq_addr[7]  ; clock      ; 0.613  ; 0.473  ; Rise       ; clock           ;
;  irq_addr[8]  ; clock      ; -0.717 ; -1.332 ; Rise       ; clock           ;
;  irq_addr[9]  ; clock      ; -0.643 ; -1.225 ; Rise       ; clock           ;
;  irq_addr[10] ; clock      ; -0.943 ; -1.569 ; Rise       ; clock           ;
;  irq_addr[11] ; clock      ; -0.686 ; -1.290 ; Rise       ; clock           ;
;  irq_addr[12] ; clock      ; -0.692 ; -1.272 ; Rise       ; clock           ;
;  irq_addr[13] ; clock      ; -0.657 ; -1.234 ; Rise       ; clock           ;
;  irq_addr[14] ; clock      ; -0.947 ; -1.580 ; Rise       ; clock           ;
;  irq_addr[15] ; clock      ; 0.857  ; 0.713  ; Rise       ; clock           ;
; reset         ; clock      ; 0.784  ; 0.670  ; Rise       ; clock           ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 7.286 ; 7.395 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 6.053 ; 6.078 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 6.049 ; 6.050 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 6.254 ; 6.256 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 6.301 ; 6.301 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 6.310 ; 6.340 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 7.286 ; 7.395 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 6.131 ; 6.156 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 5.830 ; 5.842 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; ext_out[*]  ; clock      ; 3.278 ; 3.356 ; Rise       ; clock           ;
;  ext_out[0] ; clock      ; 3.406 ; 3.487 ; Rise       ; clock           ;
;  ext_out[1] ; clock      ; 3.416 ; 3.499 ; Rise       ; clock           ;
;  ext_out[2] ; clock      ; 3.500 ; 3.595 ; Rise       ; clock           ;
;  ext_out[3] ; clock      ; 3.541 ; 3.632 ; Rise       ; clock           ;
;  ext_out[4] ; clock      ; 3.560 ; 3.662 ; Rise       ; clock           ;
;  ext_out[5] ; clock      ; 4.294 ; 4.429 ; Rise       ; clock           ;
;  ext_out[6] ; clock      ; 3.459 ; 3.552 ; Rise       ; clock           ;
;  ext_out[7] ; clock      ; 3.278 ; 3.356 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ext_out[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_out[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; irq_addr[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ext_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ext_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ext_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ext_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ext_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ext_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ext_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ext_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ext_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; ext_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ext_out[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; ext_out[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ext_out[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 306330552 ; 1918     ; 641      ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+----------+-----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+-----------+----------+----------+----------+
; clock      ; clock    ; 306330552 ; 1918     ; 641      ; 0        ;
+------------+----------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 251   ; 251  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sat Oct 27 17:29:45 2018
Info: Command: quartus_sta MCU -c MCU
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MCU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.744           -5828.793 clock 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -761.902 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.166           -5210.939 clock 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -761.686 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.028           -3089.259 clock 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -675.187 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 558 megabytes
    Info: Processing ended: Sat Oct 27 17:29:50 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


