// Seed: 3766574664
module module_0 (
    input wor  id_0,
    input tri0 id_1,
    input tri  id_2
);
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input tri id_2,
    output logic id_3,
    output uwire id_4,
    output uwire id_5,
    output wor id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    output supply1 id_11
);
  assign id_6 = id_7;
  wire id_13;
  final begin : LABEL_0
    id_5 = 1'h0;
    id_3 <= id_0 == id_10;
  end
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8
  );
  wire id_14;
endmodule
