
                         Lattice Mapping Report File

Design:  SPI_Master_CS
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.2.1.288.0
Mapped on: Mon Jun  3 20:09:56 2024

Design Information
------------------

Command line:   map -i FPGA_Intan_Driver_impl_1_syn.udb -o
     FPGA_Intan_Driver_impl_1_map.udb -mp FPGA_Intan_Driver_impl_1.mrp -hierrpt
     -gui -msgset C:/Users/david/Desktop/WiFi Headstage/WiFiHeadstage
     V2/FPGA_Intan_Driver/promote.xml

Design Summary
--------------

   Number of slice registers:  86 out of  5280 (2%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           162 out of  5280 (3%)
      Number of logic LUT4s:             136
      Number of inserted feedthru LUT4s:  18
      Number of ripple logic:              4 (8 LUT4s)
   Number of IO sites used:   57 out of 39 (146%)
      Number of IO sites used for general PIO: 57
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 57 out of 36 (158%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 57 out of 39 (146%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net i_Clk_c: 86 loads, 86 rising, 0 falling (Driver: Port i_Clk)
   Number of Clock Enables:  11
      Net SPI_Master_1.n1017: 6 loads, 6 SLICEs
      Net SPI_Master_1.n344: 16 loads, 16 SLICEs
      Net SPI_Master_1.n348: 16 loads, 16 SLICEs
      Pin i_TX_DV: 16 loads, 16 SLICEs (Net: i_TX_DV_c)
      Net SPI_Master_1.n801: 1 loads, 1 SLICEs
      Net SPI_Master_1.n808: 4 loads, 4 SLICEs
      Net n337: 4 loads, 4 SLICEs
      Net SPI_Master_1.n812: 3 loads, 3 SLICEs
      Net n790: 5 loads, 5 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net n787: 3 loads, 3 SLICEs
      Net n1530: 1 loads, 1 SLICEs
   Number of LSRs:  1
      Pin i_Rst_L: 86 loads, 86 SLICEs (Net: i_Rst_L_c)
   Top 10 highest fanout non-clock nets:
      Net i_Rst_L_c: 86 loads
      Net i_TX_DV_c: 35 loads
      Net i_SPI_MISO_c: 32 loads
      Net w_Master_Ready: 19 loads
      Net SPI_Master_1.r_RX_Bit_Count[1]: 17 loads
      Net SPI_Master_1.n344: 16 loads
      Net SPI_Master_1.n348: 16 loads
      Net SPI_Master_1.r_RX_Bit_Count[2]: 16 loads
      Net SPI_Master_1.r_RX_Bit_Count[3]: 14 loads
      Net SPI_Master_1.r_RX_Bit_Count[4]: 13 loads





   Number of warnings:  0
   Number of errors:    1

Design Errors/Warnings
----------------------

ERROR <51001122> - map: Design doesn't fit into device specified, refer to the
     design summary section for more details.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 64 MB
























                                    Page 2


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
