$date
  Mon Oct 24 17:24:21 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_componentex2 $end
$var reg 1 ! ent_clk $end
$var reg 1 " ent_clk_enable $end
$var reg 2 # ent_x[1:0] $end
$var reg 2 $ sai_y[1:0] $end
$var reg 1 % sai_z $end
$scope module dut $end
$var reg 1 & clk $end
$var reg 2 ' x[1:0] $end
$var reg 2 ( y[1:0] $end
$var reg 1 ) z $end
$comment ps is not handled $end
$comment ns is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b00 #
b10 $
0%
0&
b00 '
b10 (
0)
#5000000
1!
1&
#10000000
0!
0&
#15000000
1!
1&
#20000000
0!
0&
#25000000
1!
1&
#30000000
0!
0&
#35000000
1!
1&
#40000000
0!
b01 #
0&
b01 '
#45000000
1!
b01 $
1%
1&
b01 (
1)
#50000000
0!
0&
#55000000
1!
b10 $
0%
1&
b10 (
0)
#60000000
0!
0&
#65000000
1!
b01 $
1%
1&
b01 (
1)
#70000000
0!
0&
#75000000
1!
b10 $
0%
1&
b10 (
0)
#80000000
0!
b10 #
0&
b10 '
#85000000
1!
1&
#90000000
0!
0&
#95000000
1!
1&
#100000000
0!
0&
#105000000
1!
1&
#110000000
0!
0&
#115000000
1!
1&
#120000000
0!
b11 #
0&
b11 '
#125000000
1!
b01 $
1&
b01 (
#130000000
0!
0&
#135000000
1!
b11 $
1&
b11 (
#140000000
0!
0&
#145000000
1!
1&
#150000000
0!
0&
#155000000
1!
1&
#160000000
0!
0&
#165000000
1!
1&
#170000000
0!
0&
#175000000
1!
1&
#180000000
0!
0&
#185000000
1!
1&
#190000000
0!
0&
#195000000
1!
1&
#200000000
0!
0"
0&
#205000000
