<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p24" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_24{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_24{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_24{left:136px;bottom:1050px;letter-spacing:-0.2px;}
#t4_24{left:214px;bottom:1050px;letter-spacing:-0.14px;}
#t5_24{left:296px;bottom:1050px;letter-spacing:-0.21px;}
#t6_24{left:403px;bottom:1050px;letter-spacing:-0.15px;}
#t7_24{left:355px;bottom:1029px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t8_24{left:136px;bottom:1008px;letter-spacing:-0.17px;}
#t9_24{left:214px;bottom:1008px;letter-spacing:-0.5px;}
#ta_24{left:296px;bottom:1008px;letter-spacing:-0.17px;}
#tb_24{left:403px;bottom:1008px;letter-spacing:-0.36px;word-spacing:1.78px;}
#tc_24{left:136px;bottom:987px;letter-spacing:-0.17px;}
#td_24{left:214px;bottom:987px;letter-spacing:-0.5px;}
#te_24{left:296px;bottom:987px;letter-spacing:-0.17px;}
#tf_24{left:403px;bottom:987px;letter-spacing:-0.19px;word-spacing:1.47px;}
#tg_24{left:136px;bottom:966px;letter-spacing:-0.17px;}
#th_24{left:214px;bottom:966px;letter-spacing:-0.5px;}
#ti_24{left:296px;bottom:966px;letter-spacing:-0.17px;}
#tj_24{left:403px;bottom:966px;letter-spacing:-0.19px;word-spacing:1.46px;}
#tk_24{left:136px;bottom:946px;letter-spacing:-0.17px;}
#tl_24{left:214px;bottom:946px;letter-spacing:-0.5px;}
#tm_24{left:296px;bottom:946px;letter-spacing:-0.17px;}
#tn_24{left:403px;bottom:946px;letter-spacing:-0.19px;word-spacing:1.46px;}
#to_24{left:136px;bottom:925px;letter-spacing:-0.17px;}
#tp_24{left:214px;bottom:925px;letter-spacing:-0.5px;}
#tq_24{left:296px;bottom:925px;letter-spacing:-0.17px;}
#tr_24{left:403px;bottom:925px;letter-spacing:-0.18px;word-spacing:1.45px;}
#ts_24{left:393px;bottom:904px;letter-spacing:-0.31px;word-spacing:1.68px;}
#tt_24{left:136px;bottom:882px;letter-spacing:-0.17px;}
#tu_24{left:214px;bottom:882px;letter-spacing:-1.21px;}
#tv_24{left:296px;bottom:882px;letter-spacing:-0.17px;}
#tw_24{left:403px;bottom:882px;letter-spacing:-0.17px;word-spacing:1.44px;}
#tx_24{left:136px;bottom:862px;letter-spacing:-0.17px;}
#ty_24{left:214px;bottom:862px;letter-spacing:-1.21px;}
#tz_24{left:296px;bottom:862px;letter-spacing:-0.17px;}
#t10_24{left:403px;bottom:862px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t11_24{left:136px;bottom:841px;letter-spacing:-0.17px;}
#t12_24{left:214px;bottom:841px;letter-spacing:-1.21px;}
#t13_24{left:296px;bottom:841px;letter-spacing:-0.17px;}
#t14_24{left:403px;bottom:841px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t15_24{left:136px;bottom:820px;letter-spacing:-0.17px;}
#t16_24{left:214px;bottom:820px;letter-spacing:-1.21px;}
#t17_24{left:296px;bottom:820px;letter-spacing:-0.17px;}
#t18_24{left:403px;bottom:820px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t19_24{left:136px;bottom:800px;letter-spacing:-0.17px;}
#t1a_24{left:214px;bottom:800px;letter-spacing:-1.21px;}
#t1b_24{left:296px;bottom:800px;letter-spacing:-0.17px;}
#t1c_24{left:403px;bottom:800px;letter-spacing:-0.18px;word-spacing:1.46px;}
#t1d_24{left:136px;bottom:779px;letter-spacing:-0.17px;}
#t1e_24{left:214px;bottom:779px;letter-spacing:-1.21px;}
#t1f_24{left:296px;bottom:779px;letter-spacing:-0.17px;}
#t1g_24{left:403px;bottom:779px;letter-spacing:-0.17px;word-spacing:1.42px;}
#t1h_24{left:136px;bottom:758px;letter-spacing:-0.17px;}
#t1i_24{left:214px;bottom:758px;letter-spacing:-1.21px;}
#t1j_24{left:296px;bottom:758px;letter-spacing:-0.17px;}
#t1k_24{left:403px;bottom:758px;letter-spacing:-0.21px;word-spacing:1.49px;}
#t1l_24{left:136px;bottom:737px;letter-spacing:-0.17px;}
#t1m_24{left:214px;bottom:737px;letter-spacing:-1.21px;}
#t1n_24{left:296px;bottom:737px;letter-spacing:-0.17px;}
#t1o_24{left:403px;bottom:737px;letter-spacing:-0.25px;word-spacing:1.6px;}
#t1p_24{left:381px;bottom:716px;letter-spacing:-0.28px;word-spacing:1.62px;}
#t1q_24{left:136px;bottom:695px;letter-spacing:-0.17px;}
#t1r_24{left:214px;bottom:695px;letter-spacing:-1.21px;}
#t1s_24{left:296px;bottom:695px;letter-spacing:-0.17px;}
#t1t_24{left:403px;bottom:695px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t1u_24{left:136px;bottom:674px;letter-spacing:-0.17px;}
#t1v_24{left:214px;bottom:674px;letter-spacing:-1.21px;}
#t1w_24{left:296px;bottom:674px;letter-spacing:-0.17px;}
#t1x_24{left:403px;bottom:674px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t1y_24{left:136px;bottom:653px;letter-spacing:-0.17px;}
#t1z_24{left:214px;bottom:653px;letter-spacing:-1.21px;}
#t20_24{left:296px;bottom:653px;letter-spacing:-0.17px;}
#t21_24{left:403px;bottom:653px;letter-spacing:-0.19px;word-spacing:1.46px;}
#t22_24{left:136px;bottom:633px;letter-spacing:-0.17px;}
#t23_24{left:214px;bottom:633px;letter-spacing:-1.21px;}
#t24_24{left:296px;bottom:633px;letter-spacing:-0.17px;}
#t25_24{left:403px;bottom:633px;letter-spacing:-0.17px;word-spacing:1.42px;}
#t26_24{left:136px;bottom:612px;letter-spacing:-0.17px;}
#t27_24{left:214px;bottom:612px;letter-spacing:-1.21px;}
#t28_24{left:296px;bottom:612px;letter-spacing:-0.17px;}
#t29_24{left:403px;bottom:612px;letter-spacing:-0.18px;word-spacing:1.43px;}
#t2a_24{left:136px;bottom:591px;letter-spacing:-0.17px;}
#t2b_24{left:214px;bottom:591px;letter-spacing:-1.21px;}
#t2c_24{left:296px;bottom:591px;letter-spacing:-0.17px;}
#t2d_24{left:403px;bottom:591px;letter-spacing:-0.16px;word-spacing:1.42px;}
#t2e_24{left:136px;bottom:571px;letter-spacing:-0.17px;}
#t2f_24{left:214px;bottom:571px;letter-spacing:-1.21px;}
#t2g_24{left:296px;bottom:571px;letter-spacing:-0.17px;}
#t2h_24{left:403px;bottom:571px;letter-spacing:-0.19px;word-spacing:1.46px;}
#t2i_24{left:384px;bottom:549px;letter-spacing:-0.2px;word-spacing:1.46px;}
#t2j_24{left:136px;bottom:528px;letter-spacing:-0.17px;}
#t2k_24{left:214px;bottom:528px;letter-spacing:-1.21px;}
#t2l_24{left:296px;bottom:528px;letter-spacing:-0.17px;}
#t2m_24{left:403px;bottom:528px;letter-spacing:-0.19px;word-spacing:1.46px;}
#t2n_24{left:136px;bottom:507px;letter-spacing:-0.17px;}
#t2o_24{left:214px;bottom:507px;letter-spacing:-1.21px;}
#t2p_24{left:296px;bottom:507px;letter-spacing:-0.17px;}
#t2q_24{left:403px;bottom:507px;letter-spacing:-0.26px;word-spacing:2.23px;}
#t2r_24{left:136px;bottom:487px;letter-spacing:-0.17px;}
#t2s_24{left:214px;bottom:487px;letter-spacing:-1.21px;}
#t2t_24{left:296px;bottom:487px;letter-spacing:-0.17px;}
#t2u_24{left:403px;bottom:487px;letter-spacing:-0.18px;word-spacing:1.44px;}
#t2v_24{left:136px;bottom:466px;letter-spacing:-0.17px;}
#t2w_24{left:214px;bottom:466px;letter-spacing:-1.21px;}
#t2x_24{left:296px;bottom:466px;letter-spacing:-0.17px;}
#t2y_24{left:403px;bottom:466px;letter-spacing:-0.25px;word-spacing:1.9px;}
#t2z_24{left:363px;bottom:445px;letter-spacing:-0.19px;word-spacing:1.44px;}
#t30_24{left:136px;bottom:423px;letter-spacing:-0.17px;}
#t31_24{left:214px;bottom:423px;letter-spacing:-1.21px;}
#t32_24{left:296px;bottom:423px;letter-spacing:-0.17px;}
#t33_24{left:403px;bottom:423px;letter-spacing:-0.17px;word-spacing:1.41px;}
#t34_24{left:136px;bottom:403px;letter-spacing:-0.17px;}
#t35_24{left:214px;bottom:403px;letter-spacing:-1.21px;}
#t36_24{left:296px;bottom:403px;letter-spacing:-0.17px;}
#t37_24{left:403px;bottom:403px;letter-spacing:-0.25px;word-spacing:1.57px;}
#t38_24{left:136px;bottom:382px;letter-spacing:-0.17px;}
#t39_24{left:214px;bottom:382px;letter-spacing:-1.21px;}
#t3a_24{left:296px;bottom:382px;letter-spacing:-0.17px;}
#t3b_24{left:403px;bottom:382px;letter-spacing:-0.17px;word-spacing:1.41px;}
#t3c_24{left:136px;bottom:361px;letter-spacing:-0.17px;}
#t3d_24{left:214px;bottom:361px;letter-spacing:-1.21px;}
#t3e_24{left:296px;bottom:361px;letter-spacing:-0.17px;}
#t3f_24{left:403px;bottom:361px;letter-spacing:-0.25px;word-spacing:1.57px;}
#t3g_24{left:338px;bottom:344px;}
#t3h_24{left:338px;bottom:338px;}
#t3i_24{left:338px;bottom:332px;}
#t3j_24{left:136px;bottom:311px;letter-spacing:-0.17px;}
#t3k_24{left:214px;bottom:311px;letter-spacing:-1.21px;}
#t3l_24{left:296px;bottom:311px;letter-spacing:-0.17px;}
#t3m_24{left:403px;bottom:311px;letter-spacing:-0.17px;word-spacing:1.41px;}
#t3n_24{left:136px;bottom:291px;letter-spacing:-0.17px;}
#t3o_24{left:214px;bottom:291px;letter-spacing:-1.21px;}
#t3p_24{left:296px;bottom:291px;letter-spacing:-0.17px;}
#t3q_24{left:403px;bottom:291px;letter-spacing:-0.25px;word-spacing:1.57px;}
#t3r_24{left:136px;bottom:270px;letter-spacing:-0.17px;}
#t3s_24{left:214px;bottom:270px;letter-spacing:-1.21px;}
#t3t_24{left:296px;bottom:270px;letter-spacing:-0.17px;}
#t3u_24{left:403px;bottom:270px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t3v_24{left:136px;bottom:249px;letter-spacing:-0.17px;}
#t3w_24{left:214px;bottom:249px;letter-spacing:-1.21px;}
#t3x_24{left:296px;bottom:249px;letter-spacing:-0.17px;}
#t3y_24{left:403px;bottom:249px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t3z_24{left:338px;bottom:232px;}
#t40_24{left:338px;bottom:226px;}
#t41_24{left:338px;bottom:220px;}
#t42_24{left:136px;bottom:199px;letter-spacing:-0.17px;}
#t43_24{left:214px;bottom:199px;letter-spacing:-1.21px;}
#t44_24{left:296px;bottom:199px;letter-spacing:-0.17px;}
#t45_24{left:403px;bottom:199px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t46_24{left:215px;bottom:146px;letter-spacing:-0.2px;word-spacing:1.74px;}

.s1_24{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_24{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_24{font-size:17px;font-family:CMTT10_1gl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts24" type="text/css" >

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg24Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg24" style="-webkit-user-select: none;"><object width="935" height="1210" data="24/24.svg" type="image/svg+xml" id="pdf24" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_24" class="t s1_24">10 </span><span id="t2_24" class="t s2_24">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_24" class="t s1_24">Number </span><span id="t4_24" class="t s1_24">Privilege </span><span id="t5_24" class="t s1_24">Name </span><span id="t6_24" class="t s1_24">Description </span>
<span id="t7_24" class="t s1_24">Machine Information Registers </span>
<span id="t8_24" class="t s3_24">0xF11 </span><span id="t9_24" class="t s1_24">MRO </span><span id="ta_24" class="t s3_24">mvendorid </span><span id="tb_24" class="t s1_24">Vendor ID. </span>
<span id="tc_24" class="t s3_24">0xF12 </span><span id="td_24" class="t s1_24">MRO </span><span id="te_24" class="t s3_24">marchid </span><span id="tf_24" class="t s1_24">Architecture ID. </span>
<span id="tg_24" class="t s3_24">0xF13 </span><span id="th_24" class="t s1_24">MRO </span><span id="ti_24" class="t s3_24">mimpid </span><span id="tj_24" class="t s1_24">Implementation ID. </span>
<span id="tk_24" class="t s3_24">0xF14 </span><span id="tl_24" class="t s1_24">MRO </span><span id="tm_24" class="t s3_24">mhartid </span><span id="tn_24" class="t s1_24">Hardware thread ID. </span>
<span id="to_24" class="t s3_24">0xF15 </span><span id="tp_24" class="t s1_24">MRO </span><span id="tq_24" class="t s3_24">mconfigptr </span><span id="tr_24" class="t s1_24" data-mappings='[[14,"fi"]]'>Pointer to conﬁguration data structure. </span>
<span id="ts_24" class="t s1_24">Machine Trap Setup </span>
<span id="tt_24" class="t s3_24">0x300 </span><span id="tu_24" class="t s1_24">MRW </span><span id="tv_24" class="t s3_24">mstatus </span><span id="tw_24" class="t s1_24">Machine status register. </span>
<span id="tx_24" class="t s3_24">0x301 </span><span id="ty_24" class="t s1_24">MRW </span><span id="tz_24" class="t s3_24">misa </span><span id="t10_24" class="t s1_24">ISA and extensions </span>
<span id="t11_24" class="t s3_24">0x302 </span><span id="t12_24" class="t s1_24">MRW </span><span id="t13_24" class="t s3_24">medeleg </span><span id="t14_24" class="t s1_24">Machine exception delegation register. </span>
<span id="t15_24" class="t s3_24">0x303 </span><span id="t16_24" class="t s1_24">MRW </span><span id="t17_24" class="t s3_24">mideleg </span><span id="t18_24" class="t s1_24">Machine interrupt delegation register. </span>
<span id="t19_24" class="t s3_24">0x304 </span><span id="t1a_24" class="t s1_24">MRW </span><span id="t1b_24" class="t s3_24">mie </span><span id="t1c_24" class="t s1_24">Machine interrupt-enable register. </span>
<span id="t1d_24" class="t s3_24">0x305 </span><span id="t1e_24" class="t s1_24">MRW </span><span id="t1f_24" class="t s3_24">mtvec </span><span id="t1g_24" class="t s1_24">Machine trap-handler base address. </span>
<span id="t1h_24" class="t s3_24">0x306 </span><span id="t1i_24" class="t s1_24">MRW </span><span id="t1j_24" class="t s3_24">mcounteren </span><span id="t1k_24" class="t s1_24">Machine counter enable. </span>
<span id="t1l_24" class="t s3_24">0x310 </span><span id="t1m_24" class="t s1_24">MRW </span><span id="t1n_24" class="t s3_24">mstatush </span><span id="t1o_24" class="t s1_24">Additional machine status register, RV32 only. </span>
<span id="t1p_24" class="t s1_24">Machine Trap Handling </span>
<span id="t1q_24" class="t s3_24">0x340 </span><span id="t1r_24" class="t s1_24">MRW </span><span id="t1s_24" class="t s3_24">mscratch </span><span id="t1t_24" class="t s1_24">Scratch register for machine trap handlers. </span>
<span id="t1u_24" class="t s3_24">0x341 </span><span id="t1v_24" class="t s1_24">MRW </span><span id="t1w_24" class="t s3_24">mepc </span><span id="t1x_24" class="t s1_24">Machine exception program counter. </span>
<span id="t1y_24" class="t s3_24">0x342 </span><span id="t1z_24" class="t s1_24">MRW </span><span id="t20_24" class="t s3_24">mcause </span><span id="t21_24" class="t s1_24">Machine trap cause. </span>
<span id="t22_24" class="t s3_24">0x343 </span><span id="t23_24" class="t s1_24">MRW </span><span id="t24_24" class="t s3_24">mtval </span><span id="t25_24" class="t s1_24">Machine bad address or instruction. </span>
<span id="t26_24" class="t s3_24">0x344 </span><span id="t27_24" class="t s1_24">MRW </span><span id="t28_24" class="t s3_24">mip </span><span id="t29_24" class="t s1_24">Machine interrupt pending. </span>
<span id="t2a_24" class="t s3_24">0x34A </span><span id="t2b_24" class="t s1_24">MRW </span><span id="t2c_24" class="t s3_24">mtinst </span><span id="t2d_24" class="t s1_24">Machine trap instruction (transformed). </span>
<span id="t2e_24" class="t s3_24">0x34B </span><span id="t2f_24" class="t s1_24">MRW </span><span id="t2g_24" class="t s3_24">mtval2 </span><span id="t2h_24" class="t s1_24">Machine bad guest physical address. </span>
<span id="t2i_24" class="t s1_24" data-mappings='[[11,"fi"]]'>Machine Conﬁguration </span>
<span id="t2j_24" class="t s3_24">0x30A </span><span id="t2k_24" class="t s1_24">MRW </span><span id="t2l_24" class="t s3_24">menvcfg </span><span id="t2m_24" class="t s1_24" data-mappings='[[23,"fi"]]'>Machine environment conﬁguration register. </span>
<span id="t2n_24" class="t s3_24">0x31A </span><span id="t2o_24" class="t s1_24">MRW </span><span id="t2p_24" class="t s3_24">menvcfgh </span><span id="t2q_24" class="t s1_24">Additional machine env. conf. register, RV32 only. </span>
<span id="t2r_24" class="t s3_24">0x747 </span><span id="t2s_24" class="t s1_24">MRW </span><span id="t2t_24" class="t s3_24">mseccfg </span><span id="t2u_24" class="t s1_24" data-mappings='[[20,"fi"]]'>Machine security conﬁguration register. </span>
<span id="t2v_24" class="t s3_24">0x757 </span><span id="t2w_24" class="t s1_24">MRW </span><span id="t2x_24" class="t s3_24">mseccfgh </span><span id="t2y_24" class="t s1_24">Additional machine security conf. register, RV32 only. </span>
<span id="t2z_24" class="t s1_24">Machine Memory Protection </span>
<span id="t30_24" class="t s3_24">0x3A0 </span><span id="t31_24" class="t s1_24">MRW </span><span id="t32_24" class="t s3_24">pmpcfg0 </span><span id="t33_24" class="t s1_24" data-mappings='[[30,"fi"]]'>Physical memory protection conﬁguration. </span>
<span id="t34_24" class="t s3_24">0x3A1 </span><span id="t35_24" class="t s1_24">MRW </span><span id="t36_24" class="t s3_24">pmpcfg1 </span><span id="t37_24" class="t s1_24" data-mappings='[[30,"fi"]]'>Physical memory protection conﬁguration, RV32 only. </span>
<span id="t38_24" class="t s3_24">0x3A2 </span><span id="t39_24" class="t s1_24">MRW </span><span id="t3a_24" class="t s3_24">pmpcfg2 </span><span id="t3b_24" class="t s1_24" data-mappings='[[30,"fi"]]'>Physical memory protection conﬁguration. </span>
<span id="t3c_24" class="t s3_24">0x3A3 </span><span id="t3d_24" class="t s1_24">MRW </span><span id="t3e_24" class="t s3_24">pmpcfg3 </span><span id="t3f_24" class="t s1_24" data-mappings='[[30,"fi"]]'>Physical memory protection conﬁguration, RV32 only. </span>
<span id="t3g_24" class="t s1_24">. </span>
<span id="t3h_24" class="t s1_24">. </span>
<span id="t3i_24" class="t s1_24">. </span>
<span id="t3j_24" class="t s3_24">0x3AE </span><span id="t3k_24" class="t s1_24">MRW </span><span id="t3l_24" class="t s3_24">pmpcfg14 </span><span id="t3m_24" class="t s1_24" data-mappings='[[30,"fi"]]'>Physical memory protection conﬁguration. </span>
<span id="t3n_24" class="t s3_24">0x3AF </span><span id="t3o_24" class="t s1_24">MRW </span><span id="t3p_24" class="t s3_24">pmpcfg15 </span><span id="t3q_24" class="t s1_24" data-mappings='[[30,"fi"]]'>Physical memory protection conﬁguration, RV32 only. </span>
<span id="t3r_24" class="t s3_24">0x3B0 </span><span id="t3s_24" class="t s1_24">MRW </span><span id="t3t_24" class="t s3_24">pmpaddr0 </span><span id="t3u_24" class="t s1_24">Physical memory protection address register. </span>
<span id="t3v_24" class="t s3_24">0x3B1 </span><span id="t3w_24" class="t s1_24">MRW </span><span id="t3x_24" class="t s3_24">pmpaddr1 </span><span id="t3y_24" class="t s1_24">Physical memory protection address register. </span>
<span id="t3z_24" class="t s1_24">. </span>
<span id="t40_24" class="t s1_24">. </span>
<span id="t41_24" class="t s1_24">. </span>
<span id="t42_24" class="t s3_24">0x3EF </span><span id="t43_24" class="t s1_24">MRW </span><span id="t44_24" class="t s3_24">pmpaddr63 </span><span id="t45_24" class="t s1_24">Physical memory protection address register. </span>
<span id="t46_24" class="t s1_24">Table 2.5: Currently allocated RISC-V machine-level CSR addresses. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
