
*** Running vivado
    with args -log clk_div_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_div_test.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source clk_div_test.tcl -notrace
Command: synth_design -top clk_div_test -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20628
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1128.223 ; gain = 20.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_div_test' [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/new/clk_div_test.v:24]
	Parameter FREQ1 bound to: 20000000 - type: integer 
	Parameter NBITS bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_div_ce' [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/imports/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:24]
	Parameter CLK_DIVIDE bound to: 5'b00100 
	Parameter EXTRA_DIV2 bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Users/Payton/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (1#1) [C:/Users/Payton/Vivado/2020.2/scripts/rt/data/unisim_comp.v:78184]
WARNING: [Synth 8-7071] port 'Q31' of module 'SRLC32E' is unconnected for instance 'u_srl' [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/imports/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:32]
WARNING: [Synth 8-7071] port 'CE' of module 'SRLC32E' is unconnected for instance 'u_srl' [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/imports/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:32]
WARNING: [Synth 8-7023] instance 'u_srl' of module 'SRLC32E' has 6 connections declared, but only 4 given [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/imports/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:32]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_ce' (2#1) [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/imports/Artix_7_MiMas_A7/Clock_Div/Clock_Div.srcs/sources_1/imports/hdl/clk_div_ce.v:24]
INFO: [Synth 8-6157] synthesizing module 'counter' [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/imports/Artix_7_MiMas_A7/counter/counter.srcs/sources_1/new/counter.v:23]
	Parameter FREQ bound to: 100000000 - type: integer 
	Parameter C_BITS bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/imports/Artix_7_MiMas_A7/counter/counter.srcs/sources_1/new/counter.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/new/clk_div_test.v:40]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.runs/synth_1/.Xil/Vivado-34324-DESKTOP-0RQFACS/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (4#1) [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.runs/synth_1/.Xil/Vivado-34324-DESKTOP-0RQFACS/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clk_div_ce'. This will prevent further optimization [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/new/clk_div_test.v:35]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/new/clk_div_test.v:40]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_test' (5#1) [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/sources_1/new/clk_div_test.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.504 ; gain = 74.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.504 ; gain = 74.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.504 ; gain = 74.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1182.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [m:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0'
Finished Parsing XDC File [m:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_0'
Parsing XDC File [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc]
Finished Parsing XDC File [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.srcs/constrs_1/imports/MiMas/Mimasa7Mini.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_div_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_div_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1253.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1253.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1253.219 ; gain = 145.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1253.219 ; gain = 145.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ila_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1253.219 ; gain = 145.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1253.219 ; gain = 145.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1253.219 ; gain = 145.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1276.117 ; gain = 168.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1296.910 ; gain = 188.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1297.734 ; gain = 189.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1304.586 ; gain = 196.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1304.586 ; gain = 196.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1304.586 ; gain = 196.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1304.586 ; gain = 196.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1304.586 ; gain = 196.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1304.586 ; gain = 196.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |ila     |     1|
|2     |BUFG    |     1|
|3     |CARRY4  |     7|
|4     |LUT1    |     3|
|5     |LUT2    |     1|
|6     |LUT3    |     1|
|7     |LUT4    |     4|
|8     |LUT5    |     4|
|9     |SRLC32E |     1|
|10    |FDRE    |    29|
|11    |FD      |     1|
|12    |IBUF    |     1|
|13    |OBUF    |     1|
|14    |OBUFT   |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1304.586 ; gain = 196.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1304.586 ; gain = 125.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1304.586 ; gain = 196.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1312.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1322.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FD_1 => FDRE (inverted pins: C): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1322.430 ; gain = 214.500
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'M:/Patricks_Clk_Div_Testbench/Patricks_Clk_Div_Testbench.runs/synth_1/clk_div_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_div_test_utilization_synth.rpt -pb clk_div_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  8 12:28:23 2022...
