Workshop on On-chip 8x PLL design using OSU180nm PDK 

![PLL](https://user-images.githubusercontent.com/92746096/137941463-84bf7f04-ea8d-4860-8d8f-e233bffecbf9.PNG)
