

================================================================
== Vivado HLS Report for 'dct_1d2'
================================================================
* Date:           Mon Dec 14 00:22:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.351|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   34|   34|   34|   34|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |   32|   32|         5|          4|          1|     8|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      8|        -|        -|    -|
|Expression           |        -|      -|        0|      183|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        0|      -|      119|       16|    -|
|Multiplexer          |        -|      -|        -|      119|    -|
|Register             |        -|      -|      288|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      8|      407|      318|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------+------------------------------------+--------------+
    |                Instance               |               Module               |  Expression  |
    +---------------------------------------+------------------------------------+--------------+
    |dct_mac_muladd_16s_14ns_29s_29_1_1_U1  |dct_mac_muladd_16s_14ns_29s_29_1_1  | i0 + i1 * i2 |
    |dct_mac_muladd_16s_15s_14ns_29_1_1_U6  |dct_mac_muladd_16s_15s_14ns_29_1_1  | i0 * i1 + i2 |
    |dct_mac_muladd_16s_15s_29s_29_1_1_U3   |dct_mac_muladd_16s_15s_29s_29_1_1   | i0 + i1 * i2 |
    |dct_mac_muladd_16s_15s_29s_29_1_1_U7   |dct_mac_muladd_16s_15s_29s_29_1_1   | i0 + i1 * i2 |
    |dct_mac_muladd_16s_15s_29s_29_1_1_U8   |dct_mac_muladd_16s_15s_29s_29_1_1   | i0 * i1 + i2 |
    |dct_mul_mul_16s_15s_29_1_1_U2          |dct_mul_mul_16s_15s_29_1_1          |    i0 * i1   |
    |dct_mul_mul_16s_15s_29_1_1_U4          |dct_mul_mul_16s_15s_29_1_1          |    i0 * i1   |
    |dct_mul_mul_16s_15s_29_1_1_U5          |dct_mul_mul_16s_15s_29_1_1          |    i0 * i1   |
    +---------------------------------------+------------------------------------+--------------+

    * Memory: 
    +---------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory       |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dct_coeff_table_0_U  |dct_1d2_dct_coeff_table_0  |        0|  14|   2|    0|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |dct_1d2_dct_coeff_table_1  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |dct_1d2_dct_coeff_table_2  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |dct_1d2_dct_coeff_table_3  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |dct_1d2_dct_coeff_table_4  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |dct_1d2_dct_coeff_table_5  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |dct_1d2_dct_coeff_table_6  |        0|  15|   2|    0|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |dct_1d2_dct_coeff_table_7  |        0|  15|   2|    0|     8|   15|     1|          120|
    +---------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                |                           |        0| 119|  16|    0|    64|  119|     8|          952|
    +---------------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln63_3_fu_498_p2  |     +    |      0|  0|  36|          29|          29|
    |add_ln63_7_fu_520_p2  |     +    |      0|  0|  29|          29|          29|
    |add_ln63_8_fu_449_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln63_fu_524_p2    |     +    |      0|  0|  29|          29|          29|
    |k_fu_427_p2           |     +    |      0|  0|  12|           4|           1|
    |icmp_ln55_fu_421_p2   |   icmp   |      0|  0|  11|           4|           5|
    |or_ln61_1_fu_331_p2   |    or    |      0|  0|   7|           7|           2|
    |or_ln61_2_fu_346_p2   |    or    |      0|  0|   7|           7|           2|
    |or_ln61_3_fu_361_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln61_4_fu_376_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln61_5_fu_391_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln61_6_fu_406_p2   |    or    |      0|  0|   7|           7|           3|
    |or_ln61_fu_316_p2     |    or    |      0|  0|   7|           7|           1|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 183|         153|         120|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_k_0_phi_fu_284_p4  |   9|          2|    4|          8|
    |k_0_reg_280                   |   9|          2|    4|          8|
    |src_address0                  |  27|          5|    6|         30|
    |src_address1                  |  27|          5|    6|         30|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 119|         23|   22|         85|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln63_1_reg_727            |  29|   0|   29|          0|
    |add_ln63_2_reg_732            |  29|   0|   29|          0|
    |add_ln63_3_reg_742            |  29|   0|   29|          0|
    |add_ln63_5_reg_747            |  29|   0|   29|          0|
    |add_ln63_8_reg_652            |   8|   0|    8|          0|
    |ap_CS_fsm                     |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |dct_coeff_table_2_lo_reg_697  |  15|   0|   15|          0|
    |dct_coeff_table_3_lo_reg_702  |  15|   0|   15|          0|
    |dct_coeff_table_4_lo_reg_707  |  15|   0|   15|          0|
    |dct_coeff_table_5_lo_reg_712  |  15|   0|   15|          0|
    |dct_coeff_table_6_lo_reg_717  |  15|   0|   15|          0|
    |dct_coeff_table_7_lo_reg_722  |  15|   0|   15|          0|
    |icmp_ln55_reg_643             |   1|   0|    1|          0|
    |k_0_reg_280                   |   4|   0|    4|          0|
    |k_reg_647                     |   4|   0|    4|          0|
    |mul_ln61_5_reg_737            |  29|   0|   29|          0|
    |src_addr_1_reg_608            |   3|   0|    6|          3|
    |src_addr_2_reg_613            |   3|   0|    6|          3|
    |src_addr_3_reg_618            |   3|   0|    6|          3|
    |src_addr_4_reg_623            |   3|   0|    6|          3|
    |src_addr_5_reg_628            |   3|   0|    6|          3|
    |src_addr_6_reg_633            |   3|   0|    6|          3|
    |src_addr_7_reg_638            |   3|   0|    6|          3|
    |src_addr_reg_603              |   3|   0|    6|          3|
    |zext_ln61_2_reg_598           |   4|   0|    8|          4|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 288|   0|  316|         28|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_done       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    dct_1d2   | return value |
|src_address0  | out |    6|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |   16|  ap_memory |      src     |     array    |
|src_address1  | out |    6|  ap_memory |      src     |     array    |
|src_ce1       | out |    1|  ap_memory |      src     |     array    |
|src_q1        |  in |   16|  ap_memory |      src     |     array    |
|src_offset    |  in |    4|   ap_none  |  src_offset  |    scalar    |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |   16|  ap_memory |      dst     |     array    |
|dst_offset    |  in |    4|   ap_none  |  dst_offset  |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

