
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.60

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: binary_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
     1    1.08    0.01    0.07    0.07 ^ binary_count[0]$_SDFFE_PN0P_/QN (DFF_X2)
                                         _00_ (net)
                  0.01    0.00    0.07 ^ _18_/B (MUX2_X1)
     1    1.03    0.01    0.03    0.10 ^ _18_/Z (MUX2_X1)
                                         _06_ (net)
                  0.01    0.00    0.10 ^ _19_/A2 (AND2_X1)
     1    1.49    0.01    0.03    0.13 ^ _19_/ZN (AND2_X1)
                                         _01_ (net)
                  0.01    0.00    0.13 ^ binary_count[0]$_SDFFE_PN0P_/D (DFF_X2)
                                  0.13   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: binary_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[1]$_SDFFE_PN0P_/CK (DFF_X2)
     4   10.59    0.02    0.12    0.12 ^ binary_count[1]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net3 (net)
                  0.02    0.00    0.12 ^ _29_/B (HA_X1)
     2    3.35    0.03    0.06    0.18 ^ _29_/S (HA_X1)
                                         net6 (net)
                  0.03    0.00    0.18 ^ output6/A (BUF_X1)
     1    0.32    0.01    0.02    0.20 ^ output6/Z (BUF_X1)
                                         gray_out[0] (net)
                  0.01    0.00    0.20 ^ gray_out[0] (out)
                                  0.20   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: binary_count[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[0] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ binary_count[1]$_SDFFE_PN0P_/CK (DFF_X2)
     4   10.59    0.02    0.12    0.12 ^ binary_count[1]$_SDFFE_PN0P_/Q (DFF_X2)
                                         net3 (net)
                  0.02    0.00    0.12 ^ _29_/B (HA_X1)
     2    3.35    0.03    0.06    0.18 ^ _29_/S (HA_X1)
                                         net6 (net)
                  0.03    0.00    0.18 ^ output6/A (BUF_X1)
     1    0.32    0.01    0.02    0.20 ^ output6/Z (BUF_X1)
                                         gray_out[0] (net)
                  0.01    0.00    0.20 ^ gray_out[0] (out)
                                  0.20   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.60   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.16941989958286285

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8534

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
21.901853561401367

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8673

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: binary_count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ binary_count[2]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ binary_count[2]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.15 ^ _30_/CO (HA_X1)
   0.02    0.18 v _25_/ZN (NAND3_X1)
   0.04    0.22 v _26_/ZN (XNOR2_X1)
   0.03    0.25 v _27_/ZN (AND2_X1)
   0.00    0.25 v binary_count[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.25   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ binary_count[3]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.25   data arrival time
---------------------------------------------------------
           0.71   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: binary_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.07    0.07 ^ binary_count[0]$_SDFFE_PN0P_/QN (DFF_X2)
   0.03    0.10 ^ _18_/Z (MUX2_X1)
   0.03    0.13 ^ _19_/ZN (AND2_X1)
   0.00    0.13 ^ binary_count[0]$_SDFFE_PN0P_/D (DFF_X2)
           0.13   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ binary_count[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.13   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.1998

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.6002

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
300.400400

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.93e-05   2.14e-06   4.12e-07   3.19e-05  74.6%
Combinational          7.41e-06   2.73e-06   7.15e-07   1.09e-05  25.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.68e-05   4.87e-06   1.13e-06   4.28e-05 100.0%
                          86.0%      11.4%       2.6%
