Copyright 2020 Marco Merlini. This file is part of the fpga-bpf project,
whose license information can be found at 
https://github.com/UofT-HPRC/fpga-bpf/blob/master/LICENSE

packet_filter_regs.sv is generated by AirHDL, an excellent web-based tool for 
adding AXILite to a Verilog core.

regstrb2mem is a very ugly little Verilog file I wrote to convert the 
register+strobe outputs of the AirHDL code to the code memory interface in the 
filter
