#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000020734840c40 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v00000207349157b0_0 .net "PC", 31 0, v000002073490a420_0;  1 drivers
v0000020734914270_0 .var "clk", 0 0;
v0000020734914a90_0 .net "clkout", 0 0, L_00000207348363d0;  1 drivers
v0000020734915490_0 .net "cycles_consumed", 31 0, v000002073490e120_0;  1 drivers
v0000020734913f50_0 .net "regs0", 31 0, L_0000020734835fe0;  1 drivers
v00000207349158f0_0 .net "regs1", 31 0, L_00000207348368a0;  1 drivers
v0000020734915c10_0 .net "regs2", 31 0, L_00000207348361a0;  1 drivers
v00000207349141d0_0 .net "regs3", 31 0, L_0000020734836210;  1 drivers
v00000207349143b0_0 .net "regs4", 31 0, L_0000020734835db0;  1 drivers
v0000020734914450_0 .net "regs5", 31 0, L_0000020734835e90;  1 drivers
v0000020734914f90_0 .var "rst", 0 0;
S_0000020734843d00 .scope module, "cpu" "processor" 2 33, 3 4 0, S_0000020734840c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000020734843e90 .param/l "RType" 0 4 2, C4<000000>;
P_0000020734843ec8 .param/l "add" 0 4 5, C4<100000>;
P_0000020734843f00 .param/l "addi" 0 4 8, C4<001000>;
P_0000020734843f38 .param/l "addu" 0 4 5, C4<100001>;
P_0000020734843f70 .param/l "and_" 0 4 5, C4<100100>;
P_0000020734843fa8 .param/l "andi" 0 4 8, C4<001100>;
P_0000020734843fe0 .param/l "beq" 0 4 10, C4<000100>;
P_0000020734844018 .param/l "bne" 0 4 10, C4<000101>;
P_0000020734844050 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000020734844088 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000207348440c0 .param/l "j" 0 4 12, C4<000010>;
P_00000207348440f8 .param/l "jal" 0 4 12, C4<000011>;
P_0000020734844130 .param/l "jr" 0 4 6, C4<001000>;
P_0000020734844168 .param/l "lw" 0 4 8, C4<100011>;
P_00000207348441a0 .param/l "nor_" 0 4 5, C4<100111>;
P_00000207348441d8 .param/l "or_" 0 4 5, C4<100101>;
P_0000020734844210 .param/l "ori" 0 4 8, C4<001101>;
P_0000020734844248 .param/l "sgt" 0 4 6, C4<101011>;
P_0000020734844280 .param/l "sll" 0 4 6, C4<000000>;
P_00000207348442b8 .param/l "slt" 0 4 5, C4<101010>;
P_00000207348442f0 .param/l "slti" 0 4 8, C4<101010>;
P_0000020734844328 .param/l "srl" 0 4 6, C4<000010>;
P_0000020734844360 .param/l "sub" 0 4 5, C4<100010>;
P_0000020734844398 .param/l "subu" 0 4 5, C4<100011>;
P_00000207348443d0 .param/l "sw" 0 4 8, C4<101011>;
P_0000020734844408 .param/l "xor_" 0 4 5, C4<100110>;
P_0000020734844440 .param/l "xori" 0 4 8, C4<001110>;
L_0000020734835e20 .functor NOT 1, v0000020734914f90_0, C4<0>, C4<0>, C4<0>;
L_0000020734836980 .functor NOT 1, v0000020734914f90_0, C4<0>, C4<0>, C4<0>;
L_0000020734836830 .functor NOT 1, v0000020734914f90_0, C4<0>, C4<0>, C4<0>;
L_0000020734836750 .functor NOT 1, v0000020734914f90_0, C4<0>, C4<0>, C4<0>;
L_0000020734836670 .functor NOT 1, v0000020734914f90_0, C4<0>, C4<0>, C4<0>;
L_00000207348369f0 .functor NOT 1, v0000020734914f90_0, C4<0>, C4<0>, C4<0>;
L_00000207348360c0 .functor NOT 1, v0000020734914f90_0, C4<0>, C4<0>, C4<0>;
L_0000020734835c60 .functor NOT 1, v0000020734914f90_0, C4<0>, C4<0>, C4<0>;
L_00000207348363d0 .functor OR 1, v0000020734914270_0, v000002073482ca80_0, C4<0>, C4<0>;
L_00000207348364b0 .functor OR 1, L_0000020734915210, L_0000020734915a30, C4<0>, C4<0>;
L_0000020734836130 .functor AND 1, L_000002073496ee80, L_000002073496e7a0, C4<1>, C4<1>;
L_0000020734836a60 .functor NOT 1, v0000020734914f90_0, C4<0>, C4<0>, C4<0>;
L_00000207348366e0 .functor OR 1, L_000002073496e020, L_000002073496dee0, C4<0>, C4<0>;
L_00000207348362f0 .functor OR 1, L_00000207348366e0, L_000002073496ec00, C4<0>, C4<0>;
L_0000020734835f00 .functor OR 1, L_000002073496f2e0, L_000002073496f380, C4<0>, C4<0>;
L_0000020734836520 .functor AND 1, L_000002073496ed40, L_0000020734835f00, C4<1>, C4<1>;
L_0000020734836440 .functor OR 1, L_000002073496ef20, L_000002073496f6a0, C4<0>, C4<0>;
L_00000207348367c0 .functor AND 1, L_000002073496ede0, L_0000020734836440, C4<1>, C4<1>;
L_00000207347f7d60 .functor NOT 1, L_00000207348363d0, C4<0>, C4<0>, C4<0>;
v0000020734909ca0_0 .net "ALUOp", 3 0, v000002073482c8a0_0;  1 drivers
v0000020734909d40_0 .net "ALUResult", 31 0, v00000207349072a0_0;  1 drivers
v000002073490ae20_0 .net "ALUSrc", 0 0, v000002073482be00_0;  1 drivers
v000002073490a2e0_0 .net "ALUin2", 31 0, L_000002073496fa60;  1 drivers
v000002073490b140_0 .net "MemReadEn", 0 0, v000002073482c620_0;  1 drivers
v000002073490a740_0 .net "MemWriteEn", 0 0, v000002073482c120_0;  1 drivers
v000002073490b460_0 .net "MemtoReg", 0 0, v000002073482d700_0;  1 drivers
v000002073490b3c0_0 .net "PC", 31 0, v000002073490a420_0;  alias, 1 drivers
v000002073490a880_0 .net "PCPlus1", 31 0, L_0000020734915030;  1 drivers
v000002073490b320_0 .net "PCsrc", 1 0, v0000020734907340_0;  1 drivers
v000002073490a6a0_0 .net "RegDst", 0 0, v000002073482d7a0_0;  1 drivers
v000002073490a060_0 .net "RegWriteEn", 0 0, v000002073482bfe0_0;  1 drivers
v000002073490a1a0_0 .net "WriteRegister", 4 0, L_000002073496e8e0;  1 drivers
v0000020734909de0_0 .net *"_ivl_0", 0 0, L_0000020734835e20;  1 drivers
L_0000020734915ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002073490a920_0 .net/2u *"_ivl_10", 4 0, L_0000020734915ec0;  1 drivers
L_00000207349162b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490a9c0_0 .net *"_ivl_101", 15 0, L_00000207349162b0;  1 drivers
v0000020734909e80_0 .net *"_ivl_102", 31 0, L_000002073496f560;  1 drivers
L_00000207349162f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020734909fc0_0 .net *"_ivl_105", 25 0, L_00000207349162f8;  1 drivers
L_0000020734916340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490aec0_0 .net/2u *"_ivl_106", 31 0, L_0000020734916340;  1 drivers
v0000020734909980_0 .net *"_ivl_108", 0 0, L_000002073496ee80;  1 drivers
L_0000020734916388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000020734909b60_0 .net/2u *"_ivl_110", 5 0, L_0000020734916388;  1 drivers
v000002073490a600_0 .net *"_ivl_112", 0 0, L_000002073496e7a0;  1 drivers
v00000207349098e0_0 .net *"_ivl_115", 0 0, L_0000020734836130;  1 drivers
v000002073490b0a0_0 .net *"_ivl_116", 47 0, L_000002073496eb60;  1 drivers
L_00000207349163d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490a100_0 .net *"_ivl_119", 15 0, L_00000207349163d0;  1 drivers
L_0000020734915f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020734909c00_0 .net/2u *"_ivl_12", 5 0, L_0000020734915f08;  1 drivers
v000002073490a4c0_0 .net *"_ivl_120", 47 0, L_000002073496f920;  1 drivers
L_0000020734916418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490aa60_0 .net *"_ivl_123", 15 0, L_0000020734916418;  1 drivers
v000002073490a240_0 .net *"_ivl_125", 0 0, L_000002073496fce0;  1 drivers
v000002073490a380_0 .net *"_ivl_126", 31 0, L_000002073496e0c0;  1 drivers
v000002073490a560_0 .net *"_ivl_128", 47 0, L_000002073496fc40;  1 drivers
v000002073490a7e0_0 .net *"_ivl_130", 47 0, L_000002073496e840;  1 drivers
v000002073490aba0_0 .net *"_ivl_132", 47 0, L_000002073496f880;  1 drivers
v0000020734909a20_0 .net *"_ivl_134", 47 0, L_000002073496e160;  1 drivers
L_0000020734916460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002073490ab00_0 .net/2u *"_ivl_138", 1 0, L_0000020734916460;  1 drivers
v0000020734909ac0_0 .net *"_ivl_14", 0 0, L_0000020734915ad0;  1 drivers
v000002073490b1e0_0 .net *"_ivl_140", 0 0, L_000002073496e660;  1 drivers
L_00000207349164a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002073490b280_0 .net/2u *"_ivl_142", 1 0, L_00000207349164a8;  1 drivers
v000002073490ac40_0 .net *"_ivl_144", 0 0, L_000002073496f9c0;  1 drivers
L_00000207349164f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002073490ad80_0 .net/2u *"_ivl_146", 1 0, L_00000207349164f0;  1 drivers
v000002073490af60_0 .net *"_ivl_148", 0 0, L_000002073496fba0;  1 drivers
L_0000020734916538 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002073490b500_0 .net/2u *"_ivl_150", 31 0, L_0000020734916538;  1 drivers
L_0000020734916580 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002073490bcb0_0 .net/2u *"_ivl_152", 31 0, L_0000020734916580;  1 drivers
v000002073490d330_0 .net *"_ivl_154", 31 0, L_000002073496e480;  1 drivers
v000002073490ced0_0 .net *"_ivl_156", 31 0, L_000002073496e520;  1 drivers
L_0000020734915f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002073490c9d0_0 .net/2u *"_ivl_16", 4 0, L_0000020734915f50;  1 drivers
v000002073490b7b0_0 .net *"_ivl_160", 0 0, L_0000020734836a60;  1 drivers
L_0000020734916610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490cd90_0 .net/2u *"_ivl_162", 31 0, L_0000020734916610;  1 drivers
L_00000207349166e8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002073490b990_0 .net/2u *"_ivl_166", 5 0, L_00000207349166e8;  1 drivers
v000002073490d010_0 .net *"_ivl_168", 0 0, L_000002073496e020;  1 drivers
L_0000020734916730 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002073490ccf0_0 .net/2u *"_ivl_170", 5 0, L_0000020734916730;  1 drivers
v000002073490c7f0_0 .net *"_ivl_172", 0 0, L_000002073496dee0;  1 drivers
v000002073490ce30_0 .net *"_ivl_175", 0 0, L_00000207348366e0;  1 drivers
L_0000020734916778 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002073490bd50_0 .net/2u *"_ivl_176", 5 0, L_0000020734916778;  1 drivers
v000002073490bdf0_0 .net *"_ivl_178", 0 0, L_000002073496ec00;  1 drivers
v000002073490be90_0 .net *"_ivl_181", 0 0, L_00000207348362f0;  1 drivers
L_00000207349167c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490c430_0 .net/2u *"_ivl_182", 15 0, L_00000207349167c0;  1 drivers
v000002073490d150_0 .net *"_ivl_184", 31 0, L_000002073496efc0;  1 drivers
v000002073490cc50_0 .net *"_ivl_187", 0 0, L_000002073496f600;  1 drivers
v000002073490bb70_0 .net *"_ivl_188", 15 0, L_000002073496f100;  1 drivers
v000002073490c610_0 .net *"_ivl_19", 4 0, L_00000207349149f0;  1 drivers
v000002073490bc10_0 .net *"_ivl_190", 31 0, L_000002073496df80;  1 drivers
v000002073490ca70_0 .net *"_ivl_194", 31 0, L_000002073496f1a0;  1 drivers
L_0000020734916808 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490bf30_0 .net *"_ivl_197", 25 0, L_0000020734916808;  1 drivers
L_0000020734916850 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490c6b0_0 .net/2u *"_ivl_198", 31 0, L_0000020734916850;  1 drivers
L_0000020734915e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002073490d0b0_0 .net/2u *"_ivl_2", 5 0, L_0000020734915e78;  1 drivers
v000002073490cb10_0 .net *"_ivl_20", 4 0, L_00000207349146d0;  1 drivers
v000002073490cf70_0 .net *"_ivl_200", 0 0, L_000002073496ed40;  1 drivers
L_0000020734916898 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002073490d1f0_0 .net/2u *"_ivl_202", 5 0, L_0000020734916898;  1 drivers
v000002073490cbb0_0 .net *"_ivl_204", 0 0, L_000002073496f2e0;  1 drivers
L_00000207349168e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002073490bad0_0 .net/2u *"_ivl_206", 5 0, L_00000207349168e0;  1 drivers
v000002073490c750_0 .net *"_ivl_208", 0 0, L_000002073496f380;  1 drivers
v000002073490c390_0 .net *"_ivl_211", 0 0, L_0000020734835f00;  1 drivers
v000002073490ba30_0 .net *"_ivl_213", 0 0, L_0000020734836520;  1 drivers
L_0000020734916928 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002073490c2f0_0 .net/2u *"_ivl_214", 5 0, L_0000020734916928;  1 drivers
v000002073490d290_0 .net *"_ivl_216", 0 0, L_000002073496f420;  1 drivers
L_0000020734916970 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002073490c890_0 .net/2u *"_ivl_218", 31 0, L_0000020734916970;  1 drivers
v000002073490d3d0_0 .net *"_ivl_220", 31 0, L_000002073496f4c0;  1 drivers
v000002073490d470_0 .net *"_ivl_224", 31 0, L_000002073496e2a0;  1 drivers
L_00000207349169b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490bfd0_0 .net *"_ivl_227", 25 0, L_00000207349169b8;  1 drivers
L_0000020734916a00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490d510_0 .net/2u *"_ivl_228", 31 0, L_0000020734916a00;  1 drivers
v000002073490b670_0 .net *"_ivl_230", 0 0, L_000002073496ede0;  1 drivers
L_0000020734916a48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002073490c4d0_0 .net/2u *"_ivl_232", 5 0, L_0000020734916a48;  1 drivers
v000002073490b850_0 .net *"_ivl_234", 0 0, L_000002073496ef20;  1 drivers
L_0000020734916a90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002073490b710_0 .net/2u *"_ivl_236", 5 0, L_0000020734916a90;  1 drivers
v000002073490b8f0_0 .net *"_ivl_238", 0 0, L_000002073496f6a0;  1 drivers
v000002073490c930_0 .net *"_ivl_24", 0 0, L_0000020734836830;  1 drivers
v000002073490c070_0 .net *"_ivl_241", 0 0, L_0000020734836440;  1 drivers
v000002073490c1b0_0 .net *"_ivl_243", 0 0, L_00000207348367c0;  1 drivers
L_0000020734916ad8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002073490c110_0 .net/2u *"_ivl_244", 5 0, L_0000020734916ad8;  1 drivers
v000002073490c250_0 .net *"_ivl_246", 0 0, L_000002073496f7e0;  1 drivers
v000002073490c570_0 .net *"_ivl_248", 31 0, L_0000020734973740;  1 drivers
L_0000020734915f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002073490db80_0 .net/2u *"_ivl_26", 4 0, L_0000020734915f98;  1 drivers
v000002073490e3a0_0 .net *"_ivl_29", 4 0, L_0000020734914810;  1 drivers
v000002073490e580_0 .net *"_ivl_32", 0 0, L_0000020734836750;  1 drivers
L_0000020734915fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002073490dcc0_0 .net/2u *"_ivl_34", 4 0, L_0000020734915fe0;  1 drivers
v000002073490eb20_0 .net *"_ivl_37", 4 0, L_00000207349155d0;  1 drivers
v000002073490e800_0 .net *"_ivl_40", 0 0, L_0000020734836670;  1 drivers
L_0000020734916028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490dea0_0 .net/2u *"_ivl_42", 15 0, L_0000020734916028;  1 drivers
v000002073490ed00_0 .net *"_ivl_45", 15 0, L_0000020734914950;  1 drivers
v000002073490d860_0 .net *"_ivl_48", 0 0, L_00000207348369f0;  1 drivers
v000002073490dd60_0 .net *"_ivl_5", 5 0, L_0000020734914590;  1 drivers
L_0000020734916070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490f020_0 .net/2u *"_ivl_50", 36 0, L_0000020734916070;  1 drivers
L_00000207349160b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490e760_0 .net/2u *"_ivl_52", 31 0, L_00000207349160b8;  1 drivers
v000002073490ee40_0 .net *"_ivl_55", 4 0, L_0000020734915cb0;  1 drivers
v000002073490dc20_0 .net *"_ivl_56", 36 0, L_0000020734913eb0;  1 drivers
v000002073490de00_0 .net *"_ivl_58", 36 0, L_0000020734914d10;  1 drivers
v000002073490e440_0 .net *"_ivl_62", 0 0, L_00000207348360c0;  1 drivers
L_0000020734916100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002073490e4e0_0 .net/2u *"_ivl_64", 5 0, L_0000020734916100;  1 drivers
v000002073490e6c0_0 .net *"_ivl_67", 5 0, L_0000020734914c70;  1 drivers
v000002073490dae0_0 .net *"_ivl_70", 0 0, L_0000020734835c60;  1 drivers
L_0000020734916148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490e620_0 .net/2u *"_ivl_72", 57 0, L_0000020734916148;  1 drivers
L_0000020734916190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002073490e260_0 .net/2u *"_ivl_74", 31 0, L_0000020734916190;  1 drivers
v000002073490e8a0_0 .net *"_ivl_77", 25 0, L_0000020734915850;  1 drivers
v000002073490ebc0_0 .net *"_ivl_78", 57 0, L_0000020734915990;  1 drivers
v000002073490df40_0 .net *"_ivl_8", 0 0, L_0000020734836980;  1 drivers
v000002073490dfe0_0 .net *"_ivl_80", 57 0, L_0000020734914db0;  1 drivers
L_00000207349161d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002073490d900_0 .net/2u *"_ivl_84", 31 0, L_00000207349161d8;  1 drivers
L_0000020734916220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002073490e940_0 .net/2u *"_ivl_88", 5 0, L_0000020734916220;  1 drivers
v000002073490d9a0_0 .net *"_ivl_90", 0 0, L_0000020734915210;  1 drivers
L_0000020734916268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002073490f520_0 .net/2u *"_ivl_92", 5 0, L_0000020734916268;  1 drivers
v000002073490e300_0 .net *"_ivl_94", 0 0, L_0000020734915a30;  1 drivers
v000002073490e9e0_0 .net *"_ivl_97", 0 0, L_00000207348364b0;  1 drivers
v000002073490e080_0 .net *"_ivl_98", 47 0, L_000002073496e5c0;  1 drivers
v000002073490ea80_0 .net "adderResult", 31 0, L_000002073496e200;  1 drivers
v000002073490f0c0_0 .net "address", 31 0, L_0000020734914e50;  1 drivers
v000002073490ec60_0 .net "clk", 0 0, L_00000207348363d0;  alias, 1 drivers
v000002073490e120_0 .var "cycles_consumed", 31 0;
o00000207348c1888 .functor BUFZ 1, C4<z>; HiZ drive
v000002073490e1c0_0 .net "excep_flag", 0 0, o00000207348c1888;  0 drivers
v000002073490eda0_0 .net "extImm", 31 0, L_000002073496eca0;  1 drivers
v000002073490da40_0 .net "funct", 5 0, L_00000207349150d0;  1 drivers
v000002073490eee0_0 .net "hlt", 0 0, v000002073482ca80_0;  1 drivers
v000002073490ef80_0 .net "imm", 15 0, L_0000020734915670;  1 drivers
v000002073490f160_0 .net "immediate", 31 0, L_000002073496fd80;  1 drivers
v000002073490f480_0 .net "input_clk", 0 0, v0000020734914270_0;  1 drivers
v000002073490d680_0 .net "instruction", 31 0, L_000002073496f060;  1 drivers
v000002073490f200_0 .net "memoryReadData", 31 0, v0000020734909840_0;  1 drivers
v000002073490f2a0_0 .net "nextPC", 31 0, L_000002073496e340;  1 drivers
v000002073490d720_0 .net "opcode", 5 0, L_0000020734914630;  1 drivers
v000002073490f340_0 .net "rd", 4 0, L_0000020734914770;  1 drivers
v000002073490f3e0_0 .net "readData1", 31 0, L_0000020734835cd0;  1 drivers
v000002073490d7c0_0 .net "readData1_w", 31 0, L_0000020734972ca0;  1 drivers
v0000020734914ef0_0 .net "readData2", 31 0, L_0000020734836590;  1 drivers
v0000020734914090_0 .net "regs0", 31 0, L_0000020734835fe0;  alias, 1 drivers
v00000207349144f0_0 .net "regs1", 31 0, L_00000207348368a0;  alias, 1 drivers
v0000020734915b70_0 .net "regs2", 31 0, L_00000207348361a0;  alias, 1 drivers
v0000020734914310_0 .net "regs3", 31 0, L_0000020734836210;  alias, 1 drivers
v00000207349153f0_0 .net "regs4", 31 0, L_0000020734835db0;  alias, 1 drivers
v00000207349148b0_0 .net "regs5", 31 0, L_0000020734835e90;  alias, 1 drivers
v0000020734915d50_0 .net "rs", 4 0, L_0000020734914bd0;  1 drivers
v0000020734914b30_0 .net "rst", 0 0, v0000020734914f90_0;  1 drivers
v0000020734915170_0 .net "rt", 4 0, L_00000207349152b0;  1 drivers
v0000020734915530_0 .net "shamt", 31 0, L_0000020734913ff0;  1 drivers
v0000020734915350_0 .net "wire_instruction", 31 0, L_0000020734836360;  1 drivers
v0000020734914130_0 .net "writeData", 31 0, L_0000020734973600;  1 drivers
v0000020734915710_0 .net "zero", 0 0, L_0000020734972700;  1 drivers
L_0000020734914590 .part L_000002073496f060, 26, 6;
L_0000020734914630 .functor MUXZ 6, L_0000020734914590, L_0000020734915e78, L_0000020734835e20, C4<>;
L_0000020734915ad0 .cmp/eq 6, L_0000020734914630, L_0000020734915f08;
L_00000207349149f0 .part L_000002073496f060, 11, 5;
L_00000207349146d0 .functor MUXZ 5, L_00000207349149f0, L_0000020734915f50, L_0000020734915ad0, C4<>;
L_0000020734914770 .functor MUXZ 5, L_00000207349146d0, L_0000020734915ec0, L_0000020734836980, C4<>;
L_0000020734914810 .part L_000002073496f060, 21, 5;
L_0000020734914bd0 .functor MUXZ 5, L_0000020734914810, L_0000020734915f98, L_0000020734836830, C4<>;
L_00000207349155d0 .part L_000002073496f060, 16, 5;
L_00000207349152b0 .functor MUXZ 5, L_00000207349155d0, L_0000020734915fe0, L_0000020734836750, C4<>;
L_0000020734914950 .part L_000002073496f060, 0, 16;
L_0000020734915670 .functor MUXZ 16, L_0000020734914950, L_0000020734916028, L_0000020734836670, C4<>;
L_0000020734915cb0 .part L_000002073496f060, 6, 5;
L_0000020734913eb0 .concat [ 5 32 0 0], L_0000020734915cb0, L_00000207349160b8;
L_0000020734914d10 .functor MUXZ 37, L_0000020734913eb0, L_0000020734916070, L_00000207348369f0, C4<>;
L_0000020734913ff0 .part L_0000020734914d10, 0, 32;
L_0000020734914c70 .part L_000002073496f060, 0, 6;
L_00000207349150d0 .functor MUXZ 6, L_0000020734914c70, L_0000020734916100, L_00000207348360c0, C4<>;
L_0000020734915850 .part L_000002073496f060, 0, 26;
L_0000020734915990 .concat [ 26 32 0 0], L_0000020734915850, L_0000020734916190;
L_0000020734914db0 .functor MUXZ 58, L_0000020734915990, L_0000020734916148, L_0000020734835c60, C4<>;
L_0000020734914e50 .part L_0000020734914db0, 0, 32;
L_0000020734915030 .arith/sum 32, v000002073490a420_0, L_00000207349161d8;
L_0000020734915210 .cmp/eq 6, L_0000020734914630, L_0000020734916220;
L_0000020734915a30 .cmp/eq 6, L_0000020734914630, L_0000020734916268;
L_000002073496e5c0 .concat [ 32 16 0 0], L_0000020734914e50, L_00000207349162b0;
L_000002073496f560 .concat [ 6 26 0 0], L_0000020734914630, L_00000207349162f8;
L_000002073496ee80 .cmp/eq 32, L_000002073496f560, L_0000020734916340;
L_000002073496e7a0 .cmp/eq 6, L_00000207349150d0, L_0000020734916388;
L_000002073496eb60 .concat [ 32 16 0 0], L_0000020734835cd0, L_00000207349163d0;
L_000002073496f920 .concat [ 32 16 0 0], v000002073490a420_0, L_0000020734916418;
L_000002073496fce0 .part L_0000020734915670, 15, 1;
LS_000002073496e0c0_0_0 .concat [ 1 1 1 1], L_000002073496fce0, L_000002073496fce0, L_000002073496fce0, L_000002073496fce0;
LS_000002073496e0c0_0_4 .concat [ 1 1 1 1], L_000002073496fce0, L_000002073496fce0, L_000002073496fce0, L_000002073496fce0;
LS_000002073496e0c0_0_8 .concat [ 1 1 1 1], L_000002073496fce0, L_000002073496fce0, L_000002073496fce0, L_000002073496fce0;
LS_000002073496e0c0_0_12 .concat [ 1 1 1 1], L_000002073496fce0, L_000002073496fce0, L_000002073496fce0, L_000002073496fce0;
LS_000002073496e0c0_0_16 .concat [ 1 1 1 1], L_000002073496fce0, L_000002073496fce0, L_000002073496fce0, L_000002073496fce0;
LS_000002073496e0c0_0_20 .concat [ 1 1 1 1], L_000002073496fce0, L_000002073496fce0, L_000002073496fce0, L_000002073496fce0;
LS_000002073496e0c0_0_24 .concat [ 1 1 1 1], L_000002073496fce0, L_000002073496fce0, L_000002073496fce0, L_000002073496fce0;
LS_000002073496e0c0_0_28 .concat [ 1 1 1 1], L_000002073496fce0, L_000002073496fce0, L_000002073496fce0, L_000002073496fce0;
LS_000002073496e0c0_1_0 .concat [ 4 4 4 4], LS_000002073496e0c0_0_0, LS_000002073496e0c0_0_4, LS_000002073496e0c0_0_8, LS_000002073496e0c0_0_12;
LS_000002073496e0c0_1_4 .concat [ 4 4 4 4], LS_000002073496e0c0_0_16, LS_000002073496e0c0_0_20, LS_000002073496e0c0_0_24, LS_000002073496e0c0_0_28;
L_000002073496e0c0 .concat [ 16 16 0 0], LS_000002073496e0c0_1_0, LS_000002073496e0c0_1_4;
L_000002073496fc40 .concat [ 16 32 0 0], L_0000020734915670, L_000002073496e0c0;
L_000002073496e840 .arith/sum 48, L_000002073496f920, L_000002073496fc40;
L_000002073496f880 .functor MUXZ 48, L_000002073496e840, L_000002073496eb60, L_0000020734836130, C4<>;
L_000002073496e160 .functor MUXZ 48, L_000002073496f880, L_000002073496e5c0, L_00000207348364b0, C4<>;
L_000002073496e200 .part L_000002073496e160, 0, 32;
L_000002073496e660 .cmp/eq 2, v0000020734907340_0, L_0000020734916460;
L_000002073496f9c0 .cmp/eq 2, v0000020734907340_0, L_00000207349164a8;
L_000002073496fba0 .cmp/eq 2, v0000020734907340_0, L_00000207349164f0;
L_000002073496e480 .functor MUXZ 32, L_0000020734916580, L_0000020734916538, L_000002073496fba0, C4<>;
L_000002073496e520 .functor MUXZ 32, L_000002073496e480, L_000002073496e200, L_000002073496f9c0, C4<>;
L_000002073496e340 .functor MUXZ 32, L_000002073496e520, L_0000020734915030, L_000002073496e660, C4<>;
L_000002073496f060 .functor MUXZ 32, L_0000020734836360, L_0000020734916610, L_0000020734836a60, C4<>;
L_000002073496e020 .cmp/eq 6, L_0000020734914630, L_00000207349166e8;
L_000002073496dee0 .cmp/eq 6, L_0000020734914630, L_0000020734916730;
L_000002073496ec00 .cmp/eq 6, L_0000020734914630, L_0000020734916778;
L_000002073496efc0 .concat [ 16 16 0 0], L_0000020734915670, L_00000207349167c0;
L_000002073496f600 .part L_0000020734915670, 15, 1;
LS_000002073496f100_0_0 .concat [ 1 1 1 1], L_000002073496f600, L_000002073496f600, L_000002073496f600, L_000002073496f600;
LS_000002073496f100_0_4 .concat [ 1 1 1 1], L_000002073496f600, L_000002073496f600, L_000002073496f600, L_000002073496f600;
LS_000002073496f100_0_8 .concat [ 1 1 1 1], L_000002073496f600, L_000002073496f600, L_000002073496f600, L_000002073496f600;
LS_000002073496f100_0_12 .concat [ 1 1 1 1], L_000002073496f600, L_000002073496f600, L_000002073496f600, L_000002073496f600;
L_000002073496f100 .concat [ 4 4 4 4], LS_000002073496f100_0_0, LS_000002073496f100_0_4, LS_000002073496f100_0_8, LS_000002073496f100_0_12;
L_000002073496df80 .concat [ 16 16 0 0], L_0000020734915670, L_000002073496f100;
L_000002073496eca0 .functor MUXZ 32, L_000002073496df80, L_000002073496efc0, L_00000207348362f0, C4<>;
L_000002073496f1a0 .concat [ 6 26 0 0], L_0000020734914630, L_0000020734916808;
L_000002073496ed40 .cmp/eq 32, L_000002073496f1a0, L_0000020734916850;
L_000002073496f2e0 .cmp/eq 6, L_00000207349150d0, L_0000020734916898;
L_000002073496f380 .cmp/eq 6, L_00000207349150d0, L_00000207349168e0;
L_000002073496f420 .cmp/eq 6, L_0000020734914630, L_0000020734916928;
L_000002073496f4c0 .functor MUXZ 32, L_000002073496eca0, L_0000020734916970, L_000002073496f420, C4<>;
L_000002073496fd80 .functor MUXZ 32, L_000002073496f4c0, L_0000020734913ff0, L_0000020734836520, C4<>;
L_000002073496e2a0 .concat [ 6 26 0 0], L_0000020734914630, L_00000207349169b8;
L_000002073496ede0 .cmp/eq 32, L_000002073496e2a0, L_0000020734916a00;
L_000002073496ef20 .cmp/eq 6, L_00000207349150d0, L_0000020734916a48;
L_000002073496f6a0 .cmp/eq 6, L_00000207349150d0, L_0000020734916a90;
L_000002073496f7e0 .cmp/eq 6, L_0000020734914630, L_0000020734916ad8;
L_0000020734973740 .functor MUXZ 32, L_0000020734835cd0, v000002073490a420_0, L_000002073496f7e0, C4<>;
L_0000020734972ca0 .functor MUXZ 32, L_0000020734973740, L_0000020734836590, L_00000207348367c0, C4<>;
S_00000207347c1bd0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000020734843d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000207348384f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020734836280 .functor NOT 1, v000002073482be00_0, C4<0>, C4<0>, C4<0>;
v000002073482cbc0_0 .net *"_ivl_0", 0 0, L_0000020734836280;  1 drivers
v000002073482c260_0 .net "in1", 31 0, L_0000020734836590;  alias, 1 drivers
v000002073482c300_0 .net "in2", 31 0, L_000002073496fd80;  alias, 1 drivers
v000002073482ce40_0 .net "out", 31 0, L_000002073496fa60;  alias, 1 drivers
v000002073482bd60_0 .net "s", 0 0, v000002073482be00_0;  alias, 1 drivers
L_000002073496fa60 .functor MUXZ 32, L_000002073496fd80, L_0000020734836590, L_0000020734836280, C4<>;
S_00000207347c1d60 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000020734843d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002073485e500 .param/l "RType" 0 4 2, C4<000000>;
P_000002073485e538 .param/l "add" 0 4 5, C4<100000>;
P_000002073485e570 .param/l "addi" 0 4 8, C4<001000>;
P_000002073485e5a8 .param/l "addu" 0 4 5, C4<100001>;
P_000002073485e5e0 .param/l "and_" 0 4 5, C4<100100>;
P_000002073485e618 .param/l "andi" 0 4 8, C4<001100>;
P_000002073485e650 .param/l "beq" 0 4 10, C4<000100>;
P_000002073485e688 .param/l "bne" 0 4 10, C4<000101>;
P_000002073485e6c0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002073485e6f8 .param/l "j" 0 4 12, C4<000010>;
P_000002073485e730 .param/l "jal" 0 4 12, C4<000011>;
P_000002073485e768 .param/l "jr" 0 4 6, C4<001000>;
P_000002073485e7a0 .param/l "lw" 0 4 8, C4<100011>;
P_000002073485e7d8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002073485e810 .param/l "or_" 0 4 5, C4<100101>;
P_000002073485e848 .param/l "ori" 0 4 8, C4<001101>;
P_000002073485e880 .param/l "sgt" 0 4 6, C4<101011>;
P_000002073485e8b8 .param/l "sll" 0 4 6, C4<000000>;
P_000002073485e8f0 .param/l "slt" 0 4 5, C4<101010>;
P_000002073485e928 .param/l "slti" 0 4 8, C4<101010>;
P_000002073485e960 .param/l "srl" 0 4 6, C4<000010>;
P_000002073485e998 .param/l "sub" 0 4 5, C4<100010>;
P_000002073485e9d0 .param/l "subu" 0 4 5, C4<100011>;
P_000002073485ea08 .param/l "sw" 0 4 8, C4<101011>;
P_000002073485ea40 .param/l "xor_" 0 4 5, C4<100110>;
P_000002073485ea78 .param/l "xori" 0 4 8, C4<001110>;
v000002073482c8a0_0 .var "ALUOp", 3 0;
v000002073482be00_0 .var "ALUSrc", 0 0;
v000002073482c620_0 .var "MemReadEn", 0 0;
v000002073482c120_0 .var "MemWriteEn", 0 0;
v000002073482d700_0 .var "MemtoReg", 0 0;
v000002073482d7a0_0 .var "RegDst", 0 0;
v000002073482bfe0_0 .var "RegWriteEn", 0 0;
v000002073482c800_0 .net "funct", 5 0, L_00000207349150d0;  alias, 1 drivers
v000002073482ca80_0 .var "hlt", 0 0;
v000002073482d480_0 .net "opcode", 5 0, L_0000020734914630;  alias, 1 drivers
v000002073482cc60_0 .net "rst", 0 0, v0000020734914f90_0;  alias, 1 drivers
E_00000207348380f0 .event anyedge, v000002073482cc60_0, v000002073482d480_0, v000002073482c800_0;
S_00000207347db3a0 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_0000020734843d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000207348389b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000020734836360 .functor BUFZ 32, L_000002073496eac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002073482cda0_0 .net "Data_Out", 31 0, L_0000020734836360;  alias, 1 drivers
v000002073482d020 .array "InstMem", 0 1023, 31 0;
v000002073482d660_0 .net *"_ivl_0", 31 0, L_000002073496eac0;  1 drivers
v000002073482d0c0_0 .net *"_ivl_3", 9 0, L_000002073496f740;  1 drivers
v000002073482d160_0 .net *"_ivl_4", 11 0, L_000002073496f240;  1 drivers
L_00000207349165c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002073482d200_0 .net *"_ivl_7", 1 0, L_00000207349165c8;  1 drivers
v000002073482d2a0_0 .net "addr", 31 0, v000002073490a420_0;  alias, 1 drivers
v00000207348093a0_0 .var/i "i", 31 0;
L_000002073496eac0 .array/port v000002073482d020, L_000002073496f240;
L_000002073496f740 .part v000002073490a420_0, 0, 10;
L_000002073496f240 .concat [ 10 2 0 0], L_000002073496f740, L_00000207349165c8;
S_00000207347db530 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000020734843d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000020734835cd0 .functor BUFZ 32, L_000002073496e700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000020734836590 .functor BUFZ 32, L_000002073496fb00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020734906300_1 .array/port v0000020734906300, 1;
L_0000020734835fe0 .functor BUFZ 32, v0000020734906300_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020734906300_2 .array/port v0000020734906300, 2;
L_00000207348368a0 .functor BUFZ 32, v0000020734906300_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020734906300_3 .array/port v0000020734906300, 3;
L_00000207348361a0 .functor BUFZ 32, v0000020734906300_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020734906300_4 .array/port v0000020734906300, 4;
L_0000020734836210 .functor BUFZ 32, v0000020734906300_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020734906300_5 .array/port v0000020734906300, 5;
L_0000020734835db0 .functor BUFZ 32, v0000020734906300_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020734906300_6 .array/port v0000020734906300, 6;
L_0000020734835e90 .functor BUFZ 32, v0000020734906300_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020734906d00_0 .net *"_ivl_0", 31 0, L_000002073496e700;  1 drivers
v0000020734906a80_0 .net *"_ivl_10", 6 0, L_000002073496ea20;  1 drivers
L_00000207349166a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020734907520_0 .net *"_ivl_13", 1 0, L_00000207349166a0;  1 drivers
v0000020734907020_0 .net *"_ivl_2", 6 0, L_000002073496e980;  1 drivers
L_0000020734916658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020734906800_0 .net *"_ivl_5", 1 0, L_0000020734916658;  1 drivers
v0000020734906bc0_0 .net *"_ivl_8", 31 0, L_000002073496fb00;  1 drivers
v00000207349073e0_0 .net "clk", 0 0, L_00000207348363d0;  alias, 1 drivers
v0000020734906260_0 .var/i "i", 31 0;
v0000020734906da0_0 .net "readData1", 31 0, L_0000020734835cd0;  alias, 1 drivers
v0000020734906440_0 .net "readData2", 31 0, L_0000020734836590;  alias, 1 drivers
v0000020734906c60_0 .net "readRegister1", 4 0, L_0000020734914bd0;  alias, 1 drivers
v0000020734907e80_0 .net "readRegister2", 4 0, L_00000207349152b0;  alias, 1 drivers
v0000020734906300 .array "registers", 31 0, 31 0;
v00000207349068a0_0 .net "regs0", 31 0, L_0000020734835fe0;  alias, 1 drivers
v0000020734907200_0 .net "regs1", 31 0, L_00000207348368a0;  alias, 1 drivers
v0000020734907f20_0 .net "regs2", 31 0, L_00000207348361a0;  alias, 1 drivers
v00000207349061c0_0 .net "regs3", 31 0, L_0000020734836210;  alias, 1 drivers
v00000207349070c0_0 .net "regs4", 31 0, L_0000020734835db0;  alias, 1 drivers
v0000020734906580_0 .net "regs5", 31 0, L_0000020734835e90;  alias, 1 drivers
v0000020734907480_0 .net "rst", 0 0, v0000020734914f90_0;  alias, 1 drivers
v0000020734907160_0 .net "we", 0 0, v000002073482bfe0_0;  alias, 1 drivers
v0000020734906620_0 .net "writeData", 31 0, L_0000020734973600;  alias, 1 drivers
v0000020734907840_0 .net "writeRegister", 4 0, L_000002073496e8e0;  alias, 1 drivers
E_0000020734838c70/0 .event negedge, v000002073482cc60_0;
E_0000020734838c70/1 .event posedge, v00000207349073e0_0;
E_0000020734838c70 .event/or E_0000020734838c70/0, E_0000020734838c70/1;
L_000002073496e700 .array/port v0000020734906300, L_000002073496e980;
L_000002073496e980 .concat [ 5 2 0 0], L_0000020734914bd0, L_0000020734916658;
L_000002073496fb00 .array/port v0000020734906300, L_000002073496ea20;
L_000002073496ea20 .concat [ 5 2 0 0], L_00000207349152b0, L_00000207349166a0;
S_00000207347c1290 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000207347db530;
 .timescale 0 0;
v0000020734807e60_0 .var/i "i", 31 0;
S_00000207347c1420 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000020734843d00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020734837fb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000020734836b40 .functor NOT 1, v000002073482d7a0_0, C4<0>, C4<0>, C4<0>;
v0000020734907700_0 .net *"_ivl_0", 0 0, L_0000020734836b40;  1 drivers
v0000020734907660_0 .net "in1", 4 0, L_00000207349152b0;  alias, 1 drivers
v0000020734907ca0_0 .net "in2", 4 0, L_0000020734914770;  alias, 1 drivers
v0000020734906940_0 .net "out", 4 0, L_000002073496e8e0;  alias, 1 drivers
v00000207349075c0_0 .net "s", 0 0, v000002073482d7a0_0;  alias, 1 drivers
L_000002073496e8e0 .functor MUXZ 5, L_0000020734914770, L_00000207349152b0, L_0000020734836b40, C4<>;
S_00000207347f39d0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000020734843d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000020734838830 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000020734974c20 .functor NOT 1, v000002073482d700_0, C4<0>, C4<0>, C4<0>;
v0000020734906080_0 .net *"_ivl_0", 0 0, L_0000020734974c20;  1 drivers
v00000207349063a0_0 .net "in1", 31 0, v00000207349072a0_0;  alias, 1 drivers
v0000020734906e40_0 .net "in2", 31 0, v0000020734909840_0;  alias, 1 drivers
v0000020734906120_0 .net "out", 31 0, L_0000020734973600;  alias, 1 drivers
v00000207349069e0_0 .net "s", 0 0, v000002073482d700_0;  alias, 1 drivers
L_0000020734973600 .functor MUXZ 32, v0000020734909840_0, v00000207349072a0_0, L_0000020734974c20, C4<>;
S_00000207347f3b60 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000020734843d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000207347a6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000207347a6b28 .param/l "AND" 0 9 12, C4<0010>;
P_00000207347a6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_00000207347a6b98 .param/l "OR" 0 9 12, C4<0011>;
P_00000207347a6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000207347a6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_00000207347a6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_00000207347a6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_00000207347a6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000207347a6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000207347a6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000207347a6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000020734916b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020734906b20_0 .net/2u *"_ivl_0", 31 0, L_0000020734916b20;  1 drivers
v0000020734906ee0_0 .net "opSel", 3 0, v000002073482c8a0_0;  alias, 1 drivers
v00000207349077a0_0 .net "operand1", 31 0, L_0000020734972ca0;  alias, 1 drivers
v0000020734907c00_0 .net "operand2", 31 0, L_000002073496fa60;  alias, 1 drivers
v00000207349072a0_0 .var "result", 31 0;
v0000020734906f80_0 .net "zero", 0 0, L_0000020734972700;  alias, 1 drivers
E_00000207348385f0 .event anyedge, v000002073482c8a0_0, v00000207349077a0_0, v000002073482ce40_0;
L_0000020734972700 .cmp/eq 32, v00000207349072a0_0, L_0000020734916b20;
S_00000207347a6da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000020734843d00;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000020734908040 .param/l "RType" 0 4 2, C4<000000>;
P_0000020734908078 .param/l "add" 0 4 5, C4<100000>;
P_00000207349080b0 .param/l "addi" 0 4 8, C4<001000>;
P_00000207349080e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000020734908120 .param/l "and_" 0 4 5, C4<100100>;
P_0000020734908158 .param/l "andi" 0 4 8, C4<001100>;
P_0000020734908190 .param/l "beq" 0 4 10, C4<000100>;
P_00000207349081c8 .param/l "bne" 0 4 10, C4<000101>;
P_0000020734908200 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000020734908238 .param/l "j" 0 4 12, C4<000010>;
P_0000020734908270 .param/l "jal" 0 4 12, C4<000011>;
P_00000207349082a8 .param/l "jr" 0 4 6, C4<001000>;
P_00000207349082e0 .param/l "lw" 0 4 8, C4<100011>;
P_0000020734908318 .param/l "nor_" 0 4 5, C4<100111>;
P_0000020734908350 .param/l "or_" 0 4 5, C4<100101>;
P_0000020734908388 .param/l "ori" 0 4 8, C4<001101>;
P_00000207349083c0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000207349083f8 .param/l "sll" 0 4 6, C4<000000>;
P_0000020734908430 .param/l "slt" 0 4 5, C4<101010>;
P_0000020734908468 .param/l "slti" 0 4 8, C4<101010>;
P_00000207349084a0 .param/l "srl" 0 4 6, C4<000010>;
P_00000207349084d8 .param/l "sub" 0 4 5, C4<100010>;
P_0000020734908510 .param/l "subu" 0 4 5, C4<100011>;
P_0000020734908548 .param/l "sw" 0 4 8, C4<101011>;
P_0000020734908580 .param/l "xor_" 0 4 5, C4<100110>;
P_00000207349085b8 .param/l "xori" 0 4 8, C4<001110>;
v0000020734907340_0 .var "PCsrc", 1 0;
v0000020734907a20_0 .net "excep_flag", 0 0, o00000207348c1888;  alias, 0 drivers
v00000207349078e0_0 .net "funct", 5 0, L_00000207349150d0;  alias, 1 drivers
v00000207349064e0_0 .net "opcode", 5 0, L_0000020734914630;  alias, 1 drivers
v0000020734906760_0 .net "operand1", 31 0, L_0000020734835cd0;  alias, 1 drivers
v0000020734907980_0 .net "operand2", 31 0, L_000002073496fa60;  alias, 1 drivers
v0000020734907ac0_0 .net "rst", 0 0, v0000020734914f90_0;  alias, 1 drivers
E_0000020734838730/0 .event anyedge, v000002073482cc60_0, v0000020734907a20_0, v000002073482d480_0, v0000020734906da0_0;
E_0000020734838730/1 .event anyedge, v000002073482ce40_0, v000002073482c800_0;
E_0000020734838730 .event/or E_0000020734838730/0, E_0000020734838730/1;
S_00000207347da610 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_0000020734843d00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000020734907b60 .array "DataMem", 0 1023, 31 0;
v0000020734907d40_0 .net "address", 31 0, v00000207349072a0_0;  alias, 1 drivers
v0000020734907de0_0 .net "clock", 0 0, L_00000207347f7d60;  1 drivers
v00000207349066c0_0 .net "data", 31 0, L_0000020734836590;  alias, 1 drivers
v0000020734909700_0 .var/i "i", 31 0;
v0000020734909840_0 .var "q", 31 0;
v0000020734909f20_0 .net "rden", 0 0, v000002073482c620_0;  alias, 1 drivers
v000002073490b000_0 .net "wren", 0 0, v000002073482c120_0;  alias, 1 drivers
E_0000020734838c30 .event posedge, v0000020734907de0_0;
S_00000207347da7a0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000020734843d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000020734838630 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002073490ace0_0 .net "PCin", 31 0, L_000002073496e340;  alias, 1 drivers
v000002073490a420_0 .var "PCout", 31 0;
v0000020734909660_0 .net "clk", 0 0, L_00000207348363d0;  alias, 1 drivers
v00000207349097a0_0 .net "rst", 0 0, v0000020734914f90_0;  alias, 1 drivers
    .scope S_00000207347a6da0;
T_0 ;
    %wait E_0000020734838730;
    %load/vec4 v0000020734907ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020734907340_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000020734907a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000020734907340_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000207349064e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000020734906760_0;
    %load/vec4 v0000020734907980_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000207349064e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000020734906760_0;
    %load/vec4 v0000020734907980_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000207349064e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000207349064e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000207349064e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000207349078e0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000020734907340_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000020734907340_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000207347da7a0;
T_1 ;
    %wait E_0000020734838c70;
    %load/vec4 v00000207349097a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002073490a420_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002073490ace0_0;
    %assign/vec4 v000002073490a420_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000207347db3a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207348093a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000207348093a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000207348093a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %load/vec4 v00000207348093a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207348093a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002073482d020, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000207347c1d60;
T_3 ;
    %wait E_00000207348380f0;
    %load/vec4 v000002073482cc60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002073482ca80_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002073482be00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002073482bfe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002073482c120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002073482d700_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002073482c620_0, 0;
    %assign/vec4 v000002073482d7a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002073482ca80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002073482c8a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002073482be00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002073482bfe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002073482c120_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002073482d700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002073482c620_0, 0, 1;
    %store/vec4 v000002073482d7a0_0, 0, 1;
    %load/vec4 v000002073482d480_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482ca80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482bfe0_0, 0;
    %load/vec4 v000002073482c800_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482be00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482be00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482be00_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482bfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002073482d7a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482be00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482be00_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482be00_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482be00_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482be00_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482c620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482bfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482be00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482d700_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482c120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002073482be00_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002073482c8a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000207347db530;
T_4 ;
    %wait E_0000020734838c70;
    %fork t_1, S_00000207347c1290;
    %jmp t_0;
    .scope S_00000207347c1290;
t_1 ;
    %load/vec4 v0000020734907480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020734807e60_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020734807e60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020734807e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020734906300, 0, 4;
    %load/vec4 v0000020734807e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020734807e60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000020734907160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000020734906620_0;
    %load/vec4 v0000020734907840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020734906300, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020734906300, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000207347db530;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000207347db530;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020734906260_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000020734906260_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000020734906260_0;
    %ix/getv/s 4, v0000020734906260_0;
    %load/vec4a v0000020734906300, 4;
    %ix/getv/s 4, v0000020734906260_0;
    %load/vec4a v0000020734906300, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000020734906260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020734906260_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000207347f3b60;
T_6 ;
    %wait E_00000207348385f0;
    %load/vec4 v0000020734906ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000207349072a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000207349077a0_0;
    %load/vec4 v0000020734907c00_0;
    %add;
    %assign/vec4 v00000207349072a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000207349077a0_0;
    %load/vec4 v0000020734907c00_0;
    %sub;
    %assign/vec4 v00000207349072a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000207349077a0_0;
    %load/vec4 v0000020734907c00_0;
    %and;
    %assign/vec4 v00000207349072a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000207349077a0_0;
    %load/vec4 v0000020734907c00_0;
    %or;
    %assign/vec4 v00000207349072a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000207349077a0_0;
    %load/vec4 v0000020734907c00_0;
    %xor;
    %assign/vec4 v00000207349072a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000207349077a0_0;
    %load/vec4 v0000020734907c00_0;
    %or;
    %inv;
    %assign/vec4 v00000207349072a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000207349077a0_0;
    %load/vec4 v0000020734907c00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000207349072a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000020734907c00_0;
    %load/vec4 v00000207349077a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000207349072a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000207349077a0_0;
    %ix/getv 4, v0000020734907c00_0;
    %shiftl 4;
    %assign/vec4 v00000207349072a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000207349077a0_0;
    %ix/getv 4, v0000020734907c00_0;
    %shiftr 4;
    %assign/vec4 v00000207349072a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000207347da610;
T_7 ;
    %wait E_0000020734838c30;
    %load/vec4 v0000020734909f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000020734907d40_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000020734907b60, 4;
    %assign/vec4 v0000020734909840_0, 0;
T_7.0 ;
    %load/vec4 v000002073490b000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000207349066c0_0;
    %ix/getv 3, v0000020734907d40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020734907b60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000207347da610;
T_8 ;
    %end;
    .thread T_8;
    .scope S_00000207347da610;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020734909700_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000020734909700_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000020734909700_0;
    %load/vec4a v0000020734907b60, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v0000020734909700_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000020734909700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020734909700_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020734843d00;
T_10 ;
    %wait E_0000020734838c70;
    %load/vec4 v0000020734914b30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002073490e120_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002073490e120_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002073490e120_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020734840c40;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020734914270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020734914f90_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000020734840c40;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000020734914270_0;
    %inv;
    %assign/vec4 v0000020734914270_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000020734840c40;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020734914f90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000020734914f90_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000020734915490_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
