// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FPU(
  input         clock,
                reset,
  input  [2:0]  io_hartid,	// src/main/scala/tile/FPU.scala:727:14
  input  [63:0] io_time,	// src/main/scala/tile/FPU.scala:727:14
  input  [31:0] io_inst,	// src/main/scala/tile/FPU.scala:727:14
  input  [63:0] io_fromint_data,	// src/main/scala/tile/FPU.scala:727:14
  input  [2:0]  io_fcsr_rm,	// src/main/scala/tile/FPU.scala:727:14
  output        io_fcsr_flags_valid,	// src/main/scala/tile/FPU.scala:727:14
  output [4:0]  io_fcsr_flags_bits,	// src/main/scala/tile/FPU.scala:727:14
  output [63:0] io_store_data,	// src/main/scala/tile/FPU.scala:727:14
                io_toint_data,	// src/main/scala/tile/FPU.scala:727:14
  input         io_dmem_resp_val,	// src/main/scala/tile/FPU.scala:727:14
  input  [2:0]  io_dmem_resp_type,	// src/main/scala/tile/FPU.scala:727:14
  input  [4:0]  io_dmem_resp_tag,	// src/main/scala/tile/FPU.scala:727:14
  input  [63:0] io_dmem_resp_data,	// src/main/scala/tile/FPU.scala:727:14
  input         io_valid,	// src/main/scala/tile/FPU.scala:727:14
  output        io_fcsr_rdy,	// src/main/scala/tile/FPU.scala:727:14
                io_nack_mem,	// src/main/scala/tile/FPU.scala:727:14
                io_illegal_rm,	// src/main/scala/tile/FPU.scala:727:14
  input         io_killx,	// src/main/scala/tile/FPU.scala:727:14
                io_killm,	// src/main/scala/tile/FPU.scala:727:14
  output        io_dec_ldst,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_wen,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_ren1,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_ren2,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_ren3,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_swap12,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_swap23,	// src/main/scala/tile/FPU.scala:727:14
  output [1:0]  io_dec_typeTagIn,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_typeTagOut,	// src/main/scala/tile/FPU.scala:727:14
  output        io_dec_fromint,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_toint,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_fastpipe,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_fma,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_div,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_sqrt,	// src/main/scala/tile/FPU.scala:727:14
                io_dec_wflags,	// src/main/scala/tile/FPU.scala:727:14
                io_sboard_set,	// src/main/scala/tile/FPU.scala:727:14
                io_sboard_clr,	// src/main/scala/tile/FPU.scala:727:14
  output [4:0]  io_sboard_clra,	// src/main/scala/tile/FPU.scala:727:14
  input         io_keep_clock_enabled	// src/main/scala/tile/FPU.scala:727:14
);

  wire [63:0]      io_toint_data_0;
  wire [63:0]      io_store_data_0;
  wire             _divSqrt_1_io_inReady;	// src/main/scala/tile/FPU.scala:991:55
  wire             _divSqrt_1_io_outValid_div;	// src/main/scala/tile/FPU.scala:991:55
  wire             _divSqrt_1_io_outValid_sqrt;	// src/main/scala/tile/FPU.scala:991:55
  wire [64:0]      _divSqrt_1_io_out;	// src/main/scala/tile/FPU.scala:991:55
  wire [4:0]       _divSqrt_1_io_exceptionFlags;	// src/main/scala/tile/FPU.scala:991:55
  wire             _divSqrt_io_inReady;	// src/main/scala/tile/FPU.scala:991:55
  wire             _divSqrt_io_outValid_div;	// src/main/scala/tile/FPU.scala:991:55
  wire             _divSqrt_io_outValid_sqrt;	// src/main/scala/tile/FPU.scala:991:55
  wire [32:0]      _divSqrt_io_out;	// src/main/scala/tile/FPU.scala:991:55
  wire [4:0]       _divSqrt_io_exceptionFlags;	// src/main/scala/tile/FPU.scala:991:55
  wire [64:0]      _dfma_io_out_bits_data;	// src/main/scala/tile/FPU.scala:884:28
  wire [4:0]       _dfma_io_out_bits_exc;	// src/main/scala/tile/FPU.scala:884:28
  wire [64:0]      _fpmu_io_out_bits_data;	// src/main/scala/tile/FPU.scala:863:20
  wire [4:0]       _fpmu_io_out_bits_exc;	// src/main/scala/tile/FPU.scala:863:20
  wire [64:0]      _ifpu_io_out_bits_data;	// src/main/scala/tile/FPU.scala:858:20
  wire [4:0]       _ifpu_io_out_bits_exc;	// src/main/scala/tile/FPU.scala:858:20
  wire [2:0]       _fpiu_io_out_bits_in_rm;	// src/main/scala/tile/FPU.scala:848:20
  wire [64:0]      _fpiu_io_out_bits_in_in1;	// src/main/scala/tile/FPU.scala:848:20
  wire [64:0]      _fpiu_io_out_bits_in_in2;	// src/main/scala/tile/FPU.scala:848:20
  wire             _fpiu_io_out_bits_lt;	// src/main/scala/tile/FPU.scala:848:20
  wire [4:0]       _fpiu_io_out_bits_exc;	// src/main/scala/tile/FPU.scala:848:20
  wire [64:0]      _sfma_io_out_bits_data;	// src/main/scala/tile/FPU.scala:844:20
  wire [4:0]       _sfma_io_out_bits_exc;	// src/main/scala/tile/FPU.scala:844:20
  wire [64:0]      _regfile_ext_R0_data;	// src/main/scala/tile/FPU.scala:794:20
  wire [64:0]      _regfile_ext_R1_data;	// src/main/scala/tile/FPU.scala:794:20
  wire [64:0]      _regfile_ext_R2_data;	// src/main/scala/tile/FPU.scala:794:20
  wire             _fp_decoder_io_sigs_ldst;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_wen;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_ren1;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_ren2;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_ren3;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_swap12;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_swap23;	// src/main/scala/tile/FPU.scala:739:26
  wire [1:0]       _fp_decoder_io_sigs_typeTagIn;	// src/main/scala/tile/FPU.scala:739:26
  wire [1:0]       _fp_decoder_io_sigs_typeTagOut;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_fromint;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_toint;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_fastpipe;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_fma;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_div;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_sqrt;	// src/main/scala/tile/FPU.scala:739:26
  wire             _fp_decoder_io_sigs_wflags;	// src/main/scala/tile/FPU.scala:739:26
  wire [2:0]       io_hartid_0 = io_hartid;
  wire [63:0]      io_time_0 = io_time;
  wire [31:0]      io_inst_0 = io_inst;
  wire [63:0]      io_fromint_data_0 = io_fromint_data;
  wire [2:0]       io_fcsr_rm_0 = io_fcsr_rm;
  wire             io_dmem_resp_val_0 = io_dmem_resp_val;
  wire [2:0]       io_dmem_resp_type_0 = io_dmem_resp_type;
  wire [4:0]       io_dmem_resp_tag_0 = io_dmem_resp_tag;
  wire [63:0]      io_dmem_resp_data_0 = io_dmem_resp_data;
  wire             io_valid_0 = io_valid;
  wire             io_killx_0 = io_killx;
  wire             io_killm_0 = io_killm;
  wire             io_keep_clock_enabled_0 = io_keep_clock_enabled;
  wire             frfWriteBundle_0_clock = clock;	// src/main/scala/tile/FPU.scala:781:44
  wire             frfWriteBundle_0_reset = reset;	// src/main/scala/tile/FPU.scala:781:44
  wire             frfWriteBundle_1_clock = clock;	// src/main/scala/tile/FPU.scala:781:44
  wire             frfWriteBundle_1_reset = reset;	// src/main/scala/tile/FPU.scala:781:44
  wire             clock_en = 1'h1;	// src/main/scala/tile/FPU.scala:734:31
  wire             prevOK = 1'h1;	// src/main/scala/tile/FPU.scala:378:33
  wire             prevOK_1 = 1'h1;	// src/main/scala/tile/FPU.scala:378:33
  wire [2:0]       io_cp_req_bits_rm = 3'h0;
  wire [2:0]       frfWriteBundle_0_priv_mode = 3'h0;	// src/main/scala/tile/FPU.scala:781:44
  wire [2:0]       frfWriteBundle_1_priv_mode = 3'h0;	// src/main/scala/tile/FPU.scala:781:44
  wire [1:0]       io_cp_req_bits_typeTagIn = 2'h0;	// src/main/scala/tile/FPU.scala:727:14, :770:21
  wire [1:0]       io_cp_req_bits_typeTagOut = 2'h0;	// src/main/scala/tile/FPU.scala:727:14, :770:21
  wire [1:0]       io_cp_req_bits_fmaCmd = 2'h0;	// src/main/scala/tile/FPU.scala:727:14, :770:21
  wire [1:0]       io_cp_req_bits_typ = 2'h0;	// src/main/scala/tile/FPU.scala:727:14, :770:21
  wire [1:0]       io_cp_req_bits_fmt = 2'h0;	// src/main/scala/tile/FPU.scala:727:14, :770:21
  wire [1:0]       cp_ctrl_typeTagIn = 2'h0;	// src/main/scala/tile/FPU.scala:727:14, :770:21
  wire [1:0]       cp_ctrl_typeTagOut = 2'h0;	// src/main/scala/tile/FPU.scala:727:14, :770:21
  wire             io_cp_req_valid = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_ldst = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_wen = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_ren1 = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_ren2 = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_ren3 = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_swap12 = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_swap23 = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_fromint = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_toint = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_fastpipe = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_fma = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_div = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_sqrt = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_req_bits_wflags = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             io_cp_resp_ready = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             ex_cp_valid = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_ldst = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_wen = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_ren1 = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_ren2 = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_ren3 = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_swap12 = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_swap23 = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_fromint = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_toint = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_fastpipe = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_fma = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_div = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_sqrt = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             cp_ctrl_wflags = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             frfWriteBundle_0_excpt = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             frfWriteBundle_0_valid = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             frfWriteBundle_0_wrenx = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             frfWriteBundle_1_excpt = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             frfWriteBundle_1_valid = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire             frfWriteBundle_1_wrenx = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire [4:0]       wdata_opts_bigger_swizzledNaN_hi_hi = 5'h1F;	// src/main/scala/tile/FPU.scala:330:26
  wire [64:0]      io_cp_req_bits_in1 = 65'h0;	// src/main/scala/tile/FPU.scala:773:24, :853:60, :854:26
  wire [64:0]      io_cp_req_bits_in2 = 65'h0;	// src/main/scala/tile/FPU.scala:773:24, :853:60, :854:26
  wire [64:0]      io_cp_req_bits_in3 = 65'h0;	// src/main/scala/tile/FPU.scala:773:24, :853:60, :854:26
  wire [63:0]      frfWriteBundle_0_pc = 64'h0;	// src/main/scala/tile/FPU.scala:781:44
  wire [63:0]      frfWriteBundle_0_rd0val = 64'h0;	// src/main/scala/tile/FPU.scala:781:44
  wire [63:0]      frfWriteBundle_0_rd1val = 64'h0;	// src/main/scala/tile/FPU.scala:781:44
  wire [63:0]      frfWriteBundle_1_pc = 64'h0;	// src/main/scala/tile/FPU.scala:781:44
  wire [63:0]      frfWriteBundle_1_rd0val = 64'h0;	// src/main/scala/tile/FPU.scala:781:44
  wire [63:0]      frfWriteBundle_1_rd1val = 64'h0;	// src/main/scala/tile/FPU.scala:781:44
  wire [4:0]       io_cp_resp_bits_exc = 5'h0;	// src/main/scala/tile/FPU.scala:774:23
  wire [4:0]       frfWriteBundle_0_rd0src = 5'h0;	// src/main/scala/tile/FPU.scala:774:23, :781:44
  wire [4:0]       frfWriteBundle_0_rd1src = 5'h0;	// src/main/scala/tile/FPU.scala:774:23, :781:44
  wire [4:0]       frfWriteBundle_1_rd0src = 5'h0;	// src/main/scala/tile/FPU.scala:774:23, :781:44
  wire [4:0]       frfWriteBundle_1_rd1src = 5'h0;	// src/main/scala/tile/FPU.scala:774:23, :781:44
  wire [31:0]      frfWriteBundle_0_inst = 32'h0;	// src/main/scala/tile/FPU.scala:781:44
  wire [31:0]      frfWriteBundle_1_inst = 32'h0;	// src/main/scala/tile/FPU.scala:781:44
  wire [4:0]       waddr;	// src/main/scala/tile/FPU.scala:934:18
  reg              ex_reg_valid;	// src/main/scala/tile/FPU.scala:743:29
  wire             req_valid = ex_reg_valid;	// src/main/scala/tile/FPU.scala:743:29, :756:32
  reg  [31:0]      ex_reg_inst;	// src/main/scala/tile/FPU.scala:744:30
  reg              ex_reg_ctrl_ldst;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_ldst = ex_reg_ctrl_ldst;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_wen;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_wen = ex_reg_ctrl_wen;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_ren1;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_ren1 = ex_reg_ctrl_ren1;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_ren2;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_ren2 = ex_reg_ctrl_ren2;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_ren3;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_ren3 = ex_reg_ctrl_ren3;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_swap12;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_swap12 = ex_reg_ctrl_swap12;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_swap23;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_swap23 = ex_reg_ctrl_swap23;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg  [1:0]       ex_reg_ctrl_typeTagIn;	// src/main/scala/tile/FPU.scala:745:30
  wire [1:0]       ex_ctrl_typeTagIn = ex_reg_ctrl_typeTagIn;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg  [1:0]       ex_reg_ctrl_typeTagOut;	// src/main/scala/tile/FPU.scala:745:30
  wire [1:0]       ex_ctrl_typeTagOut = ex_reg_ctrl_typeTagOut;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_fromint;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_fromint = ex_reg_ctrl_fromint;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_toint;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_toint = ex_reg_ctrl_toint;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_fastpipe;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_fastpipe = ex_reg_ctrl_fastpipe;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_fma;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_fma = ex_reg_ctrl_fma;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_div;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_div = ex_reg_ctrl_div;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_sqrt;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_sqrt = ex_reg_ctrl_sqrt;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg              ex_reg_ctrl_wflags;	// src/main/scala/tile/FPU.scala:745:30
  wire             ex_ctrl_wflags = ex_reg_ctrl_wflags;	// src/main/scala/tile/FPU.scala:745:30, :776:20
  reg  [4:0]       ex_ra_0;	// src/main/scala/tile/FPU.scala:746:31
  reg  [4:0]       ex_ra_1;	// src/main/scala/tile/FPU.scala:746:31
  reg  [4:0]       ex_ra_2;	// src/main/scala/tile/FPU.scala:746:31
  reg              load_wb;	// src/main/scala/tile/FPU.scala:749:24
  wire             frfWriteBundle_0_wrenf = load_wb;	// src/main/scala/tile/FPU.scala:749:24, :781:44
  reg  [1:0]       load_wb_typeTag;	// src/main/scala/tile/FPU.scala:750:34
  reg  [63:0]      load_wb_data;	// src/main/scala/tile/FPU.scala:751:31
  reg  [4:0]       load_wb_tag;	// src/main/scala/tile/FPU.scala:752:30
  wire [4:0]       frfWriteBundle_0_wrdst = load_wb_tag;	// src/main/scala/tile/FPU.scala:752:30, :781:44
  reg              mem_reg_valid;	// src/main/scala/tile/FPU.scala:760:30
  wire             io_nack_mem_0;
  wire             killm = io_killm_0 | io_nack_mem_0;	// src/main/scala/tile/FPU.scala:761:{25,41}
  wire             killx = io_killx_0 | mem_reg_valid & killm;	// src/main/scala/tile/FPU.scala:760:30, :761:41, :765:{24,41}
  reg  [31:0]      mem_reg_inst;	// src/main/scala/tile/FPU.scala:767:31
  reg              wb_reg_valid;	// src/main/scala/tile/FPU.scala:768:29
  wire             sfma_io_in_bits_req_ldst = ex_ctrl_ldst;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_ldst = ex_ctrl_ldst;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_ldst = ex_ctrl_ldst;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_wen = ex_ctrl_wen;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_wen = ex_ctrl_wen;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_wen = ex_ctrl_wen;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_ren1 = ex_ctrl_ren1;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_ren1 = ex_ctrl_ren1;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_ren1 = ex_ctrl_ren1;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_ren2 = ex_ctrl_ren2;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_ren2 = ex_ctrl_ren2;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_ren2 = ex_ctrl_ren2;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_ren3 = ex_ctrl_ren3;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_ren3 = ex_ctrl_ren3;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_ren3 = ex_ctrl_ren3;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_swap12 = ex_ctrl_swap12;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_swap12 = ex_ctrl_swap12;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_swap12 = ex_ctrl_swap12;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_swap23 = ex_ctrl_swap23;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_swap23 = ex_ctrl_swap23;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_swap23 = ex_ctrl_swap23;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire [1:0]       sfma_io_in_bits_req_typeTagIn = ex_ctrl_typeTagIn;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire [1:0]       fpiu_io_in_bits_req_typeTagIn = ex_ctrl_typeTagIn;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire [1:0]       dfma_io_in_bits_req_typeTagIn = ex_ctrl_typeTagIn;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire [1:0]       sfma_io_in_bits_req_typeTagOut = ex_ctrl_typeTagOut;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire [1:0]       fpiu_io_in_bits_req_typeTagOut = ex_ctrl_typeTagOut;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire [1:0]       dfma_io_in_bits_req_typeTagOut = ex_ctrl_typeTagOut;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_fromint = ex_ctrl_fromint;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_fromint = ex_ctrl_fromint;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_fromint = ex_ctrl_fromint;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_toint = ex_ctrl_toint;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_toint = ex_ctrl_toint;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_toint = ex_ctrl_toint;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_fastpipe = ex_ctrl_fastpipe;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_fastpipe = ex_ctrl_fastpipe;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_fastpipe = ex_ctrl_fastpipe;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_fma = ex_ctrl_fma;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_fma = ex_ctrl_fma;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_fma = ex_ctrl_fma;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_div = ex_ctrl_div;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_div = ex_ctrl_div;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_div = ex_ctrl_div;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_sqrt = ex_ctrl_sqrt;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_sqrt = ex_ctrl_sqrt;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_sqrt = ex_ctrl_sqrt;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             sfma_io_in_bits_req_wflags = ex_ctrl_wflags;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             fpiu_io_in_bits_req_wflags = ex_ctrl_wflags;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  wire             dfma_io_in_bits_req_wflags = ex_ctrl_wflags;	// src/main/scala/tile/FPU.scala:776:20, :824:19
  reg              mem_ctrl_ldst;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_wen;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_ren1;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_ren2;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_ren3;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_swap12;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_swap23;	// src/main/scala/tile/FPU.scala:777:27
  reg  [1:0]       mem_ctrl_typeTagIn;	// src/main/scala/tile/FPU.scala:777:27
  reg  [1:0]       mem_ctrl_typeTagOut;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_fromint;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_toint;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_fastpipe;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_fma;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_div;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_sqrt;	// src/main/scala/tile/FPU.scala:777:27
  reg              mem_ctrl_wflags;	// src/main/scala/tile/FPU.scala:777:27
  reg              wb_ctrl_ldst;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_wen;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_ren1;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_ren2;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_ren3;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_swap12;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_swap23;	// src/main/scala/tile/FPU.scala:778:26
  reg  [1:0]       wb_ctrl_typeTagIn;	// src/main/scala/tile/FPU.scala:778:26
  reg  [1:0]       wb_ctrl_typeTagOut;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_fromint;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_toint;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_fastpipe;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_fma;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_div;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_sqrt;	// src/main/scala/tile/FPU.scala:778:26
  reg              wb_ctrl_wflags;	// src/main/scala/tile/FPU.scala:778:26
  wire [63:0]      _GEN = {61'h0, io_hartid_0};	// src/main/scala/tile/FPU.scala:785:14
  wire [63:0]      frfWriteBundle_0_hartid;	// src/main/scala/tile/FPU.scala:781:44
  assign frfWriteBundle_0_hartid = _GEN;	// src/main/scala/tile/FPU.scala:781:44, :785:14
  wire [63:0]      frfWriteBundle_1_hartid;	// src/main/scala/tile/FPU.scala:781:44
  assign frfWriteBundle_1_hartid = _GEN;	// src/main/scala/tile/FPU.scala:781:44, :785:14
  wire [31:0]      frfWriteBundle_0_timer = io_time_0[31:0];	// src/main/scala/tile/FPU.scala:781:44, :786:23
  wire [31:0]      frfWriteBundle_1_timer = io_time_0[31:0];	// src/main/scala/tile/FPU.scala:781:44, :786:23
  wire             wdata_truncIdx = load_wb_typeTag[0];	// src/main/scala/tile/FPU.scala:750:34, src/main/scala/util/package.scala:32:47
  wire [63:0]      _wdata_T_2 =
    (wdata_truncIdx ? 64'h0 : 64'hFFFFFFFF00000000) | load_wb_data;	// src/main/scala/tile/FPU.scala:425:23, :751:31, :781:44, src/main/scala/util/package.scala:32:47, :33:76
  wire             wdata_rawIn_sign = _wdata_T_2[63];	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:44:18, src/main/scala/tile/FPU.scala:425:23
  wire             wdata_rawIn_sign_0 = wdata_rawIn_sign;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:44:18, :63:19
  wire [10:0]      wdata_rawIn_expIn = _wdata_T_2[62:52];	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, src/main/scala/tile/FPU.scala:425:23
  wire [51:0]      wdata_rawIn_fractIn = _wdata_T_2[51:0];	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, src/main/scala/tile/FPU.scala:425:23
  wire             wdata_rawIn_isZeroExpIn = wdata_rawIn_expIn == 11'h0;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:21, hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30
  wire             wdata_rawIn_isZeroFractIn = wdata_rawIn_fractIn == 52'h0;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:64:20, hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :49:34
  wire [5:0]       wdata_rawIn_normDist =
    wdata_rawIn_fractIn[51]
      ? 6'h0
      : wdata_rawIn_fractIn[50]
          ? 6'h1
          : wdata_rawIn_fractIn[49]
              ? 6'h2
              : wdata_rawIn_fractIn[48]
                  ? 6'h3
                  : wdata_rawIn_fractIn[47]
                      ? 6'h4
                      : wdata_rawIn_fractIn[46]
                          ? 6'h5
                          : wdata_rawIn_fractIn[45]
                              ? 6'h6
                              : wdata_rawIn_fractIn[44]
                                  ? 6'h7
                                  : wdata_rawIn_fractIn[43]
                                      ? 6'h8
                                      : wdata_rawIn_fractIn[42]
                                          ? 6'h9
                                          : wdata_rawIn_fractIn[41]
                                              ? 6'hA
                                              : wdata_rawIn_fractIn[40]
                                                  ? 6'hB
                                                  : wdata_rawIn_fractIn[39]
                                                      ? 6'hC
                                                      : wdata_rawIn_fractIn[38]
                                                          ? 6'hD
                                                          : wdata_rawIn_fractIn[37]
                                                              ? 6'hE
                                                              : wdata_rawIn_fractIn[36]
                                                                  ? 6'hF
                                                                  : wdata_rawIn_fractIn[35]
                                                                      ? 6'h10
                                                                      : wdata_rawIn_fractIn[34]
                                                                          ? 6'h11
                                                                          : wdata_rawIn_fractIn[33]
                                                                              ? 6'h12
                                                                              : wdata_rawIn_fractIn[32]
                                                                                  ? 6'h13
                                                                                  : wdata_rawIn_fractIn[31]
                                                                                      ? 6'h14
                                                                                      : wdata_rawIn_fractIn[30]
                                                                                          ? 6'h15
                                                                                          : wdata_rawIn_fractIn[29]
                                                                                              ? 6'h16
                                                                                              : wdata_rawIn_fractIn[28]
                                                                                                  ? 6'h17
                                                                                                  : wdata_rawIn_fractIn[27]
                                                                                                      ? 6'h18
                                                                                                      : wdata_rawIn_fractIn[26]
                                                                                                          ? 6'h19
                                                                                                          : wdata_rawIn_fractIn[25]
                                                                                                              ? 6'h1A
                                                                                                              : wdata_rawIn_fractIn[24]
                                                                                                                  ? 6'h1B
                                                                                                                  : wdata_rawIn_fractIn[23]
                                                                                                                      ? 6'h1C
                                                                                                                      : wdata_rawIn_fractIn[22]
                                                                                                                          ? 6'h1D
                                                                                                                          : wdata_rawIn_fractIn[21]
                                                                                                                              ? 6'h1E
                                                                                                                              : wdata_rawIn_fractIn[20]
                                                                                                                                  ? 6'h1F
                                                                                                                                  : wdata_rawIn_fractIn[19]
                                                                                                                                      ? 6'h20
                                                                                                                                      : wdata_rawIn_fractIn[18]
                                                                                                                                          ? 6'h21
                                                                                                                                          : wdata_rawIn_fractIn[17]
                                                                                                                                              ? 6'h22
                                                                                                                                              : wdata_rawIn_fractIn[16]
                                                                                                                                                  ? 6'h23
                                                                                                                                                  : wdata_rawIn_fractIn[15]
                                                                                                                                                      ? 6'h24
                                                                                                                                                      : wdata_rawIn_fractIn[14]
                                                                                                                                                          ? 6'h25
                                                                                                                                                          : wdata_rawIn_fractIn[13]
                                                                                                                                                              ? 6'h26
                                                                                                                                                              : wdata_rawIn_fractIn[12]
                                                                                                                                                                  ? 6'h27
                                                                                                                                                                  : wdata_rawIn_fractIn[11]
                                                                                                                                                                      ? 6'h28
                                                                                                                                                                      : wdata_rawIn_fractIn[10]
                                                                                                                                                                          ? 6'h29
                                                                                                                                                                          : wdata_rawIn_fractIn[9]
                                                                                                                                                                              ? 6'h2A
                                                                                                                                                                              : wdata_rawIn_fractIn[8]
                                                                                                                                                                                  ? 6'h2B
                                                                                                                                                                                  : wdata_rawIn_fractIn[7]
                                                                                                                                                                                      ? 6'h2C
                                                                                                                                                                                      : wdata_rawIn_fractIn[6]
                                                                                                                                                                                          ? 6'h2D
                                                                                                                                                                                          : wdata_rawIn_fractIn[5]
                                                                                                                                                                                              ? 6'h2E
                                                                                                                                                                                              : wdata_rawIn_fractIn[4]
                                                                                                                                                                                                  ? 6'h2F
                                                                                                                                                                                                  : wdata_rawIn_fractIn[3]
                                                                                                                                                                                                      ? 6'h30
                                                                                                                                                                                                      : wdata_rawIn_fractIn[2]
                                                                                                                                                                                                          ? 6'h31
                                                                                                                                                                                                          : {5'h19,
                                                                                                                                                                                                             ~(wdata_rawIn_fractIn[1])};	// hardfloat/hardfloat/src/main/scala/primitives.scala:91:52, hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [114:0]     _wdata_rawIn_subnormFract_T =
    {63'h0, wdata_rawIn_fractIn} << wdata_rawIn_normDist;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :52:33, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [51:0]      wdata_rawIn_subnormFract = {_wdata_rawIn_subnormFract_T[50:0], 1'h0};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:52:{33,46,64}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire [11:0]      wdata_rawIn_adjustedExp =
    (wdata_rawIn_isZeroExpIn ? {6'h3F, ~wdata_rawIn_normDist} : {1'h0, wdata_rawIn_expIn})
    + {10'h100, wdata_rawIn_isZeroExpIn ? 2'h2 : 2'h1};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, :54:10, :55:18, :57:9, :58:14, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tile/FPU.scala:750:58, :770:21, :781:44, :853:42
  wire             wdata_rawIn_isZero =
    wdata_rawIn_isZeroExpIn & wdata_rawIn_isZeroFractIn;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:48:30, :49:34, :60:30
  wire             wdata_rawIn_isZero_0 = wdata_rawIn_isZero;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:60:30, :63:19
  wire             wdata_rawIn_isSpecial = &(wdata_rawIn_adjustedExp[11:10]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:57:9, :61:{32,57}
  wire             wdata_rawIn_isNaN = wdata_rawIn_isSpecial & ~wdata_rawIn_isZeroFractIn;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:49:34, :61:57, :63:19, :64:{28,31}
  wire             wdata_rawIn_isInf = wdata_rawIn_isSpecial & wdata_rawIn_isZeroFractIn;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:49:34, :61:57, :63:19, :65:28
  wire [12:0]      wdata_rawIn_sExp = {1'h0, wdata_rawIn_adjustedExp};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:57:9, :63:19, :68:42, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire [53:0]      wdata_rawIn_sig =
    {1'h0,
     ~wdata_rawIn_isZero,
     wdata_rawIn_isZeroExpIn ? wdata_rawIn_subnormFract : wdata_rawIn_fractIn};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :52:64, :60:30, :63:19, :70:{19,27,33}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire [2:0]       _wdata_T_4 = wdata_rawIn_isZero_0 ? 3'h0 : wdata_rawIn_sExp[11:9];	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:63:19, hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,50}
  wire             _GEN_0 = _wdata_T_4[0] | wdata_rawIn_isNaN;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:63:19, hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,76}
  wire             wdata_rawIn_sign_1 = _wdata_T_2[31];	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:44:18, src/main/scala/tile/FPU.scala:425:23
  wire             wdata_rawIn_1_sign = wdata_rawIn_sign_1;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:44:18, :63:19
  wire [7:0]       wdata_rawIn_expIn_1 = _wdata_T_2[30:23];	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, src/main/scala/tile/FPU.scala:425:23
  wire [22:0]      wdata_rawIn_fractIn_1 = _wdata_T_2[22:0];	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, src/main/scala/tile/FPU.scala:425:23
  wire             wdata_rawIn_isZeroExpIn_1 = wdata_rawIn_expIn_1 == 8'h0;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:21, hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30
  wire             wdata_rawIn_isZeroFractIn_1 = wdata_rawIn_fractIn_1 == 23'h0;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:64:20, hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :49:34
  wire [4:0]       wdata_rawIn_normDist_1 =
    wdata_rawIn_fractIn_1[22]
      ? 5'h0
      : wdata_rawIn_fractIn_1[21]
          ? 5'h1
          : wdata_rawIn_fractIn_1[20]
              ? 5'h2
              : wdata_rawIn_fractIn_1[19]
                  ? 5'h3
                  : wdata_rawIn_fractIn_1[18]
                      ? 5'h4
                      : wdata_rawIn_fractIn_1[17]
                          ? 5'h5
                          : wdata_rawIn_fractIn_1[16]
                              ? 5'h6
                              : wdata_rawIn_fractIn_1[15]
                                  ? 5'h7
                                  : wdata_rawIn_fractIn_1[14]
                                      ? 5'h8
                                      : wdata_rawIn_fractIn_1[13]
                                          ? 5'h9
                                          : wdata_rawIn_fractIn_1[12]
                                              ? 5'hA
                                              : wdata_rawIn_fractIn_1[11]
                                                  ? 5'hB
                                                  : wdata_rawIn_fractIn_1[10]
                                                      ? 5'hC
                                                      : wdata_rawIn_fractIn_1[9]
                                                          ? 5'hD
                                                          : wdata_rawIn_fractIn_1[8]
                                                              ? 5'hE
                                                              : wdata_rawIn_fractIn_1[7]
                                                                  ? 5'hF
                                                                  : wdata_rawIn_fractIn_1[6]
                                                                      ? 5'h10
                                                                      : wdata_rawIn_fractIn_1[5]
                                                                          ? 5'h11
                                                                          : wdata_rawIn_fractIn_1[4]
                                                                              ? 5'h12
                                                                              : wdata_rawIn_fractIn_1[3]
                                                                                  ? 5'h13
                                                                                  : wdata_rawIn_fractIn_1[2]
                                                                                      ? 5'h14
                                                                                      : wdata_rawIn_fractIn_1[1]
                                                                                          ? 5'h15
                                                                                          : 5'h16;	// hardfloat/hardfloat/src/main/scala/primitives.scala:91:52, hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tile/FPU.scala:774:23
  wire [53:0]      _wdata_rawIn_subnormFract_T_2 =
    {31'h0, wdata_rawIn_fractIn_1} << wdata_rawIn_normDist_1;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :52:33, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [22:0]      wdata_rawIn_subnormFract_1 =
    {_wdata_rawIn_subnormFract_T_2[21:0], 1'h0};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:52:{33,46,64}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire [8:0]       wdata_rawIn_adjustedExp_1 =
    (wdata_rawIn_isZeroExpIn_1
       ? {4'hF, ~wdata_rawIn_normDist_1}
       : {1'h0, wdata_rawIn_expIn_1}) + {7'h20, wdata_rawIn_isZeroExpIn_1 ? 2'h2 : 2'h1};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:45:19, :48:30, :54:10, :55:18, :57:9, :58:14, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/tile/FPU.scala:750:58, :770:21, :781:44, :853:42
  wire             wdata_rawIn_isZero_1 =
    wdata_rawIn_isZeroExpIn_1 & wdata_rawIn_isZeroFractIn_1;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:48:30, :49:34, :60:30
  wire             wdata_rawIn_1_isZero = wdata_rawIn_isZero_1;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:60:30, :63:19
  wire             wdata_rawIn_isSpecial_1 = &(wdata_rawIn_adjustedExp_1[8:7]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:57:9, :61:{32,57}
  wire             wdata_rawIn_1_isNaN =
    wdata_rawIn_isSpecial_1 & ~wdata_rawIn_isZeroFractIn_1;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:49:34, :61:57, :63:19, :64:{28,31}
  wire             wdata_rawIn_1_isInf =
    wdata_rawIn_isSpecial_1 & wdata_rawIn_isZeroFractIn_1;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:49:34, :61:57, :63:19, :65:28
  wire [9:0]       wdata_rawIn_1_sExp = {1'h0, wdata_rawIn_adjustedExp_1};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:57:9, :63:19, :68:42, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire [24:0]      wdata_rawIn_1_sig =
    {1'h0,
     ~wdata_rawIn_isZero_1,
     wdata_rawIn_isZeroExpIn_1 ? wdata_rawIn_subnormFract_1 : wdata_rawIn_fractIn_1};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:46:21, :48:30, :52:64, :60:30, :63:19, :70:{19,27,33}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire [2:0]       _wdata_T_13 = wdata_rawIn_1_isZero ? 3'h0 : wdata_rawIn_1_sExp[8:6];	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:63:19, hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,50}
  wire [20:0]      wdata_swizzledNaN_lo_hi = {wdata_rawIn_sig[51:32], wdata_rawIn_1_sign};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:63:19, src/main/scala/tile/FPU.scala:330:26, :332:8
  wire [51:0]      wdata_swizzledNaN_lo =
    {wdata_swizzledNaN_lo_hi,
     _wdata_T_13[1],
     _wdata_T_13[0] | wdata_rawIn_1_isNaN,
     wdata_rawIn_1_sExp[5:0],
     wdata_rawIn_1_sig[22:0]};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:63:19, hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,76}, :50:23, :51:22, src/main/scala/tile/FPU.scala:330:26, :337:8
  wire [7:0]       wdata_swizzledNaN_hi_lo = {wdata_rawIn_sExp[7:1], _wdata_T_13[2]};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:63:19, hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:15, src/main/scala/tile/FPU.scala:330:26, :333:8, :334:8
  wire [4:0]       wdata_swizzledNaN_hi_hi =
    {wdata_rawIn_sign_0, _wdata_T_4[2:1], _GEN_0, &(wdata_rawIn_sig[51:32])};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:63:19, hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,76}, src/main/scala/tile/FPU.scala:330:26, :332:{8,42}
  wire [12:0]      wdata_swizzledNaN_hi =
    {wdata_swizzledNaN_hi_hi, wdata_swizzledNaN_hi_lo};	// src/main/scala/tile/FPU.scala:330:26
  wire [64:0]      wdata_swizzledNaN = {wdata_swizzledNaN_hi, wdata_swizzledNaN_lo};	// src/main/scala/tile/FPU.scala:330:26
  wire [64:0]      wdata =
    (&{_wdata_T_4[2:1], _GEN_0})
      ? wdata_swizzledNaN
      : {wdata_rawIn_sign_0,
         _wdata_T_4[2:1],
         _GEN_0,
         wdata_rawIn_sExp[8:0],
         wdata_rawIn_sig[51:0]};	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:63:19, hardfloat/hardfloat/src/main/scala/recFNFromFN.scala:48:{15,76}, :50:{23,41}, :51:22, src/main/scala/tile/FPU.scala:243:{25,56}, :330:26, :338:8
  wire [1:0]       _GEN_1 = {wdata[31], wdata[52]};	// src/main/scala/tile/FPU.scala:338:8, :374:27, :375:10, :376:10
  wire [1:0]       unswizzled_hi;	// src/main/scala/tile/FPU.scala:374:27
  assign unswizzled_hi = _GEN_1;	// src/main/scala/tile/FPU.scala:374:27
  wire [1:0]       frfWriteBundle_0_wrdata_prevRecoded_hi;	// src/main/scala/tile/FPU.scala:435:28
  assign frfWriteBundle_0_wrdata_prevRecoded_hi = _GEN_1;	// src/main/scala/tile/FPU.scala:374:27, :435:28
  wire [32:0]      unswizzled = {unswizzled_hi, wdata[30:0]};	// src/main/scala/tile/FPU.scala:338:8, :374:27, :377:10
  wire             curOK = wdata[63:61] != 3'h7 | wdata[60] == (&(wdata[51:32]));	// src/main/scala/tile/FPU.scala:243:{25,56}, :338:8, :379:{31,35,55,60,96}
  wire [11:0]      frfWriteBundle_0_wrdata_unrecoded_rawIn_exp = wdata[63:52];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, src/main/scala/tile/FPU.scala:338:8
  wire             frfWriteBundle_0_wrdata_unrecoded_rawIn_isZero =
    frfWriteBundle_0_wrdata_unrecoded_rawIn_exp[11:9] == 3'h0;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :52:{28,53}
  wire             frfWriteBundle_0_wrdata_unrecoded_rawIn_isZero_0 =
    frfWriteBundle_0_wrdata_unrecoded_rawIn_isZero;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23
  wire             frfWriteBundle_0_wrdata_unrecoded_rawIn_isSpecial =
    &(frfWriteBundle_0_wrdata_unrecoded_rawIn_exp[11:10]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:{28,53}
  wire             frfWriteBundle_0_wrdata_unrecoded_rawIn_isNaN =
    frfWriteBundle_0_wrdata_unrecoded_rawIn_isSpecial
    & frfWriteBundle_0_wrdata_unrecoded_rawIn_exp[9];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:{33,41}
  wire             frfWriteBundle_0_wrdata_unrecoded_rawIn_isInf =
    frfWriteBundle_0_wrdata_unrecoded_rawIn_isSpecial
    & ~(frfWriteBundle_0_wrdata_unrecoded_rawIn_exp[9]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:41, :57:{33,36}
  wire             frfWriteBundle_0_wrdata_unrecoded_rawIn_sign = wdata[64];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, :59:25, src/main/scala/tile/FPU.scala:338:8
  wire [12:0]      frfWriteBundle_0_wrdata_unrecoded_rawIn_sExp =
    {1'h0, frfWriteBundle_0_wrdata_unrecoded_rawIn_exp};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :55:23, :60:27, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire [53:0]      frfWriteBundle_0_wrdata_unrecoded_rawIn_sig =
    {1'h0, ~frfWriteBundle_0_wrdata_unrecoded_rawIn_isZero, wdata[51:0]};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23, :61:{35,44,49}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:338:8, :770:21, :781:44, :853:42
  wire             frfWriteBundle_0_wrdata_unrecoded_isSubnormal =
    $signed(frfWriteBundle_0_wrdata_unrecoded_rawIn_sExp) < 13'sh402;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [5:0]       frfWriteBundle_0_wrdata_unrecoded_denormShiftDist =
    6'h1 - frfWriteBundle_0_wrdata_unrecoded_rawIn_sExp[5:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:{35,47}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [52:0]      _frfWriteBundle_0_wrdata_unrecoded_denormFract_T_1 =
    frfWriteBundle_0_wrdata_unrecoded_rawIn_sig[53:1]
    >> frfWriteBundle_0_wrdata_unrecoded_denormShiftDist;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:35, :53:{38,42}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [51:0]      frfWriteBundle_0_wrdata_unrecoded_denormFract =
    _frfWriteBundle_0_wrdata_unrecoded_denormFract_T_1[51:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:53:{42,60}
  wire [10:0]      frfWriteBundle_0_wrdata_unrecoded_expOut =
    (frfWriteBundle_0_wrdata_unrecoded_isSubnormal
       ? 11'h0
       : frfWriteBundle_0_wrdata_unrecoded_rawIn_sExp[10:0] + 11'h3FF)
    | {11{frfWriteBundle_0_wrdata_unrecoded_rawIn_isNaN
            | frfWriteBundle_0_wrdata_unrecoded_rawIn_isInf}};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :56:16, :58:{27,45}, :60:{15,21,44}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [51:0]      frfWriteBundle_0_wrdata_unrecoded_fractOut =
    frfWriteBundle_0_wrdata_unrecoded_isSubnormal
      ? frfWriteBundle_0_wrdata_unrecoded_denormFract
      : frfWriteBundle_0_wrdata_unrecoded_rawIn_isInf
          ? 52'h0
          : frfWriteBundle_0_wrdata_unrecoded_rawIn_sig[51:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :53:60, :62:16, :64:{20,48}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [11:0]      frfWriteBundle_0_wrdata_unrecoded_hi =
    {frfWriteBundle_0_wrdata_unrecoded_rawIn_sign,
     frfWriteBundle_0_wrdata_unrecoded_expOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:15, :66:12, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [63:0]      frfWriteBundle_0_wrdata_unrecoded =
    {frfWriteBundle_0_wrdata_unrecoded_hi, frfWriteBundle_0_wrdata_unrecoded_fractOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:62:16, :66:12
  wire [32:0]      frfWriteBundle_0_wrdata_prevRecoded =
    {frfWriteBundle_0_wrdata_prevRecoded_hi, wdata[30:0]};	// src/main/scala/tile/FPU.scala:338:8, :377:10, :435:28
  wire [8:0]       frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_exp =
    frfWriteBundle_0_wrdata_prevRecoded[31:23];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, src/main/scala/tile/FPU.scala:435:28
  wire             frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isZero =
    frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_exp[8:6] == 3'h0;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :52:{28,53}
  wire             frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isZero_0 =
    frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isZero;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23
  wire             frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isSpecial =
    &(frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_exp[8:7]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:{28,53}
  wire             frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isNaN =
    frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isSpecial
    & frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_exp[6];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:{33,41}
  wire             frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isInf =
    frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isSpecial
    & ~(frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_exp[6]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:41, :57:{33,36}
  wire             frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_sign =
    frfWriteBundle_0_wrdata_prevRecoded[32];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, :59:25, src/main/scala/tile/FPU.scala:435:28
  wire [9:0]       frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_sExp =
    {1'h0, frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_exp};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :55:23, :60:27, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire [24:0]      frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_sig =
    {1'h0,
     ~frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isZero,
     frfWriteBundle_0_wrdata_prevRecoded[22:0]};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23, :61:{35,44,49}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:435:28, :770:21, :781:44, :853:42
  wire             frfWriteBundle_0_wrdata_prevUnrecoded_isSubnormal =
    $signed(frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_sExp) < 10'sh82;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [4:0]       frfWriteBundle_0_wrdata_prevUnrecoded_denormShiftDist =
    5'h1 - frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_sExp[4:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:{35,47}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [23:0]      _frfWriteBundle_0_wrdata_prevUnrecoded_denormFract_T_1 =
    frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_sig[24:1]
    >> frfWriteBundle_0_wrdata_prevUnrecoded_denormShiftDist;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:35, :53:{38,42}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [22:0]      frfWriteBundle_0_wrdata_prevUnrecoded_denormFract =
    _frfWriteBundle_0_wrdata_prevUnrecoded_denormFract_T_1[22:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:53:{42,60}
  wire [7:0]       frfWriteBundle_0_wrdata_prevUnrecoded_expOut =
    (frfWriteBundle_0_wrdata_prevUnrecoded_isSubnormal
       ? 8'h0
       : frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_sExp[7:0] + 8'h7F)
    | {8{frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isNaN
           | frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isInf}};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :56:16, :58:{27,45}, :60:{15,21,44}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [22:0]      frfWriteBundle_0_wrdata_prevUnrecoded_fractOut =
    frfWriteBundle_0_wrdata_prevUnrecoded_isSubnormal
      ? frfWriteBundle_0_wrdata_prevUnrecoded_denormFract
      : frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_isInf
          ? 23'h0
          : frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_sig[22:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :53:60, :62:16, :64:{20,48}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [8:0]       frfWriteBundle_0_wrdata_prevUnrecoded_hi =
    {frfWriteBundle_0_wrdata_prevUnrecoded_rawIn_sign,
     frfWriteBundle_0_wrdata_prevUnrecoded_expOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:15, :66:12, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [31:0]      frfWriteBundle_0_wrdata_prevUnrecoded =
    {frfWriteBundle_0_wrdata_prevUnrecoded_hi,
     frfWriteBundle_0_wrdata_prevUnrecoded_fractOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:62:16, :66:12
  wire [63:0]      frfWriteBundle_0_wrdata =
    {frfWriteBundle_0_wrdata_unrecoded[63:32],
     (&(wdata[63:61]))
       ? frfWriteBundle_0_wrdata_prevUnrecoded
       : frfWriteBundle_0_wrdata_unrecoded[31:0]};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:66:12, src/main/scala/tile/FPU.scala:243:{25,56}, :338:8, :440:{10,21,44,81}, :781:44
  wire [2:0]       ex_rm = (&(ex_reg_inst[14:12])) ? io_fcsr_rm_0 : ex_reg_inst[14:12];	// src/main/scala/tile/FPU.scala:744:30, :821:{18,30,38}
  wire [2:0]       sfma_io_in_bits_req_rm = ex_rm;	// src/main/scala/tile/FPU.scala:821:18, :824:19
  wire [2:0]       fpiu_io_in_bits_req_rm = ex_rm;	// src/main/scala/tile/FPU.scala:821:18, :824:19
  wire [2:0]       dfma_io_in_bits_req_rm = ex_rm;	// src/main/scala/tile/FPU.scala:821:18, :824:19
  wire             _dfma_io_in_valid_T = req_valid & ex_ctrl_fma;	// src/main/scala/tile/FPU.scala:756:32, :776:20, :845:33
  wire             _write_port_busy_T_16 = ex_ctrl_typeTagOut == 2'h0;	// src/main/scala/tile/FPU.scala:727:14, :770:21, :776:20, :845:70
  wire [1:0]       _GEN_2 = {_regfile_ext_R2_data[31], _regfile_ext_R2_data[52]};	// src/main/scala/tile/FPU.scala:350:31, :351:14, :352:14, :794:20
  wire [1:0]       sfma_io_in_bits_req_in1_unswizzled_hi;	// src/main/scala/tile/FPU.scala:350:31
  assign sfma_io_in_bits_req_in1_unswizzled_hi = _GEN_2;	// src/main/scala/tile/FPU.scala:350:31
  wire [1:0]       fpiu_io_in_bits_req_in1_unswizzled_hi;	// src/main/scala/tile/FPU.scala:350:31
  assign fpiu_io_in_bits_req_in1_unswizzled_hi = _GEN_2;	// src/main/scala/tile/FPU.scala:350:31
  wire [1:0]       dfma_io_in_bits_req_in1_unswizzled_hi;	// src/main/scala/tile/FPU.scala:350:31
  assign dfma_io_in_bits_req_in1_unswizzled_hi = _GEN_2;	// src/main/scala/tile/FPU.scala:350:31
  wire [32:0]      sfma_io_in_bits_req_in1_floats_0 =
    {sfma_io_in_bits_req_in1_unswizzled_hi, _regfile_ext_R2_data[30:0]};	// src/main/scala/tile/FPU.scala:350:31, :353:14, :794:20
  wire             sfma_io_in_bits_req_in1_isbox = &(_regfile_ext_R2_data[64:60]);	// src/main/scala/tile/FPU.scala:326:{49,84}, :794:20
  wire             sfma_io_in_bits_req_in1_oks_0 = sfma_io_in_bits_req_in1_isbox;	// src/main/scala/tile/FPU.scala:326:84, :356:32
  wire             sfma_io_in_bits_req_in1_sign = _regfile_ext_R2_data[64];	// src/main/scala/tile/FPU.scala:268:17, :794:20
  wire [51:0]      sfma_io_in_bits_req_in1_fractIn = _regfile_ext_R2_data[51:0];	// src/main/scala/tile/FPU.scala:269:20, :794:20
  wire [11:0]      sfma_io_in_bits_req_in1_expIn = _regfile_ext_R2_data[63:52];	// src/main/scala/tile/FPU.scala:270:18, :794:20
  wire [22:0]      sfma_io_in_bits_req_in1_fractOut =
    sfma_io_in_bits_req_in1_fractIn[51:29];	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]       sfma_io_in_bits_req_in1_expOut_expCode =
    sfma_io_in_bits_req_in1_expIn[11:9];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0]      sfma_io_in_bits_req_in1_expOut_commonCase =
    sfma_io_in_bits_req_in1_expIn - 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:50
  wire [8:0]       sfma_io_in_bits_req_in1_expOut =
    sfma_io_in_bits_req_in1_expOut_expCode == 3'h0
    | sfma_io_in_bits_req_in1_expOut_expCode > 3'h5
      ? {sfma_io_in_bits_req_in1_expOut_expCode,
         sfma_io_in_bits_req_in1_expOut_commonCase[5:0]}
      : sfma_io_in_bits_req_in1_expOut_commonCase[8:0];	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69,97}
  wire [9:0]       sfma_io_in_bits_req_in1_hi =
    {sfma_io_in_bits_req_in1_sign, sfma_io_in_bits_req_in1_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  wire [32:0]      sfma_io_in_bits_req_in1_floats_1 =
    {sfma_io_in_bits_req_in1_hi, sfma_io_in_bits_req_in1_fractOut};	// src/main/scala/tile/FPU.scala:271:38, :277:8
  wire [64:0]      sfma_io_in_bits_req_in1 =
    {32'h0,
     sfma_io_in_bits_req_in1_floats_0
       | (sfma_io_in_bits_req_in1_oks_0 ? 33'h0 : 33'hE0400000)};	// src/main/scala/tile/FPU.scala:350:31, :356:32, :366:{26,31}, :781:44, :824:19, :828:13
  wire [1:0]       _GEN_3 = {_regfile_ext_R1_data[31], _regfile_ext_R1_data[52]};	// src/main/scala/tile/FPU.scala:350:31, :351:14, :352:14, :794:20
  wire [1:0]       sfma_io_in_bits_req_in2_unswizzled_hi;	// src/main/scala/tile/FPU.scala:350:31
  assign sfma_io_in_bits_req_in2_unswizzled_hi = _GEN_3;	// src/main/scala/tile/FPU.scala:350:31
  wire [1:0]       fpiu_io_in_bits_req_in2_unswizzled_hi;	// src/main/scala/tile/FPU.scala:350:31
  assign fpiu_io_in_bits_req_in2_unswizzled_hi = _GEN_3;	// src/main/scala/tile/FPU.scala:350:31
  wire [1:0]       dfma_io_in_bits_req_in2_unswizzled_hi;	// src/main/scala/tile/FPU.scala:350:31
  assign dfma_io_in_bits_req_in2_unswizzled_hi = _GEN_3;	// src/main/scala/tile/FPU.scala:350:31
  wire [32:0]      sfma_io_in_bits_req_in2_floats_0 =
    {sfma_io_in_bits_req_in2_unswizzled_hi, _regfile_ext_R1_data[30:0]};	// src/main/scala/tile/FPU.scala:350:31, :353:14, :794:20
  wire             sfma_io_in_bits_req_in2_isbox = &(_regfile_ext_R1_data[64:60]);	// src/main/scala/tile/FPU.scala:326:{49,84}, :794:20
  wire             sfma_io_in_bits_req_in2_oks_0 = sfma_io_in_bits_req_in2_isbox;	// src/main/scala/tile/FPU.scala:326:84, :356:32
  wire             sfma_io_in_bits_req_in2_sign = _regfile_ext_R1_data[64];	// src/main/scala/tile/FPU.scala:268:17, :794:20
  wire [51:0]      sfma_io_in_bits_req_in2_fractIn = _regfile_ext_R1_data[51:0];	// src/main/scala/tile/FPU.scala:269:20, :794:20
  wire [11:0]      sfma_io_in_bits_req_in2_expIn = _regfile_ext_R1_data[63:52];	// src/main/scala/tile/FPU.scala:270:18, :794:20
  wire [22:0]      sfma_io_in_bits_req_in2_fractOut =
    sfma_io_in_bits_req_in2_fractIn[51:29];	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]       sfma_io_in_bits_req_in2_expOut_expCode =
    sfma_io_in_bits_req_in2_expIn[11:9];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0]      sfma_io_in_bits_req_in2_expOut_commonCase =
    sfma_io_in_bits_req_in2_expIn - 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:50
  wire [8:0]       sfma_io_in_bits_req_in2_expOut =
    sfma_io_in_bits_req_in2_expOut_expCode == 3'h0
    | sfma_io_in_bits_req_in2_expOut_expCode > 3'h5
      ? {sfma_io_in_bits_req_in2_expOut_expCode,
         sfma_io_in_bits_req_in2_expOut_commonCase[5:0]}
      : sfma_io_in_bits_req_in2_expOut_commonCase[8:0];	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69,97}
  wire [9:0]       sfma_io_in_bits_req_in2_hi =
    {sfma_io_in_bits_req_in2_sign, sfma_io_in_bits_req_in2_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  wire [32:0]      sfma_io_in_bits_req_in2_floats_1 =
    {sfma_io_in_bits_req_in2_hi, sfma_io_in_bits_req_in2_fractOut};	// src/main/scala/tile/FPU.scala:271:38, :277:8
  wire [64:0]      sfma_io_in_bits_req_in2 =
    {32'h0,
     sfma_io_in_bits_req_in2_floats_0
       | (sfma_io_in_bits_req_in2_oks_0 ? 33'h0 : 33'hE0400000)};	// src/main/scala/tile/FPU.scala:350:31, :356:32, :366:{26,31}, :781:44, :824:19, :829:13
  wire [1:0]       _GEN_4 = {_regfile_ext_R0_data[31], _regfile_ext_R0_data[52]};	// src/main/scala/tile/FPU.scala:350:31, :351:14, :352:14, :794:20
  wire [1:0]       sfma_io_in_bits_req_in3_unswizzled_hi;	// src/main/scala/tile/FPU.scala:350:31
  assign sfma_io_in_bits_req_in3_unswizzled_hi = _GEN_4;	// src/main/scala/tile/FPU.scala:350:31
  wire [1:0]       fpiu_io_in_bits_req_in3_unswizzled_hi;	// src/main/scala/tile/FPU.scala:350:31
  assign fpiu_io_in_bits_req_in3_unswizzled_hi = _GEN_4;	// src/main/scala/tile/FPU.scala:350:31
  wire [1:0]       dfma_io_in_bits_req_in3_unswizzled_hi;	// src/main/scala/tile/FPU.scala:350:31
  assign dfma_io_in_bits_req_in3_unswizzled_hi = _GEN_4;	// src/main/scala/tile/FPU.scala:350:31
  wire [32:0]      sfma_io_in_bits_req_in3_floats_0 =
    {sfma_io_in_bits_req_in3_unswizzled_hi, _regfile_ext_R0_data[30:0]};	// src/main/scala/tile/FPU.scala:350:31, :353:14, :794:20
  wire             sfma_io_in_bits_req_in3_isbox = &(_regfile_ext_R0_data[64:60]);	// src/main/scala/tile/FPU.scala:326:{49,84}, :794:20
  wire             sfma_io_in_bits_req_in3_oks_0 = sfma_io_in_bits_req_in3_isbox;	// src/main/scala/tile/FPU.scala:326:84, :356:32
  wire             sfma_io_in_bits_req_in3_sign = _regfile_ext_R0_data[64];	// src/main/scala/tile/FPU.scala:268:17, :794:20
  wire [51:0]      sfma_io_in_bits_req_in3_fractIn = _regfile_ext_R0_data[51:0];	// src/main/scala/tile/FPU.scala:269:20, :794:20
  wire [11:0]      sfma_io_in_bits_req_in3_expIn = _regfile_ext_R0_data[63:52];	// src/main/scala/tile/FPU.scala:270:18, :794:20
  wire [22:0]      sfma_io_in_bits_req_in3_fractOut =
    sfma_io_in_bits_req_in3_fractIn[51:29];	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]       sfma_io_in_bits_req_in3_expOut_expCode =
    sfma_io_in_bits_req_in3_expIn[11:9];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0]      sfma_io_in_bits_req_in3_expOut_commonCase =
    sfma_io_in_bits_req_in3_expIn - 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:50
  wire [8:0]       sfma_io_in_bits_req_in3_expOut =
    sfma_io_in_bits_req_in3_expOut_expCode == 3'h0
    | sfma_io_in_bits_req_in3_expOut_expCode > 3'h5
      ? {sfma_io_in_bits_req_in3_expOut_expCode,
         sfma_io_in_bits_req_in3_expOut_commonCase[5:0]}
      : sfma_io_in_bits_req_in3_expOut_commonCase[8:0];	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69,97}
  wire [9:0]       sfma_io_in_bits_req_in3_hi =
    {sfma_io_in_bits_req_in3_sign, sfma_io_in_bits_req_in3_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  wire [32:0]      sfma_io_in_bits_req_in3_floats_1 =
    {sfma_io_in_bits_req_in3_hi, sfma_io_in_bits_req_in3_fractOut};	// src/main/scala/tile/FPU.scala:271:38, :277:8
  wire [64:0]      sfma_io_in_bits_req_in3 =
    {32'h0,
     sfma_io_in_bits_req_in3_floats_0
       | (sfma_io_in_bits_req_in3_oks_0 ? 33'h0 : 33'hE0400000)};	// src/main/scala/tile/FPU.scala:350:31, :356:32, :366:{26,31}, :781:44, :824:19, :830:13
  wire [1:0]       sfma_io_in_bits_req_typ = ex_reg_inst[21:20];	// src/main/scala/tile/FPU.scala:744:30, :824:19, :831:27
  wire [1:0]       fpiu_io_in_bits_req_typ = ex_reg_inst[21:20];	// src/main/scala/tile/FPU.scala:744:30, :824:19, :831:27
  wire [1:0]       dfma_io_in_bits_req_typ = ex_reg_inst[21:20];	// src/main/scala/tile/FPU.scala:744:30, :824:19, :831:27
  wire [1:0]       sfma_io_in_bits_req_fmt = ex_reg_inst[26:25];	// src/main/scala/tile/FPU.scala:744:30, :824:19, :832:27
  wire [1:0]       fpiu_io_in_bits_req_fmt = ex_reg_inst[26:25];	// src/main/scala/tile/FPU.scala:744:30, :824:19, :832:27
  wire [1:0]       dfma_io_in_bits_req_fmt = ex_reg_inst[26:25];	// src/main/scala/tile/FPU.scala:744:30, :824:19, :832:27
  wire [1:0]       sfma_io_in_bits_req_fmaCmd =
    {ex_reg_inst[3], ex_reg_inst[2] | ~ex_ctrl_ren3 & ex_reg_inst[27]};	// src/main/scala/tile/FPU.scala:744:30, :776:20, :824:19, :833:{30,36,39,53,67}
  wire [32:0]      fpiu_io_in_bits_req_in1_unswizzled =
    {fpiu_io_in_bits_req_in1_unswizzled_hi, _regfile_ext_R2_data[30:0]};	// src/main/scala/tile/FPU.scala:350:31, :353:14, :794:20
  wire             fpiu_io_in_bits_req_in1_sign = fpiu_io_in_bits_req_in1_unswizzled[32];	// src/main/scala/tile/FPU.scala:268:17, :350:31
  wire [22:0]      fpiu_io_in_bits_req_in1_fractIn =
    fpiu_io_in_bits_req_in1_unswizzled[22:0];	// src/main/scala/tile/FPU.scala:269:20, :350:31
  wire [8:0]       fpiu_io_in_bits_req_in1_expIn =
    fpiu_io_in_bits_req_in1_unswizzled[31:23];	// src/main/scala/tile/FPU.scala:270:18, :350:31
  wire [51:0]      fpiu_io_in_bits_req_in1_fractOut =
    {fpiu_io_in_bits_req_in1_fractIn, 29'h0};	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]       fpiu_io_in_bits_req_in1_expOut_expCode =
    fpiu_io_in_bits_req_in1_expIn[8:6];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0]      fpiu_io_in_bits_req_in1_expOut_commonCase =
    {3'h0, fpiu_io_in_bits_req_in1_expIn} + 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:{31,50}
  wire [11:0]      fpiu_io_in_bits_req_in1_expOut =
    fpiu_io_in_bits_req_in1_expOut_expCode == 3'h0
    | fpiu_io_in_bits_req_in1_expOut_expCode > 3'h5
      ? {fpiu_io_in_bits_req_in1_expOut_expCode,
         fpiu_io_in_bits_req_in1_expOut_commonCase[8:0]}
      : fpiu_io_in_bits_req_in1_expOut_commonCase;	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69}
  wire [12:0]      fpiu_io_in_bits_req_in1_hi =
    {fpiu_io_in_bits_req_in1_sign, fpiu_io_in_bits_req_in1_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  wire [64:0]      fpiu_io_in_bits_req_in1_floats_0 =
    {fpiu_io_in_bits_req_in1_hi, fpiu_io_in_bits_req_in1_fractOut};	// src/main/scala/tile/FPU.scala:271:38, :277:8
  wire             fpiu_io_in_bits_req_in1_isbox = &(_regfile_ext_R2_data[64:60]);	// src/main/scala/tile/FPU.scala:326:{49,84}, :794:20
  wire             fpiu_io_in_bits_req_in1_oks_0 = fpiu_io_in_bits_req_in1_isbox;	// src/main/scala/tile/FPU.scala:326:84, :356:32
  wire             fpiu_io_in_bits_req_in1_truncIdx = ex_ctrl_typeTagIn[0];	// src/main/scala/tile/FPU.scala:776:20, src/main/scala/util/package.scala:32:47
  wire             fpiu_io_in_bits_req_in1_truncIdx_1 = ex_ctrl_typeTagIn[0];	// src/main/scala/tile/FPU.scala:776:20, src/main/scala/util/package.scala:32:47
  wire             fpiu_io_in_bits_req_in2_truncIdx = ex_ctrl_typeTagIn[0];	// src/main/scala/tile/FPU.scala:776:20, src/main/scala/util/package.scala:32:47
  wire             fpiu_io_in_bits_req_in2_truncIdx_1 = ex_ctrl_typeTagIn[0];	// src/main/scala/tile/FPU.scala:776:20, src/main/scala/util/package.scala:32:47
  wire             fpiu_io_in_bits_req_in3_truncIdx = ex_ctrl_typeTagIn[0];	// src/main/scala/tile/FPU.scala:776:20, src/main/scala/util/package.scala:32:47
  wire             fpiu_io_in_bits_req_in3_truncIdx_1 = ex_ctrl_typeTagIn[0];	// src/main/scala/tile/FPU.scala:776:20, src/main/scala/util/package.scala:32:47
  wire [64:0]      fpiu_io_in_bits_req_in1 =
    fpiu_io_in_bits_req_in1_truncIdx | fpiu_io_in_bits_req_in1_oks_0
      ? (fpiu_io_in_bits_req_in1_truncIdx_1
           ? _regfile_ext_R2_data
           : fpiu_io_in_bits_req_in1_floats_0)
      : 65'hE008000000000000;	// src/main/scala/tile/FPU.scala:277:8, :356:32, :363:10, :794:20, :824:19, src/main/scala/util/package.scala:32:47, :33:76
  wire [32:0]      fpiu_io_in_bits_req_in2_unswizzled =
    {fpiu_io_in_bits_req_in2_unswizzled_hi, _regfile_ext_R1_data[30:0]};	// src/main/scala/tile/FPU.scala:350:31, :353:14, :794:20
  wire             fpiu_io_in_bits_req_in2_sign = fpiu_io_in_bits_req_in2_unswizzled[32];	// src/main/scala/tile/FPU.scala:268:17, :350:31
  wire [22:0]      fpiu_io_in_bits_req_in2_fractIn =
    fpiu_io_in_bits_req_in2_unswizzled[22:0];	// src/main/scala/tile/FPU.scala:269:20, :350:31
  wire [8:0]       fpiu_io_in_bits_req_in2_expIn =
    fpiu_io_in_bits_req_in2_unswizzled[31:23];	// src/main/scala/tile/FPU.scala:270:18, :350:31
  wire [51:0]      fpiu_io_in_bits_req_in2_fractOut =
    {fpiu_io_in_bits_req_in2_fractIn, 29'h0};	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]       fpiu_io_in_bits_req_in2_expOut_expCode =
    fpiu_io_in_bits_req_in2_expIn[8:6];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0]      fpiu_io_in_bits_req_in2_expOut_commonCase =
    {3'h0, fpiu_io_in_bits_req_in2_expIn} + 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:{31,50}
  wire [11:0]      fpiu_io_in_bits_req_in2_expOut =
    fpiu_io_in_bits_req_in2_expOut_expCode == 3'h0
    | fpiu_io_in_bits_req_in2_expOut_expCode > 3'h5
      ? {fpiu_io_in_bits_req_in2_expOut_expCode,
         fpiu_io_in_bits_req_in2_expOut_commonCase[8:0]}
      : fpiu_io_in_bits_req_in2_expOut_commonCase;	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69}
  wire [12:0]      fpiu_io_in_bits_req_in2_hi =
    {fpiu_io_in_bits_req_in2_sign, fpiu_io_in_bits_req_in2_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  wire [64:0]      fpiu_io_in_bits_req_in2_floats_0 =
    {fpiu_io_in_bits_req_in2_hi, fpiu_io_in_bits_req_in2_fractOut};	// src/main/scala/tile/FPU.scala:271:38, :277:8
  wire             fpiu_io_in_bits_req_in2_isbox = &(_regfile_ext_R1_data[64:60]);	// src/main/scala/tile/FPU.scala:326:{49,84}, :794:20
  wire             fpiu_io_in_bits_req_in2_oks_0 = fpiu_io_in_bits_req_in2_isbox;	// src/main/scala/tile/FPU.scala:326:84, :356:32
  wire [64:0]      fpiu_io_in_bits_req_in2 =
    fpiu_io_in_bits_req_in2_truncIdx | fpiu_io_in_bits_req_in2_oks_0
      ? (fpiu_io_in_bits_req_in2_truncIdx_1
           ? _regfile_ext_R1_data
           : fpiu_io_in_bits_req_in2_floats_0)
      : 65'hE008000000000000;	// src/main/scala/tile/FPU.scala:277:8, :356:32, :363:10, :794:20, :824:19, src/main/scala/util/package.scala:32:47, :33:76
  wire [32:0]      fpiu_io_in_bits_req_in3_unswizzled =
    {fpiu_io_in_bits_req_in3_unswizzled_hi, _regfile_ext_R0_data[30:0]};	// src/main/scala/tile/FPU.scala:350:31, :353:14, :794:20
  wire             fpiu_io_in_bits_req_in3_sign = fpiu_io_in_bits_req_in3_unswizzled[32];	// src/main/scala/tile/FPU.scala:268:17, :350:31
  wire [22:0]      fpiu_io_in_bits_req_in3_fractIn =
    fpiu_io_in_bits_req_in3_unswizzled[22:0];	// src/main/scala/tile/FPU.scala:269:20, :350:31
  wire [8:0]       fpiu_io_in_bits_req_in3_expIn =
    fpiu_io_in_bits_req_in3_unswizzled[31:23];	// src/main/scala/tile/FPU.scala:270:18, :350:31
  wire [51:0]      fpiu_io_in_bits_req_in3_fractOut =
    {fpiu_io_in_bits_req_in3_fractIn, 29'h0};	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]       fpiu_io_in_bits_req_in3_expOut_expCode =
    fpiu_io_in_bits_req_in3_expIn[8:6];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0]      fpiu_io_in_bits_req_in3_expOut_commonCase =
    {3'h0, fpiu_io_in_bits_req_in3_expIn} + 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:{31,50}
  wire [11:0]      fpiu_io_in_bits_req_in3_expOut =
    fpiu_io_in_bits_req_in3_expOut_expCode == 3'h0
    | fpiu_io_in_bits_req_in3_expOut_expCode > 3'h5
      ? {fpiu_io_in_bits_req_in3_expOut_expCode,
         fpiu_io_in_bits_req_in3_expOut_commonCase[8:0]}
      : fpiu_io_in_bits_req_in3_expOut_commonCase;	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69}
  wire [12:0]      fpiu_io_in_bits_req_in3_hi =
    {fpiu_io_in_bits_req_in3_sign, fpiu_io_in_bits_req_in3_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  wire [64:0]      fpiu_io_in_bits_req_in3_floats_0 =
    {fpiu_io_in_bits_req_in3_hi, fpiu_io_in_bits_req_in3_fractOut};	// src/main/scala/tile/FPU.scala:271:38, :277:8
  wire             fpiu_io_in_bits_req_in3_isbox = &(_regfile_ext_R0_data[64:60]);	// src/main/scala/tile/FPU.scala:326:{49,84}, :794:20
  wire             fpiu_io_in_bits_req_in3_oks_0 = fpiu_io_in_bits_req_in3_isbox;	// src/main/scala/tile/FPU.scala:326:84, :356:32
  wire [64:0]      fpiu_io_in_bits_req_in3 =
    fpiu_io_in_bits_req_in3_truncIdx | fpiu_io_in_bits_req_in3_oks_0
      ? (fpiu_io_in_bits_req_in3_truncIdx_1
           ? _regfile_ext_R0_data
           : fpiu_io_in_bits_req_in3_floats_0)
      : 65'hE008000000000000;	// src/main/scala/tile/FPU.scala:277:8, :356:32, :363:10, :794:20, :824:19, src/main/scala/util/package.scala:32:47, :33:76
  wire [1:0]       fpiu_io_in_bits_req_fmaCmd =
    {ex_reg_inst[3], ex_reg_inst[2] | ~ex_ctrl_ren3 & ex_reg_inst[27]};	// src/main/scala/tile/FPU.scala:744:30, :776:20, :824:19, :833:{30,36,39,53,67}
  reg  [4:0]       divSqrt_waddr;	// src/main/scala/tile/FPU.scala:870:26
  wire [32:0]      dfma_io_in_bits_req_in1_unswizzled =
    {dfma_io_in_bits_req_in1_unswizzled_hi, _regfile_ext_R2_data[30:0]};	// src/main/scala/tile/FPU.scala:350:31, :353:14, :794:20
  wire             dfma_io_in_bits_req_in1_sign = dfma_io_in_bits_req_in1_unswizzled[32];	// src/main/scala/tile/FPU.scala:268:17, :350:31
  wire [22:0]      dfma_io_in_bits_req_in1_fractIn =
    dfma_io_in_bits_req_in1_unswizzled[22:0];	// src/main/scala/tile/FPU.scala:269:20, :350:31
  wire [8:0]       dfma_io_in_bits_req_in1_expIn =
    dfma_io_in_bits_req_in1_unswizzled[31:23];	// src/main/scala/tile/FPU.scala:270:18, :350:31
  wire [51:0]      dfma_io_in_bits_req_in1_fractOut =
    {dfma_io_in_bits_req_in1_fractIn, 29'h0};	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]       dfma_io_in_bits_req_in1_expOut_expCode =
    dfma_io_in_bits_req_in1_expIn[8:6];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0]      dfma_io_in_bits_req_in1_expOut_commonCase =
    {3'h0, dfma_io_in_bits_req_in1_expIn} + 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:{31,50}
  wire [11:0]      dfma_io_in_bits_req_in1_expOut =
    dfma_io_in_bits_req_in1_expOut_expCode == 3'h0
    | dfma_io_in_bits_req_in1_expOut_expCode > 3'h5
      ? {dfma_io_in_bits_req_in1_expOut_expCode,
         dfma_io_in_bits_req_in1_expOut_commonCase[8:0]}
      : dfma_io_in_bits_req_in1_expOut_commonCase;	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69}
  wire [12:0]      dfma_io_in_bits_req_in1_hi =
    {dfma_io_in_bits_req_in1_sign, dfma_io_in_bits_req_in1_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  wire [64:0]      dfma_io_in_bits_req_in1_floats_0 =
    {dfma_io_in_bits_req_in1_hi, dfma_io_in_bits_req_in1_fractOut};	// src/main/scala/tile/FPU.scala:271:38, :277:8
  wire             dfma_io_in_bits_req_in1_isbox = &(_regfile_ext_R2_data[64:60]);	// src/main/scala/tile/FPU.scala:326:{49,84}, :794:20
  wire             dfma_io_in_bits_req_in1_oks_0 = dfma_io_in_bits_req_in1_isbox;	// src/main/scala/tile/FPU.scala:326:84, :356:32
  wire [32:0]      dfma_io_in_bits_req_in2_unswizzled =
    {dfma_io_in_bits_req_in2_unswizzled_hi, _regfile_ext_R1_data[30:0]};	// src/main/scala/tile/FPU.scala:350:31, :353:14, :794:20
  wire             dfma_io_in_bits_req_in2_sign = dfma_io_in_bits_req_in2_unswizzled[32];	// src/main/scala/tile/FPU.scala:268:17, :350:31
  wire [22:0]      dfma_io_in_bits_req_in2_fractIn =
    dfma_io_in_bits_req_in2_unswizzled[22:0];	// src/main/scala/tile/FPU.scala:269:20, :350:31
  wire [8:0]       dfma_io_in_bits_req_in2_expIn =
    dfma_io_in_bits_req_in2_unswizzled[31:23];	// src/main/scala/tile/FPU.scala:270:18, :350:31
  wire [51:0]      dfma_io_in_bits_req_in2_fractOut =
    {dfma_io_in_bits_req_in2_fractIn, 29'h0};	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]       dfma_io_in_bits_req_in2_expOut_expCode =
    dfma_io_in_bits_req_in2_expIn[8:6];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0]      dfma_io_in_bits_req_in2_expOut_commonCase =
    {3'h0, dfma_io_in_bits_req_in2_expIn} + 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:{31,50}
  wire [11:0]      dfma_io_in_bits_req_in2_expOut =
    dfma_io_in_bits_req_in2_expOut_expCode == 3'h0
    | dfma_io_in_bits_req_in2_expOut_expCode > 3'h5
      ? {dfma_io_in_bits_req_in2_expOut_expCode,
         dfma_io_in_bits_req_in2_expOut_commonCase[8:0]}
      : dfma_io_in_bits_req_in2_expOut_commonCase;	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69}
  wire [12:0]      dfma_io_in_bits_req_in2_hi =
    {dfma_io_in_bits_req_in2_sign, dfma_io_in_bits_req_in2_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  wire [64:0]      dfma_io_in_bits_req_in2_floats_0 =
    {dfma_io_in_bits_req_in2_hi, dfma_io_in_bits_req_in2_fractOut};	// src/main/scala/tile/FPU.scala:271:38, :277:8
  wire             dfma_io_in_bits_req_in2_isbox = &(_regfile_ext_R1_data[64:60]);	// src/main/scala/tile/FPU.scala:326:{49,84}, :794:20
  wire             dfma_io_in_bits_req_in2_oks_0 = dfma_io_in_bits_req_in2_isbox;	// src/main/scala/tile/FPU.scala:326:84, :356:32
  wire [32:0]      dfma_io_in_bits_req_in3_unswizzled =
    {dfma_io_in_bits_req_in3_unswizzled_hi, _regfile_ext_R0_data[30:0]};	// src/main/scala/tile/FPU.scala:350:31, :353:14, :794:20
  wire             dfma_io_in_bits_req_in3_sign = dfma_io_in_bits_req_in3_unswizzled[32];	// src/main/scala/tile/FPU.scala:268:17, :350:31
  wire [22:0]      dfma_io_in_bits_req_in3_fractIn =
    dfma_io_in_bits_req_in3_unswizzled[22:0];	// src/main/scala/tile/FPU.scala:269:20, :350:31
  wire [8:0]       dfma_io_in_bits_req_in3_expIn =
    dfma_io_in_bits_req_in3_unswizzled[31:23];	// src/main/scala/tile/FPU.scala:270:18, :350:31
  wire [51:0]      dfma_io_in_bits_req_in3_fractOut =
    {dfma_io_in_bits_req_in3_fractIn, 29'h0};	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]       dfma_io_in_bits_req_in3_expOut_expCode =
    dfma_io_in_bits_req_in3_expIn[8:6];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0]      dfma_io_in_bits_req_in3_expOut_commonCase =
    {3'h0, dfma_io_in_bits_req_in3_expIn} + 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:{31,50}
  wire [11:0]      dfma_io_in_bits_req_in3_expOut =
    dfma_io_in_bits_req_in3_expOut_expCode == 3'h0
    | dfma_io_in_bits_req_in3_expOut_expCode > 3'h5
      ? {dfma_io_in_bits_req_in3_expOut_expCode,
         dfma_io_in_bits_req_in3_expOut_commonCase[8:0]}
      : dfma_io_in_bits_req_in3_expOut_commonCase;	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69}
  wire [12:0]      dfma_io_in_bits_req_in3_hi =
    {dfma_io_in_bits_req_in3_sign, dfma_io_in_bits_req_in3_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  wire [64:0]      dfma_io_in_bits_req_in3_floats_0 =
    {dfma_io_in_bits_req_in3_hi, dfma_io_in_bits_req_in3_fractOut};	// src/main/scala/tile/FPU.scala:271:38, :277:8
  wire             dfma_io_in_bits_req_in3_isbox = &(_regfile_ext_R0_data[64:60]);	// src/main/scala/tile/FPU.scala:326:{49,84}, :794:20
  wire             dfma_io_in_bits_req_in3_oks_0 = dfma_io_in_bits_req_in3_isbox;	// src/main/scala/tile/FPU.scala:326:84, :356:32
  wire [1:0]       dfma_io_in_bits_req_fmaCmd =
    {ex_reg_inst[3], ex_reg_inst[2] | ~ex_ctrl_ren3 & ex_reg_inst[27]};	// src/main/scala/tile/FPU.scala:744:30, :776:20, :824:19, :833:{30,36,39,53,67}
  wire             _divSqrt_io_inValid_T = mem_ctrl_typeTagOut == 2'h0;	// src/main/scala/tile/FPU.scala:727:14, :770:21, :777:27, :882:72
  wire             _divSqrt_io_inValid_T_2 = mem_ctrl_typeTagOut == 2'h1;	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:58:14, src/main/scala/tile/FPU.scala:777:27, :887:78
  wire [2:0]       memLatencyMask =
    {mem_ctrl_fma & _divSqrt_io_inValid_T_2,
     mem_ctrl_fma & _divSqrt_io_inValid_T,
     mem_ctrl_fastpipe | mem_ctrl_fromint};	// src/main/scala/tile/FPU.scala:777:27, :882:{56,72}, :887:{62,78}, :897:72
  reg  [2:0]       wen;	// src/main/scala/tile/FPU.scala:910:20
  reg  [4:0]       wbInfo_0_rd;	// src/main/scala/tile/FPU.scala:911:19
  reg              wbInfo_0_typeTag;	// src/main/scala/tile/FPU.scala:911:19
  reg              wbInfo_0_cp;	// src/main/scala/tile/FPU.scala:911:19
  reg  [1:0]       wbInfo_0_pipeid;	// src/main/scala/tile/FPU.scala:911:19
  reg  [4:0]       wbInfo_1_rd;	// src/main/scala/tile/FPU.scala:911:19
  reg              wbInfo_1_typeTag;	// src/main/scala/tile/FPU.scala:911:19
  reg              wbInfo_1_cp;	// src/main/scala/tile/FPU.scala:911:19
  reg  [1:0]       wbInfo_1_pipeid;	// src/main/scala/tile/FPU.scala:911:19
  reg  [4:0]       wbInfo_2_rd;	// src/main/scala/tile/FPU.scala:911:19
  reg              wbInfo_2_typeTag;	// src/main/scala/tile/FPU.scala:911:19
  reg              wbInfo_2_cp;	// src/main/scala/tile/FPU.scala:911:19
  reg  [1:0]       wbInfo_2_pipeid;	// src/main/scala/tile/FPU.scala:911:19
  wire             mem_wen =
    mem_reg_valid & (mem_ctrl_fma | mem_ctrl_fastpipe | mem_ctrl_fromint);	// src/main/scala/tile/FPU.scala:760:30, :777:27, :912:{31,69}
  reg              write_port_busy;	// src/main/scala/tile/FPU.scala:913:34
  wire             divSqrt_wen;	// src/main/scala/tile/FPU.scala:868:32
  assign waddr = divSqrt_wen ? divSqrt_waddr : wbInfo_0_rd;	// src/main/scala/tile/FPU.scala:868:32, :870:26, :911:19, :934:18
  wire [4:0]       io_sboard_clra_0 = waddr;	// src/main/scala/tile/FPU.scala:934:18
  wire [4:0]       frfWriteBundle_1_wrdst = waddr;	// src/main/scala/tile/FPU.scala:781:44, :934:18
  wire             divSqrt_typeTag;	// src/main/scala/tile/FPU.scala:871:29
  wire             wtypeTag = divSqrt_wen ? divSqrt_typeTag : wbInfo_0_typeTag;	// src/main/scala/tile/FPU.scala:868:32, :871:29, :911:19, :935:21
  wire [3:0][64:0] _GEN_5 =
    {{_dfma_io_out_bits_data},
     {_sfma_io_out_bits_data},
     {_ifpu_io_out_bits_data},
     {_fpmu_io_out_bits_data}};	// src/main/scala/tile/FPU.scala:844:20, :858:20, :863:20, :884:28, src/main/scala/util/package.scala:33:{76,86}
  wire [64:0]      divSqrt_wdata;	// src/main/scala/tile/FPU.scala:872:27
  wire [64:0]      _wdata_T_29 = divSqrt_wen ? divSqrt_wdata : _GEN_5[wbInfo_0_pipeid];	// src/main/scala/tile/FPU.scala:868:32, :872:27, :911:19, :936:22, src/main/scala/util/package.scala:33:{76,86}
  wire [20:0]      wdata_opts_bigger_swizzledNaN_lo_hi = {20'hFFFFF, _wdata_T_29[32]};	// src/main/scala/tile/FPU.scala:330:26, :332:42, :336:8, :936:22
  wire [51:0]      wdata_opts_bigger_swizzledNaN_lo =
    {wdata_opts_bigger_swizzledNaN_lo_hi, _wdata_T_29[30:0]};	// src/main/scala/tile/FPU.scala:330:26, :337:8, :936:22
  wire [7:0]       wdata_opts_bigger_swizzledNaN_hi_lo = {7'h7F, _wdata_T_29[31]};	// src/main/scala/tile/FPU.scala:330:26, :334:8, :936:22
  wire [12:0]      wdata_opts_bigger_swizzledNaN_hi =
    {5'h1F, wdata_opts_bigger_swizzledNaN_hi_lo};	// src/main/scala/tile/FPU.scala:330:26
  wire [64:0]      wdata_opts_bigger_swizzledNaN =
    {wdata_opts_bigger_swizzledNaN_hi, wdata_opts_bigger_swizzledNaN_lo};	// src/main/scala/tile/FPU.scala:330:26
  wire [64:0]      wdata_opts_bigger = wdata_opts_bigger_swizzledNaN;	// src/main/scala/tile/FPU.scala:330:26, :338:8
  wire [64:0]      wdata_opts_0 = wdata_opts_bigger;	// src/main/scala/tile/FPU.scala:338:8, :392:14
  wire [64:0]      wdata_1 = wtypeTag ? _wdata_T_29 : wdata_opts_0;	// src/main/scala/tile/FPU.scala:392:14, :935:21, :936:22, src/main/scala/util/package.scala:33:76
  wire [3:0][4:0]  _GEN_6 =
    {{_dfma_io_out_bits_exc},
     {_sfma_io_out_bits_exc},
     {_ifpu_io_out_bits_exc},
     {_fpmu_io_out_bits_exc}};	// src/main/scala/tile/FPU.scala:844:20, :858:20, :863:20, :884:28, src/main/scala/util/package.scala:33:{76,86}
  wire [4:0]       wexc = _GEN_6[wbInfo_0_pipeid];	// src/main/scala/tile/FPU.scala:911:19, src/main/scala/util/package.scala:33:{76,86}
  wire             frfWriteBundle_1_wrenf = ~wbInfo_0_cp & wen[0] | divSqrt_wen;	// src/main/scala/tile/FPU.scala:781:44, :868:32, :910:20, :911:19, :938:{10,24,30,35}
  wire [1:0]       _GEN_7 = {wdata_1[31], wdata_1[52]};	// src/main/scala/tile/FPU.scala:374:27, :375:10, :376:10, src/main/scala/util/package.scala:33:76
  wire [1:0]       unswizzled_hi_1;	// src/main/scala/tile/FPU.scala:374:27
  assign unswizzled_hi_1 = _GEN_7;	// src/main/scala/tile/FPU.scala:374:27
  wire [1:0]       frfWriteBundle_1_wrdata_prevRecoded_hi;	// src/main/scala/tile/FPU.scala:435:28
  assign frfWriteBundle_1_wrdata_prevRecoded_hi = _GEN_7;	// src/main/scala/tile/FPU.scala:374:27, :435:28
  wire [32:0]      unswizzled_1 = {unswizzled_hi_1, wdata_1[30:0]};	// src/main/scala/tile/FPU.scala:374:27, :377:10, src/main/scala/util/package.scala:33:76
  wire             curOK_1 = wdata_1[63:61] != 3'h7 | wdata_1[60] == (&(wdata_1[51:32]));	// src/main/scala/tile/FPU.scala:243:{25,56}, :379:{31,35,55,60,96}, src/main/scala/util/package.scala:33:76
  `ifndef SYNTHESIS	// src/main/scala/tile/FPU.scala:798:11
    always @(posedge clock) begin	// src/main/scala/tile/FPU.scala:798:11
      if (load_wb & ~reset & ~curOK) begin	// src/main/scala/tile/FPU.scala:379:31, :749:24, :798:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tile/FPU.scala:798:11
          $error("Assertion failed\n    at FPU.scala:798 assert(consistent(wdata))\n");	// src/main/scala/tile/FPU.scala:798:11
        if (`STOP_COND_)	// src/main/scala/tile/FPU.scala:798:11
          $fatal;	// src/main/scala/tile/FPU.scala:798:11
      end
      if (frfWriteBundle_1_wrenf & ~reset & ~curOK_1) begin	// src/main/scala/tile/FPU.scala:379:31, :781:44, :798:11, :939:11
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/tile/FPU.scala:939:11
          $error("Assertion failed\n    at FPU.scala:939 assert(consistent(wdata))\n");	// src/main/scala/tile/FPU.scala:939:11
        if (`STOP_COND_)	// src/main/scala/tile/FPU.scala:939:11
          $fatal;	// src/main/scala/tile/FPU.scala:939:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [11:0]      frfWriteBundle_1_wrdata_unrecoded_rawIn_exp = wdata_1[63:52];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, src/main/scala/util/package.scala:33:76
  wire             frfWriteBundle_1_wrdata_unrecoded_rawIn_isZero =
    frfWriteBundle_1_wrdata_unrecoded_rawIn_exp[11:9] == 3'h0;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :52:{28,53}
  wire             frfWriteBundle_1_wrdata_unrecoded_rawIn_isZero_0 =
    frfWriteBundle_1_wrdata_unrecoded_rawIn_isZero;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23
  wire             frfWriteBundle_1_wrdata_unrecoded_rawIn_isSpecial =
    &(frfWriteBundle_1_wrdata_unrecoded_rawIn_exp[11:10]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:{28,53}
  wire             frfWriteBundle_1_wrdata_unrecoded_rawIn_isNaN =
    frfWriteBundle_1_wrdata_unrecoded_rawIn_isSpecial
    & frfWriteBundle_1_wrdata_unrecoded_rawIn_exp[9];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:{33,41}
  wire             frfWriteBundle_1_wrdata_unrecoded_rawIn_isInf =
    frfWriteBundle_1_wrdata_unrecoded_rawIn_isSpecial
    & ~(frfWriteBundle_1_wrdata_unrecoded_rawIn_exp[9]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:41, :57:{33,36}
  wire             frfWriteBundle_1_wrdata_unrecoded_rawIn_sign = wdata_1[64];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, :59:25, src/main/scala/util/package.scala:33:76
  wire [12:0]      frfWriteBundle_1_wrdata_unrecoded_rawIn_sExp =
    {1'h0, frfWriteBundle_1_wrdata_unrecoded_rawIn_exp};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :55:23, :60:27, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire [53:0]      frfWriteBundle_1_wrdata_unrecoded_rawIn_sig =
    {1'h0, ~frfWriteBundle_1_wrdata_unrecoded_rawIn_isZero, wdata_1[51:0]};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23, :61:{35,44,49}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42, src/main/scala/util/package.scala:33:76
  wire             frfWriteBundle_1_wrdata_unrecoded_isSubnormal =
    $signed(frfWriteBundle_1_wrdata_unrecoded_rawIn_sExp) < 13'sh402;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [5:0]       frfWriteBundle_1_wrdata_unrecoded_denormShiftDist =
    6'h1 - frfWriteBundle_1_wrdata_unrecoded_rawIn_sExp[5:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:{35,47}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [52:0]      _frfWriteBundle_1_wrdata_unrecoded_denormFract_T_1 =
    frfWriteBundle_1_wrdata_unrecoded_rawIn_sig[53:1]
    >> frfWriteBundle_1_wrdata_unrecoded_denormShiftDist;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:35, :53:{38,42}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [51:0]      frfWriteBundle_1_wrdata_unrecoded_denormFract =
    _frfWriteBundle_1_wrdata_unrecoded_denormFract_T_1[51:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:53:{42,60}
  wire [10:0]      frfWriteBundle_1_wrdata_unrecoded_expOut =
    (frfWriteBundle_1_wrdata_unrecoded_isSubnormal
       ? 11'h0
       : frfWriteBundle_1_wrdata_unrecoded_rawIn_sExp[10:0] + 11'h3FF)
    | {11{frfWriteBundle_1_wrdata_unrecoded_rawIn_isNaN
            | frfWriteBundle_1_wrdata_unrecoded_rawIn_isInf}};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :56:16, :58:{27,45}, :60:{15,21,44}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [51:0]      frfWriteBundle_1_wrdata_unrecoded_fractOut =
    frfWriteBundle_1_wrdata_unrecoded_isSubnormal
      ? frfWriteBundle_1_wrdata_unrecoded_denormFract
      : frfWriteBundle_1_wrdata_unrecoded_rawIn_isInf
          ? 52'h0
          : frfWriteBundle_1_wrdata_unrecoded_rawIn_sig[51:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :53:60, :62:16, :64:{20,48}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [11:0]      frfWriteBundle_1_wrdata_unrecoded_hi =
    {frfWriteBundle_1_wrdata_unrecoded_rawIn_sign,
     frfWriteBundle_1_wrdata_unrecoded_expOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:15, :66:12, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [63:0]      frfWriteBundle_1_wrdata_unrecoded =
    {frfWriteBundle_1_wrdata_unrecoded_hi, frfWriteBundle_1_wrdata_unrecoded_fractOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:62:16, :66:12
  wire [32:0]      frfWriteBundle_1_wrdata_prevRecoded =
    {frfWriteBundle_1_wrdata_prevRecoded_hi, wdata_1[30:0]};	// src/main/scala/tile/FPU.scala:377:10, :435:28, src/main/scala/util/package.scala:33:76
  wire [8:0]       frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_exp =
    frfWriteBundle_1_wrdata_prevRecoded[31:23];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, src/main/scala/tile/FPU.scala:435:28
  wire             frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isZero =
    frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_exp[8:6] == 3'h0;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :52:{28,53}
  wire             frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isZero_0 =
    frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isZero;	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23
  wire             frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isSpecial =
    &(frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_exp[8:7]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:{28,53}
  wire             frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isNaN =
    frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isSpecial
    & frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_exp[6];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:{33,41}
  wire             frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isInf =
    frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isSpecial
    & ~(frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_exp[6]);	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :53:53, :55:23, :56:41, :57:{33,36}
  wire             frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_sign =
    frfWriteBundle_1_wrdata_prevRecoded[32];	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, :59:25, src/main/scala/tile/FPU.scala:435:28
  wire [9:0]       frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_sExp =
    {1'h0, frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_exp};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:51:21, :55:23, :60:27, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:770:21, :781:44, :853:42
  wire [24:0]      frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_sig =
    {1'h0,
     ~frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isZero,
     frfWriteBundle_1_wrdata_prevRecoded[22:0]};	// hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:52:53, :55:23, :61:{35,44,49}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:435:28, :770:21, :781:44, :853:42
  wire             frfWriteBundle_1_wrdata_prevUnrecoded_isSubnormal =
    $signed(frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_sExp) < 10'sh82;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [4:0]       frfWriteBundle_1_wrdata_prevUnrecoded_denormShiftDist =
    5'h1 - frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_sExp[4:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:{35,47}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23, src/main/scala/chisel3/util/Mux.scala:50:70
  wire [23:0]      _frfWriteBundle_1_wrdata_prevUnrecoded_denormFract_T_1 =
    frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_sig[24:1]
    >> frfWriteBundle_1_wrdata_prevUnrecoded_denormShiftDist;	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:52:35, :53:{38,42}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [22:0]      frfWriteBundle_1_wrdata_prevUnrecoded_denormFract =
    _frfWriteBundle_1_wrdata_prevUnrecoded_denormFract_T_1[22:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:53:{42,60}
  wire [7:0]       frfWriteBundle_1_wrdata_prevUnrecoded_expOut =
    (frfWriteBundle_1_wrdata_prevUnrecoded_isSubnormal
       ? 8'h0
       : frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_sExp[7:0] + 8'h7F)
    | {8{frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isNaN
           | frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isInf}};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :56:16, :58:{27,45}, :60:{15,21,44}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [22:0]      frfWriteBundle_1_wrdata_prevUnrecoded_fractOut =
    frfWriteBundle_1_wrdata_prevUnrecoded_isSubnormal
      ? frfWriteBundle_1_wrdata_prevUnrecoded_denormFract
      : frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_isInf
          ? 23'h0
          : frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_sig[22:0];	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:51:38, :53:60, :62:16, :64:{20,48}, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [8:0]       frfWriteBundle_1_wrdata_prevUnrecoded_hi =
    {frfWriteBundle_1_wrdata_prevUnrecoded_rawIn_sign,
     frfWriteBundle_1_wrdata_prevUnrecoded_expOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:60:15, :66:12, hardfloat/hardfloat/src/main/scala/rawFloatFromRecFN.scala:55:23
  wire [31:0]      frfWriteBundle_1_wrdata_prevUnrecoded =
    {frfWriteBundle_1_wrdata_prevUnrecoded_hi,
     frfWriteBundle_1_wrdata_prevUnrecoded_fractOut};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:62:16, :66:12
  wire [63:0]      frfWriteBundle_1_wrdata =
    {frfWriteBundle_1_wrdata_unrecoded[63:32],
     (&(wdata_1[63:61]))
       ? frfWriteBundle_1_wrdata_prevUnrecoded
       : frfWriteBundle_1_wrdata_unrecoded[31:0]};	// hardfloat/hardfloat/src/main/scala/fNFromRecFN.scala:66:12, src/main/scala/tile/FPU.scala:243:{25,56}, :440:{10,21,44,81}, :781:44, src/main/scala/util/package.scala:33:76
  wire             io_cp_resp_valid = wbInfo_0_cp & wen[0];	// src/main/scala/tile/FPU.scala:910:20, :911:19, :938:30, :952:22
  wire [64:0]      io_cp_resp_bits_data = io_cp_resp_valid ? wdata_1 : 65'h0;	// src/main/scala/tile/FPU.scala:773:24, :853:60, :854:26, :952:33, :953:26, src/main/scala/util/package.scala:33:76
  wire             io_cp_req_ready = ~ex_reg_valid;	// src/main/scala/tile/FPU.scala:743:29, :956:22
  wire             wb_toint_valid = wb_reg_valid & wb_ctrl_toint;	// src/main/scala/tile/FPU.scala:768:29, :778:26, :958:37
  reg  [4:0]       wb_toint_exc;	// src/main/scala/tile/FPU.scala:959:31
  wire             io_fcsr_flags_valid_0 = wb_toint_valid | divSqrt_wen | wen[0];	// src/main/scala/tile/FPU.scala:868:32, :910:20, :938:30, :958:37, :960:56
  wire [4:0]       divSqrt_flags;	// src/main/scala/tile/FPU.scala:873:27
  wire [4:0]       io_fcsr_flags_bits_0 =
    (wb_toint_valid ? wb_toint_exc : 5'h0) | (divSqrt_wen ? divSqrt_flags : 5'h0)
    | (wen[0] ? wexc : 5'h0);	// src/main/scala/tile/FPU.scala:774:23, :868:32, :873:27, :910:20, :938:30, :958:37, :959:31, :962:8, :963:{8,42}, :964:8, src/main/scala/util/package.scala:33:76
  wire             _divSqrt_inValid_T = mem_ctrl_div | mem_ctrl_sqrt;	// src/main/scala/tile/FPU.scala:777:27, :966:47
  wire             divSqrt_write_port_busy = _divSqrt_inValid_T & (|wen);	// src/main/scala/tile/FPU.scala:910:20, :966:{47,65,72}
  wire             divSqrt_inFlight;	// src/main/scala/tile/FPU.scala:869:37
  wire             io_fcsr_rdy_0 =
    ~(ex_reg_valid & ex_ctrl_wflags | mem_reg_valid & mem_ctrl_wflags | wb_toint_valid
      | (|wen) | divSqrt_inFlight);	// src/main/scala/tile/FPU.scala:743:29, :760:30, :776:20, :777:27, :869:37, :910:20, :958:37, :966:72, :967:{18,33,68,131}
  assign io_nack_mem_0 = write_port_busy | divSqrt_write_port_busy | divSqrt_inFlight;	// src/main/scala/tile/FPU.scala:869:37, :913:34, :966:65, :968:61
  reg              io_sboard_set_REG;	// src/main/scala/tile/FPU.scala:971:59
  wire             io_sboard_set_0 = wb_reg_valid & io_sboard_set_REG;	// src/main/scala/tile/FPU.scala:768:29, :971:{49,59}
  wire             io_sboard_clr_0 = divSqrt_wen | wen[0] & (&wbInfo_0_pipeid);	// src/main/scala/tile/FPU.scala:868:32, :910:20, :911:19, :938:30, :972:{49,60}, src/main/scala/util/package.scala:33:86
  wire             io_illegal_rm_0 =
    io_inst_0[14:12] == 3'h5 | io_inst_0[14:12] == 3'h6 | (&(io_inst_0[14:12]))
    & io_fcsr_rm_0 > 3'h4;	// src/main/scala/tile/FPU.scala:976:{27,53,71,79,93}, src/main/scala/util/package.scala:16:47
  wire             divSqrt_inValid =
    mem_reg_valid & _divSqrt_inValid_T & ~divSqrt_inFlight;	// src/main/scala/tile/FPU.scala:760:30, :869:37, :966:47, :979:{76,79}
  reg              divSqrt_killed;	// src/main/scala/tile/FPU.scala:980:33
  wire             divSqrt_io_a_sign = _fpiu_io_out_bits_in_in1[64];	// src/main/scala/tile/FPU.scala:268:17, :848:20
  wire [51:0]      divSqrt_io_a_fractIn = _fpiu_io_out_bits_in_in1[51:0];	// src/main/scala/tile/FPU.scala:269:20, :848:20
  wire [11:0]      divSqrt_io_a_expIn = _fpiu_io_out_bits_in_in1[63:52];	// src/main/scala/tile/FPU.scala:270:18, :848:20
  wire [22:0]      divSqrt_io_a_fractOut = divSqrt_io_a_fractIn[51:29];	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]       divSqrt_io_a_expOut_expCode = divSqrt_io_a_expIn[11:9];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0]      divSqrt_io_a_expOut_commonCase = divSqrt_io_a_expIn - 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:50
  wire [8:0]       divSqrt_io_a_expOut =
    divSqrt_io_a_expOut_expCode == 3'h0 | divSqrt_io_a_expOut_expCode > 3'h5
      ? {divSqrt_io_a_expOut_expCode, divSqrt_io_a_expOut_commonCase[5:0]}
      : divSqrt_io_a_expOut_commonCase[8:0];	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69,97}
  wire [9:0]       divSqrt_io_a_hi = {divSqrt_io_a_sign, divSqrt_io_a_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  wire             divSqrt_io_b_sign = _fpiu_io_out_bits_in_in2[64];	// src/main/scala/tile/FPU.scala:268:17, :848:20
  wire [51:0]      divSqrt_io_b_fractIn = _fpiu_io_out_bits_in_in2[51:0];	// src/main/scala/tile/FPU.scala:269:20, :848:20
  wire [11:0]      divSqrt_io_b_expIn = _fpiu_io_out_bits_in_in2[63:52];	// src/main/scala/tile/FPU.scala:270:18, :848:20
  wire [22:0]      divSqrt_io_b_fractOut = divSqrt_io_b_fractIn[51:29];	// src/main/scala/tile/FPU.scala:269:20, :271:38
  wire [2:0]       divSqrt_io_b_expOut_expCode = divSqrt_io_b_expIn[11:9];	// src/main/scala/tile/FPU.scala:270:18, :273:26
  wire [11:0]      divSqrt_io_b_expOut_commonCase = divSqrt_io_b_expIn - 12'h700;	// src/main/scala/tile/FPU.scala:270:18, :274:50
  wire [8:0]       divSqrt_io_b_expOut =
    divSqrt_io_b_expOut_expCode == 3'h0 | divSqrt_io_b_expOut_expCode > 3'h5
      ? {divSqrt_io_b_expOut_expCode, divSqrt_io_b_expOut_commonCase[5:0]}
      : divSqrt_io_b_expOut_commonCase[8:0];	// src/main/scala/tile/FPU.scala:273:26, :274:50, :275:{10,19,27,38,49,69,97}
  wire [9:0]       divSqrt_io_b_hi = {divSqrt_io_b_sign, divSqrt_io_b_expOut};	// src/main/scala/tile/FPU.scala:268:17, :275:10, :277:8
  assign divSqrt_typeTag = _divSqrt_1_io_outValid_div | _divSqrt_1_io_outValid_sqrt;	// src/main/scala/tile/FPU.scala:871:29, :991:55, :1001:37
  assign divSqrt_wen =
    divSqrt_typeTag
      ? ~divSqrt_killed
      : (_divSqrt_io_outValid_div | _divSqrt_io_outValid_sqrt) & ~divSqrt_killed;	// src/main/scala/tile/FPU.scala:868:32, :871:29, :980:33, :991:55, :1001:{37,66}, :1002:{21,24}
  wire [64:0]      divSqrt_wdata_maskedNaN = _divSqrt_1_io_out & 65'h1EFEFFFFFFFFFFFFF;	// src/main/scala/tile/FPU.scala:407:{25,27}, :991:55
  assign divSqrt_wdata =
    divSqrt_typeTag
      ? ((&(_divSqrt_1_io_out[63:61])) ? divSqrt_wdata_maskedNaN : _divSqrt_1_io_out)
      : {32'h0, _divSqrt_io_out};	// src/main/scala/tile/FPU.scala:243:{25,56}, :407:25, :408:10, :781:44, :871:29, :872:27, :991:55, :1001:66, :1003:23
  assign divSqrt_flags =
    divSqrt_typeTag ? _divSqrt_1_io_exceptionFlags : _divSqrt_io_exceptionFlags;	// src/main/scala/tile/FPU.scala:871:29, :873:27, :991:55, :1001:66, :1004:23
  assign divSqrt_inFlight =
    ~divSqrt_killed & (~_divSqrt_1_io_inReady | ~_divSqrt_io_inReady);	// src/main/scala/tile/FPU.scala:869:37, :980:33, :991:55, :999:{13,34,53}, :1009:{27,46}
  always @(posedge clock) begin
    automatic logic _GEN_8;	// src/main/scala/tile/FPU.scala:917:21, :920:18, :925:52, :926:22
    automatic logic _GEN_9;	// src/main/scala/tile/FPU.scala:917:21, :920:18, :925:52, :926:22
    automatic logic _GEN_10;	// src/main/scala/tile/FPU.scala:911:19, :920:18, :925:52, :926:22
    _GEN_8 = mem_wen & ~write_port_busy & memLatencyMask[0];	// src/main/scala/tile/FPU.scala:897:72, :912:31, :913:34, :917:21, :920:18, :925:{13,47,52}, :926:22
    _GEN_9 = mem_wen & ~write_port_busy & memLatencyMask[1];	// src/main/scala/tile/FPU.scala:897:72, :912:31, :913:34, :917:21, :920:18, :925:{13,47,52}, :926:22
    _GEN_10 = mem_wen & ~write_port_busy & memLatencyMask[2];	// src/main/scala/tile/FPU.scala:897:72, :911:19, :912:31, :913:34, :920:18, :925:{13,47,52}, :926:22
    if (reset) begin
      ex_reg_valid <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:743:29, :770:21, :781:44, :853:42
      mem_reg_valid <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:760:30, :770:21, :781:44, :853:42
      wb_reg_valid <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:768:29, :770:21, :781:44, :853:42
      wen <= 3'h0;	// src/main/scala/tile/FPU.scala:910:20
      divSqrt_killed <= 1'h1;	// src/main/scala/tile/FPU.scala:980:33
    end
    else begin
      ex_reg_valid <= io_valid_0;	// src/main/scala/tile/FPU.scala:743:29
      mem_reg_valid <= ex_reg_valid & ~killx;	// src/main/scala/tile/FPU.scala:743:29, :760:30, :765:24, :766:{33,36}
      wb_reg_valid <= mem_reg_valid & ~killm;	// src/main/scala/tile/FPU.scala:760:30, :761:41, :768:{29,44,48}
      wen <= {3{mem_wen & ~killm}} & memLatencyMask | {1'h0, wen[2:1]};	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tile/FPU.scala:761:41, :768:48, :770:21, :781:44, :853:42, :897:72, :910:20, :912:31, :919:{7,14}, :920:18, :921:19, :922:11
      divSqrt_killed <= divSqrt_inValid & killm;	// src/main/scala/tile/FPU.scala:761:41, :979:76, :980:{33,50}
    end
    if (io_valid_0) begin
      ex_reg_inst <= io_inst_0;	// src/main/scala/tile/FPU.scala:744:30
      ex_reg_ctrl_ldst <= _fp_decoder_io_sigs_ldst;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_wen <= _fp_decoder_io_sigs_wen;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_ren1 <= _fp_decoder_io_sigs_ren1;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_ren2 <= _fp_decoder_io_sigs_ren2;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_ren3 <= _fp_decoder_io_sigs_ren3;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_swap12 <= _fp_decoder_io_sigs_swap12;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_swap23 <= _fp_decoder_io_sigs_swap23;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_typeTagIn <= _fp_decoder_io_sigs_typeTagIn;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_typeTagOut <= _fp_decoder_io_sigs_typeTagOut;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_fromint <= _fp_decoder_io_sigs_fromint;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_toint <= _fp_decoder_io_sigs_toint;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_fastpipe <= _fp_decoder_io_sigs_fastpipe;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_fma <= _fp_decoder_io_sigs_fma;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_div <= _fp_decoder_io_sigs_div;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_sqrt <= _fp_decoder_io_sigs_sqrt;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      ex_reg_ctrl_wflags <= _fp_decoder_io_sigs_wflags;	// src/main/scala/tile/FPU.scala:739:26, :745:30
      if (_fp_decoder_io_sigs_ren2 & _fp_decoder_io_sigs_swap12)	// src/main/scala/tile/FPU.scala:739:26, :810:25, :814:25, :815:{29,40}
        ex_ra_0 <= io_inst_0[24:20];	// src/main/scala/tile/FPU.scala:746:31, :815:50
      else if (_fp_decoder_io_sigs_ren1 & ~_fp_decoder_io_sigs_swap12)	// src/main/scala/tile/FPU.scala:739:26, :746:31, :810:25, :811:{13,30,41}
        ex_ra_0 <= io_inst_0[19:15];	// src/main/scala/tile/FPU.scala:746:31, :811:51
      if (_fp_decoder_io_sigs_ren2 & ~_fp_decoder_io_sigs_swap12
          & ~_fp_decoder_io_sigs_swap23)	// src/main/scala/tile/FPU.scala:739:26, :810:25, :811:13, :814:25, :817:{32,49,60}
        ex_ra_1 <= io_inst_0[24:20];	// src/main/scala/tile/FPU.scala:746:31, :817:70
      else if (_fp_decoder_io_sigs_ren1 & _fp_decoder_io_sigs_swap12)	// src/main/scala/tile/FPU.scala:739:26, :746:31, :810:25, :812:{29,40}
        ex_ra_1 <= io_inst_0[19:15];	// src/main/scala/tile/FPU.scala:746:31, :812:50
      if (_fp_decoder_io_sigs_ren3)	// src/main/scala/tile/FPU.scala:739:26
        ex_ra_2 <= io_inst_0[31:27];	// src/main/scala/tile/FPU.scala:746:31, :819:46
      else if (_fp_decoder_io_sigs_ren2 & _fp_decoder_io_sigs_swap23)	// src/main/scala/tile/FPU.scala:739:26, :746:31, :814:25, :816:{29,40}
        ex_ra_2 <= io_inst_0[24:20];	// src/main/scala/tile/FPU.scala:746:31, :816:50
    end
    load_wb <= io_dmem_resp_val_0;	// src/main/scala/tile/FPU.scala:749:24
    if (io_dmem_resp_val_0) begin
      load_wb_typeTag <= io_dmem_resp_type_0[1:0] - 2'h2;	// src/main/scala/tile/FPU.scala:750:{34,52,58}
      load_wb_data <= io_dmem_resp_data_0;	// src/main/scala/tile/FPU.scala:751:31
      load_wb_tag <= io_dmem_resp_tag_0;	// src/main/scala/tile/FPU.scala:752:30
    end
    if (ex_reg_valid)	// src/main/scala/tile/FPU.scala:743:29
      mem_reg_inst <= ex_reg_inst;	// src/main/scala/tile/FPU.scala:744:30, :767:31
    if (req_valid) begin	// src/main/scala/tile/FPU.scala:756:32
      automatic logic _GEN_11 = ex_ctrl_fastpipe | ex_ctrl_fromint;	// src/main/scala/tile/FPU.scala:776:20, :897:72
      mem_ctrl_ldst <= ex_ctrl_ldst;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_wen <= ex_ctrl_wen;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_ren1 <= ex_ctrl_ren1;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_ren2 <= ex_ctrl_ren2;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_ren3 <= ex_ctrl_ren3;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_swap12 <= ex_ctrl_swap12;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_swap23 <= ex_ctrl_swap23;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_typeTagIn <= ex_ctrl_typeTagIn;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_typeTagOut <= ex_ctrl_typeTagOut;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_fromint <= ex_ctrl_fromint;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_toint <= ex_ctrl_toint;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_fastpipe <= ex_ctrl_fastpipe;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_fma <= ex_ctrl_fma;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_div <= ex_ctrl_div;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_sqrt <= ex_ctrl_sqrt;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      mem_ctrl_wflags <= ex_ctrl_wflags;	// src/main/scala/tile/FPU.scala:776:20, :777:27
      write_port_busy <=
        mem_wen
        & (|({ex_ctrl_fma & _write_port_busy_T_16, _GEN_11} & memLatencyMask[2:1]))
        | _GEN_11 & wen[2];	// src/main/scala/tile/FPU.scala:776:20, :845:70, :882:56, :897:72, :910:20, :912:31, :913:{34,43,62,89,93,101}
    end
    if (mem_reg_valid) begin	// src/main/scala/tile/FPU.scala:760:30
      wb_ctrl_ldst <= mem_ctrl_ldst;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_wen <= mem_ctrl_wen;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_ren1 <= mem_ctrl_ren1;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_ren2 <= mem_ctrl_ren2;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_ren3 <= mem_ctrl_ren3;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_swap12 <= mem_ctrl_swap12;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_swap23 <= mem_ctrl_swap23;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_typeTagIn <= mem_ctrl_typeTagIn;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_typeTagOut <= mem_ctrl_typeTagOut;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_fromint <= mem_ctrl_fromint;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_toint <= mem_ctrl_toint;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_fastpipe <= mem_ctrl_fastpipe;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_fma <= mem_ctrl_fma;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_div <= mem_ctrl_div;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_sqrt <= mem_ctrl_sqrt;	// src/main/scala/tile/FPU.scala:777:27, :778:26
      wb_ctrl_wflags <= mem_ctrl_wflags;	// src/main/scala/tile/FPU.scala:777:27, :778:26
    end
    if (divSqrt_inValid)	// src/main/scala/tile/FPU.scala:979:76
      divSqrt_waddr <= mem_reg_inst[11:7];	// src/main/scala/tile/FPU.scala:767:31, :870:26, :982:36
    if (_GEN_8) begin	// src/main/scala/tile/FPU.scala:917:21, :920:18, :925:52, :926:22
      wbInfo_0_rd <= mem_reg_inst[11:7];	// src/main/scala/tile/FPU.scala:767:31, :911:19, :929:37
      wbInfo_0_typeTag <= mem_ctrl_typeTagOut[0];	// src/main/scala/tile/FPU.scala:777:27, :911:19, :927:27
      wbInfo_0_pipeid <=
        {mem_ctrl_fma & _divSqrt_io_inValid_T, mem_ctrl_fromint}
        | {2{mem_ctrl_fma & _divSqrt_io_inValid_T_2}};	// src/main/scala/tile/FPU.scala:777:27, :882:{56,72}, :887:{62,78}, :899:{63,100}, :911:19
    end
    else if (wen[1]) begin	// src/main/scala/tile/FPU.scala:910:20, :917:14
      wbInfo_0_rd <= wbInfo_1_rd;	// src/main/scala/tile/FPU.scala:911:19
      wbInfo_0_typeTag <= wbInfo_1_typeTag;	// src/main/scala/tile/FPU.scala:911:19
      wbInfo_0_pipeid <= wbInfo_1_pipeid;	// src/main/scala/tile/FPU.scala:911:19
    end
    wbInfo_0_cp <= ~_GEN_8 & (wen[1] ? wbInfo_1_cp : wbInfo_0_cp);	// src/main/scala/tile/FPU.scala:910:20, :911:19, :917:{14,21,33}, :920:18, :925:52, :926:22
    if (_GEN_9) begin	// src/main/scala/tile/FPU.scala:917:21, :920:18, :925:52, :926:22
      wbInfo_1_rd <= mem_reg_inst[11:7];	// src/main/scala/tile/FPU.scala:767:31, :911:19, :929:37
      wbInfo_1_typeTag <= mem_ctrl_typeTagOut[0];	// src/main/scala/tile/FPU.scala:777:27, :911:19, :927:27
      wbInfo_1_pipeid <=
        {mem_ctrl_fma & _divSqrt_io_inValid_T, mem_ctrl_fromint}
        | {2{mem_ctrl_fma & _divSqrt_io_inValid_T_2}};	// src/main/scala/tile/FPU.scala:777:27, :882:{56,72}, :887:{62,78}, :899:{63,100}, :911:19
    end
    else if (wen[2]) begin	// src/main/scala/tile/FPU.scala:910:20, :917:14
      wbInfo_1_rd <= wbInfo_2_rd;	// src/main/scala/tile/FPU.scala:911:19
      wbInfo_1_typeTag <= wbInfo_2_typeTag;	// src/main/scala/tile/FPU.scala:911:19
      wbInfo_1_pipeid <= wbInfo_2_pipeid;	// src/main/scala/tile/FPU.scala:911:19
    end
    wbInfo_1_cp <= ~_GEN_9 & (wen[2] ? wbInfo_2_cp : wbInfo_1_cp);	// src/main/scala/tile/FPU.scala:910:20, :911:19, :917:{21,33}, :920:18, :925:52, :926:22
    if (_GEN_10) begin	// src/main/scala/tile/FPU.scala:911:19, :920:18, :925:52, :926:22
      wbInfo_2_rd <= mem_reg_inst[11:7];	// src/main/scala/tile/FPU.scala:767:31, :911:19, :929:37
      wbInfo_2_typeTag <= mem_ctrl_typeTagOut[0];	// src/main/scala/tile/FPU.scala:777:27, :911:19, :927:27
      wbInfo_2_pipeid <=
        {mem_ctrl_fma & _divSqrt_io_inValid_T, mem_ctrl_fromint}
        | {2{mem_ctrl_fma & _divSqrt_io_inValid_T_2}};	// src/main/scala/tile/FPU.scala:777:27, :882:{56,72}, :887:{62,78}, :899:{63,100}, :911:19
    end
    wbInfo_2_cp <= ~_GEN_10 & wbInfo_2_cp;	// src/main/scala/tile/FPU.scala:911:19, :920:18, :925:52, :926:22
    if (mem_ctrl_toint)	// src/main/scala/tile/FPU.scala:777:27
      wb_toint_exc <= _fpiu_io_out_bits_exc;	// src/main/scala/tile/FPU.scala:848:20, :959:31
    io_sboard_set_REG <=
      mem_ctrl_fma & _divSqrt_io_inValid_T_2 | mem_ctrl_div | mem_ctrl_sqrt;	// src/main/scala/tile/FPU.scala:777:27, :887:{62,78}, :971:{59,111}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:7];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          _RANDOM[i[2:0]] = `RANDOM;
        end
        ex_reg_valid = _RANDOM[3'h0][1];	// src/main/scala/tile/FPU.scala:743:29
        ex_reg_inst = {_RANDOM[3'h0][31:2], _RANDOM[3'h1][1:0]};	// src/main/scala/tile/FPU.scala:743:29, :744:30
        ex_reg_ctrl_ldst = _RANDOM[3'h1][2];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_wen = _RANDOM[3'h1][3];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_ren1 = _RANDOM[3'h1][4];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_ren2 = _RANDOM[3'h1][5];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_ren3 = _RANDOM[3'h1][6];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_swap12 = _RANDOM[3'h1][7];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_swap23 = _RANDOM[3'h1][8];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_typeTagIn = _RANDOM[3'h1][10:9];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_typeTagOut = _RANDOM[3'h1][12:11];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_fromint = _RANDOM[3'h1][13];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_toint = _RANDOM[3'h1][14];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_fastpipe = _RANDOM[3'h1][15];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_fma = _RANDOM[3'h1][16];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_div = _RANDOM[3'h1][17];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_sqrt = _RANDOM[3'h1][18];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_reg_ctrl_wflags = _RANDOM[3'h1][19];	// src/main/scala/tile/FPU.scala:744:30, :745:30
        ex_ra_0 = _RANDOM[3'h1][24:20];	// src/main/scala/tile/FPU.scala:744:30, :746:31
        ex_ra_1 = _RANDOM[3'h1][29:25];	// src/main/scala/tile/FPU.scala:744:30, :746:31
        ex_ra_2 = {_RANDOM[3'h1][31:30], _RANDOM[3'h2][2:0]};	// src/main/scala/tile/FPU.scala:744:30, :746:31
        load_wb = _RANDOM[3'h2][3];	// src/main/scala/tile/FPU.scala:746:31, :749:24
        load_wb_typeTag = _RANDOM[3'h2][5:4];	// src/main/scala/tile/FPU.scala:746:31, :750:34
        load_wb_data = {_RANDOM[3'h2][31:6], _RANDOM[3'h3], _RANDOM[3'h4][5:0]};	// src/main/scala/tile/FPU.scala:746:31, :751:31
        load_wb_tag = _RANDOM[3'h4][10:6];	// src/main/scala/tile/FPU.scala:751:31, :752:30
        mem_reg_valid = _RANDOM[3'h4][13];	// src/main/scala/tile/FPU.scala:751:31, :760:30
        mem_reg_inst = {_RANDOM[3'h4][31:14], _RANDOM[3'h5][13:0]};	// src/main/scala/tile/FPU.scala:751:31, :767:31
        wb_reg_valid = _RANDOM[3'h5][14];	// src/main/scala/tile/FPU.scala:767:31, :768:29
        mem_ctrl_ldst = _RANDOM[3'h5][15];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_wen = _RANDOM[3'h5][16];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_ren1 = _RANDOM[3'h5][17];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_ren2 = _RANDOM[3'h5][18];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_ren3 = _RANDOM[3'h5][19];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_swap12 = _RANDOM[3'h5][20];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_swap23 = _RANDOM[3'h5][21];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_typeTagIn = _RANDOM[3'h5][23:22];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_typeTagOut = _RANDOM[3'h5][25:24];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_fromint = _RANDOM[3'h5][26];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_toint = _RANDOM[3'h5][27];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_fastpipe = _RANDOM[3'h5][28];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_fma = _RANDOM[3'h5][29];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_div = _RANDOM[3'h5][30];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_sqrt = _RANDOM[3'h5][31];	// src/main/scala/tile/FPU.scala:767:31, :777:27
        mem_ctrl_wflags = _RANDOM[3'h6][0];	// src/main/scala/tile/FPU.scala:777:27
        wb_ctrl_ldst = _RANDOM[3'h6][1];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_wen = _RANDOM[3'h6][2];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_ren1 = _RANDOM[3'h6][3];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_ren2 = _RANDOM[3'h6][4];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_ren3 = _RANDOM[3'h6][5];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_swap12 = _RANDOM[3'h6][6];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_swap23 = _RANDOM[3'h6][7];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_typeTagIn = _RANDOM[3'h6][9:8];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_typeTagOut = _RANDOM[3'h6][11:10];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_fromint = _RANDOM[3'h6][12];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_toint = _RANDOM[3'h6][13];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_fastpipe = _RANDOM[3'h6][14];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_fma = _RANDOM[3'h6][15];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_div = _RANDOM[3'h6][16];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_sqrt = _RANDOM[3'h6][17];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        wb_ctrl_wflags = _RANDOM[3'h6][18];	// src/main/scala/tile/FPU.scala:777:27, :778:26
        divSqrt_waddr = _RANDOM[3'h6][23:19];	// src/main/scala/tile/FPU.scala:777:27, :870:26
        wen = _RANDOM[3'h6][26:24];	// src/main/scala/tile/FPU.scala:777:27, :910:20
        wbInfo_0_rd = _RANDOM[3'h6][31:27];	// src/main/scala/tile/FPU.scala:777:27, :911:19
        wbInfo_0_typeTag = _RANDOM[3'h7][0];	// src/main/scala/tile/FPU.scala:911:19
        wbInfo_0_cp = _RANDOM[3'h7][1];	// src/main/scala/tile/FPU.scala:911:19
        wbInfo_0_pipeid = _RANDOM[3'h7][3:2];	// src/main/scala/tile/FPU.scala:911:19
        wbInfo_1_rd = _RANDOM[3'h7][8:4];	// src/main/scala/tile/FPU.scala:911:19
        wbInfo_1_typeTag = _RANDOM[3'h7][9];	// src/main/scala/tile/FPU.scala:911:19
        wbInfo_1_cp = _RANDOM[3'h7][10];	// src/main/scala/tile/FPU.scala:911:19
        wbInfo_1_pipeid = _RANDOM[3'h7][12:11];	// src/main/scala/tile/FPU.scala:911:19
        wbInfo_2_rd = _RANDOM[3'h7][17:13];	// src/main/scala/tile/FPU.scala:911:19
        wbInfo_2_typeTag = _RANDOM[3'h7][18];	// src/main/scala/tile/FPU.scala:911:19
        wbInfo_2_cp = _RANDOM[3'h7][19];	// src/main/scala/tile/FPU.scala:911:19
        wbInfo_2_pipeid = _RANDOM[3'h7][21:20];	// src/main/scala/tile/FPU.scala:911:19
        write_port_busy = _RANDOM[3'h7][22];	// src/main/scala/tile/FPU.scala:911:19, :913:34
        wb_toint_exc = _RANDOM[3'h7][27:23];	// src/main/scala/tile/FPU.scala:911:19, :959:31
        io_sboard_set_REG = _RANDOM[3'h7][28];	// src/main/scala/tile/FPU.scala:911:19, :971:59
        divSqrt_killed = _RANDOM[3'h7][29];	// src/main/scala/tile/FPU.scala:911:19, :980:33
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  FPUDecoder fp_decoder (	// src/main/scala/tile/FPU.scala:739:26
    .io_inst            (io_inst_0),
    .io_sigs_ldst       (_fp_decoder_io_sigs_ldst),
    .io_sigs_wen        (_fp_decoder_io_sigs_wen),
    .io_sigs_ren1       (_fp_decoder_io_sigs_ren1),
    .io_sigs_ren2       (_fp_decoder_io_sigs_ren2),
    .io_sigs_ren3       (_fp_decoder_io_sigs_ren3),
    .io_sigs_swap12     (_fp_decoder_io_sigs_swap12),
    .io_sigs_swap23     (_fp_decoder_io_sigs_swap23),
    .io_sigs_typeTagIn  (_fp_decoder_io_sigs_typeTagIn),
    .io_sigs_typeTagOut (_fp_decoder_io_sigs_typeTagOut),
    .io_sigs_fromint    (_fp_decoder_io_sigs_fromint),
    .io_sigs_toint      (_fp_decoder_io_sigs_toint),
    .io_sigs_fastpipe   (_fp_decoder_io_sigs_fastpipe),
    .io_sigs_fma        (_fp_decoder_io_sigs_fma),
    .io_sigs_div        (_fp_decoder_io_sigs_div),
    .io_sigs_sqrt       (_fp_decoder_io_sigs_sqrt),
    .io_sigs_wflags     (_fp_decoder_io_sigs_wflags)
  );
  wire             io_dec_ldst_0;
  assign io_dec_ldst_0 = _fp_decoder_io_sigs_ldst;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_wen_0;
  assign io_dec_wen_0 = _fp_decoder_io_sigs_wen;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_ren1_0;
  assign io_dec_ren1_0 = _fp_decoder_io_sigs_ren1;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_ren2_0;
  assign io_dec_ren2_0 = _fp_decoder_io_sigs_ren2;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_ren3_0;
  assign io_dec_ren3_0 = _fp_decoder_io_sigs_ren3;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_swap12_0;
  assign io_dec_swap12_0 = _fp_decoder_io_sigs_swap12;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_swap23_0;
  assign io_dec_swap23_0 = _fp_decoder_io_sigs_swap23;	// src/main/scala/tile/FPU.scala:739:26
  wire [1:0]       io_dec_typeTagIn_0;
  assign io_dec_typeTagIn_0 = _fp_decoder_io_sigs_typeTagIn;	// src/main/scala/tile/FPU.scala:739:26
  wire [1:0]       io_dec_typeTagOut_0;
  assign io_dec_typeTagOut_0 = _fp_decoder_io_sigs_typeTagOut;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_fromint_0;
  assign io_dec_fromint_0 = _fp_decoder_io_sigs_fromint;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_toint_0;
  assign io_dec_toint_0 = _fp_decoder_io_sigs_toint;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_fastpipe_0;
  assign io_dec_fastpipe_0 = _fp_decoder_io_sigs_fastpipe;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_fma_0;
  assign io_dec_fma_0 = _fp_decoder_io_sigs_fma;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_div_0;
  assign io_dec_div_0 = _fp_decoder_io_sigs_div;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_sqrt_0;
  assign io_dec_sqrt_0 = _fp_decoder_io_sigs_sqrt;	// src/main/scala/tile/FPU.scala:739:26
  wire             io_dec_wflags_0;
  assign io_dec_wflags_0 = _fp_decoder_io_sigs_wflags;	// src/main/scala/tile/FPU.scala:739:26
  regfile_32x65 regfile_ext (	// src/main/scala/tile/FPU.scala:794:20
    .R0_addr (ex_ra_2),	// src/main/scala/tile/FPU.scala:746:31
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .R0_data (_regfile_ext_R0_data),
    .R1_addr (ex_ra_1),	// src/main/scala/tile/FPU.scala:746:31
    .R1_en   (1'h1),
    .R1_clk  (clock),
    .R1_data (_regfile_ext_R1_data),
    .R2_addr (ex_ra_0),	// src/main/scala/tile/FPU.scala:746:31
    .R2_en   (1'h1),
    .R2_clk  (clock),
    .R2_data (_regfile_ext_R2_data),
    .W0_addr (waddr),	// src/main/scala/tile/FPU.scala:934:18
    .W0_en   (frfWriteBundle_1_wrenf),	// src/main/scala/tile/FPU.scala:781:44
    .W0_clk  (clock),
    .W0_data (wdata_1),	// src/main/scala/util/package.scala:33:76
    .W1_addr (load_wb_tag),	// src/main/scala/tile/FPU.scala:752:30
    .W1_en   (load_wb),	// src/main/scala/tile/FPU.scala:749:24
    .W1_clk  (clock),
    .W1_data (wdata)	// src/main/scala/tile/FPU.scala:338:8
  );
  wire [64:0]      dfma_io_in_bits_req_in1;	// src/main/scala/tile/FPU.scala:824:19
  assign dfma_io_in_bits_req_in1 = _regfile_ext_R2_data;	// src/main/scala/tile/FPU.scala:794:20, :824:19
  wire [64:0]      dfma_io_in_bits_req_in2;	// src/main/scala/tile/FPU.scala:824:19
  assign dfma_io_in_bits_req_in2 = _regfile_ext_R1_data;	// src/main/scala/tile/FPU.scala:794:20, :824:19
  wire [64:0]      dfma_io_in_bits_req_in3;	// src/main/scala/tile/FPU.scala:824:19
  assign dfma_io_in_bits_req_in3 = _regfile_ext_R0_data;	// src/main/scala/tile/FPU.scala:794:20, :824:19
  FPUFMAPipe sfma (	// src/main/scala/tile/FPU.scala:844:20
    .clock                 (clock),
    .reset                 (reset),
    .io_in_valid           (_dfma_io_in_valid_T & _write_port_busy_T_16),	// src/main/scala/tile/FPU.scala:845:{33,48,70}
    .io_in_bits_ldst       (sfma_io_in_bits_req_ldst),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_wen        (sfma_io_in_bits_req_wen),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren1       (sfma_io_in_bits_req_ren1),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren2       (sfma_io_in_bits_req_ren2),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren3       (sfma_io_in_bits_req_ren3),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_swap12     (sfma_io_in_bits_req_swap12),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_swap23     (sfma_io_in_bits_req_swap23),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typeTagIn  (sfma_io_in_bits_req_typeTagIn),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typeTagOut (sfma_io_in_bits_req_typeTagOut),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fromint    (sfma_io_in_bits_req_fromint),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_toint      (sfma_io_in_bits_req_toint),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fastpipe   (sfma_io_in_bits_req_fastpipe),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fma        (sfma_io_in_bits_req_fma),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_div        (sfma_io_in_bits_req_div),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_sqrt       (sfma_io_in_bits_req_sqrt),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_wflags     (sfma_io_in_bits_req_wflags),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_rm         (sfma_io_in_bits_req_rm),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fmaCmd     (sfma_io_in_bits_req_fmaCmd),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typ        (sfma_io_in_bits_req_typ),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fmt        (sfma_io_in_bits_req_fmt),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in1        (sfma_io_in_bits_req_in1),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in2        (sfma_io_in_bits_req_in2),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in3        (sfma_io_in_bits_req_in3),	// src/main/scala/tile/FPU.scala:824:19
    .io_out_bits_data      (_sfma_io_out_bits_data),
    .io_out_bits_exc       (_sfma_io_out_bits_exc)
  );
  FPToInt fpiu (	// src/main/scala/tile/FPU.scala:848:20
    .clock                 (clock),
    .io_in_valid
      (req_valid
       & (ex_ctrl_toint | ex_ctrl_div | ex_ctrl_sqrt | ex_ctrl_fastpipe
          & ex_ctrl_wflags)),	// src/main/scala/tile/FPU.scala:756:32, :776:20, :849:{33,82,103}
    .io_in_bits_ldst       (fpiu_io_in_bits_req_ldst),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_wen        (fpiu_io_in_bits_req_wen),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren1       (fpiu_io_in_bits_req_ren1),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren2       (fpiu_io_in_bits_req_ren2),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren3       (fpiu_io_in_bits_req_ren3),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_swap12     (fpiu_io_in_bits_req_swap12),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_swap23     (fpiu_io_in_bits_req_swap23),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typeTagIn  (fpiu_io_in_bits_req_typeTagIn),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typeTagOut (fpiu_io_in_bits_req_typeTagOut),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fromint    (fpiu_io_in_bits_req_fromint),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_toint      (fpiu_io_in_bits_req_toint),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fastpipe   (fpiu_io_in_bits_req_fastpipe),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fma        (fpiu_io_in_bits_req_fma),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_div        (fpiu_io_in_bits_req_div),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_sqrt       (fpiu_io_in_bits_req_sqrt),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_wflags     (fpiu_io_in_bits_req_wflags),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_rm         (fpiu_io_in_bits_req_rm),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fmaCmd     (fpiu_io_in_bits_req_fmaCmd),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typ        (fpiu_io_in_bits_req_typ),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fmt        (fpiu_io_in_bits_req_fmt),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in1        (fpiu_io_in_bits_req_in1),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in2        (fpiu_io_in_bits_req_in2),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in3        (fpiu_io_in_bits_req_in3),	// src/main/scala/tile/FPU.scala:824:19
    .io_out_bits_in_rm     (_fpiu_io_out_bits_in_rm),
    .io_out_bits_in_in1    (_fpiu_io_out_bits_in_in1),
    .io_out_bits_in_in2    (_fpiu_io_out_bits_in_in2),
    .io_out_bits_lt        (_fpiu_io_out_bits_lt),
    .io_out_bits_store     (io_store_data_0),
    .io_out_bits_toint     (io_toint_data_0),
    .io_out_bits_exc       (_fpiu_io_out_bits_exc)
  );
  IntToFP ifpu (	// src/main/scala/tile/FPU.scala:858:20
    .clock                 (clock),
    .reset                 (reset),
    .io_in_valid           (req_valid & ex_ctrl_fromint),	// src/main/scala/tile/FPU.scala:756:32, :776:20, :859:33
    .io_in_bits_ldst       (fpiu_io_in_bits_req_ldst),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_wen        (fpiu_io_in_bits_req_wen),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren1       (fpiu_io_in_bits_req_ren1),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren2       (fpiu_io_in_bits_req_ren2),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren3       (fpiu_io_in_bits_req_ren3),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_swap12     (fpiu_io_in_bits_req_swap12),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_swap23     (fpiu_io_in_bits_req_swap23),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typeTagIn  (fpiu_io_in_bits_req_typeTagIn),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typeTagOut (fpiu_io_in_bits_req_typeTagOut),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fromint    (fpiu_io_in_bits_req_fromint),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_toint      (fpiu_io_in_bits_req_toint),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fastpipe   (fpiu_io_in_bits_req_fastpipe),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fma        (fpiu_io_in_bits_req_fma),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_div        (fpiu_io_in_bits_req_div),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_sqrt       (fpiu_io_in_bits_req_sqrt),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_wflags     (fpiu_io_in_bits_req_wflags),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_rm         (fpiu_io_in_bits_req_rm),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typ        (fpiu_io_in_bits_req_typ),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in1        (io_fromint_data_0),
    .io_out_bits_data      (_ifpu_io_out_bits_data),
    .io_out_bits_exc       (_ifpu_io_out_bits_exc)
  );
  FPToFP fpmu (	// src/main/scala/tile/FPU.scala:863:20
    .clock                 (clock),
    .reset                 (reset),
    .io_in_valid           (req_valid & ex_ctrl_fastpipe),	// src/main/scala/tile/FPU.scala:756:32, :776:20, :864:33
    .io_in_bits_ldst       (fpiu_io_in_bits_req_ldst),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_wen        (fpiu_io_in_bits_req_wen),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren1       (fpiu_io_in_bits_req_ren1),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren2       (fpiu_io_in_bits_req_ren2),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren3       (fpiu_io_in_bits_req_ren3),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_swap12     (fpiu_io_in_bits_req_swap12),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_swap23     (fpiu_io_in_bits_req_swap23),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typeTagIn  (fpiu_io_in_bits_req_typeTagIn),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typeTagOut (fpiu_io_in_bits_req_typeTagOut),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fromint    (fpiu_io_in_bits_req_fromint),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_toint      (fpiu_io_in_bits_req_toint),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fastpipe   (fpiu_io_in_bits_req_fastpipe),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fma        (fpiu_io_in_bits_req_fma),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_div        (fpiu_io_in_bits_req_div),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_sqrt       (fpiu_io_in_bits_req_sqrt),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_wflags     (fpiu_io_in_bits_req_wflags),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_rm         (fpiu_io_in_bits_req_rm),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fmaCmd     (fpiu_io_in_bits_req_fmaCmd),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typ        (fpiu_io_in_bits_req_typ),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fmt        (fpiu_io_in_bits_req_fmt),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in1        (fpiu_io_in_bits_req_in1),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in2        (fpiu_io_in_bits_req_in2),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in3        (fpiu_io_in_bits_req_in3),	// src/main/scala/tile/FPU.scala:824:19
    .io_out_bits_data      (_fpmu_io_out_bits_data),
    .io_out_bits_exc       (_fpmu_io_out_bits_exc),
    .io_lt                 (_fpiu_io_out_bits_lt)	// src/main/scala/tile/FPU.scala:848:20
  );
  FPUFMAPipe_1 dfma (	// src/main/scala/tile/FPU.scala:884:28
    .clock                 (clock),
    .reset                 (reset),
    .io_in_valid           (_dfma_io_in_valid_T & ex_ctrl_typeTagOut == 2'h1),	// hardfloat/hardfloat/src/main/scala/rawFloatFromFN.scala:58:14, src/main/scala/tile/FPU.scala:776:20, :845:33, :885:{56,78}
    .io_in_bits_ldst       (dfma_io_in_bits_req_ldst),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_wen        (dfma_io_in_bits_req_wen),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren1       (dfma_io_in_bits_req_ren1),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren2       (dfma_io_in_bits_req_ren2),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_ren3       (dfma_io_in_bits_req_ren3),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_swap12     (dfma_io_in_bits_req_swap12),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_swap23     (dfma_io_in_bits_req_swap23),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typeTagIn  (dfma_io_in_bits_req_typeTagIn),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typeTagOut (dfma_io_in_bits_req_typeTagOut),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fromint    (dfma_io_in_bits_req_fromint),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_toint      (dfma_io_in_bits_req_toint),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fastpipe   (dfma_io_in_bits_req_fastpipe),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fma        (dfma_io_in_bits_req_fma),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_div        (dfma_io_in_bits_req_div),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_sqrt       (dfma_io_in_bits_req_sqrt),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_wflags     (dfma_io_in_bits_req_wflags),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_rm         (dfma_io_in_bits_req_rm),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fmaCmd     (dfma_io_in_bits_req_fmaCmd),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_typ        (dfma_io_in_bits_req_typ),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_fmt        (dfma_io_in_bits_req_fmt),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in1        (dfma_io_in_bits_req_in1),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in2        (dfma_io_in_bits_req_in2),	// src/main/scala/tile/FPU.scala:824:19
    .io_in_bits_in3        (dfma_io_in_bits_req_in3),	// src/main/scala/tile/FPU.scala:824:19
    .io_out_bits_data      (_dfma_io_out_bits_data),
    .io_out_bits_exc       (_dfma_io_out_bits_exc)
  );
  DivSqrtRecFN_small divSqrt (	// src/main/scala/tile/FPU.scala:991:55
    .clock             (clock),
    .reset             (divSqrt_killed),	// src/main/scala/tile/FPU.scala:980:33
    .io_inReady        (_divSqrt_io_inReady),
    .io_inValid        (divSqrt_inValid & _divSqrt_io_inValid_T),	// src/main/scala/tile/FPU.scala:882:72, :979:76, :992:45
    .io_sqrtOp         (mem_ctrl_sqrt),	// src/main/scala/tile/FPU.scala:777:27
    .io_a              ({divSqrt_io_a_hi, divSqrt_io_a_fractOut}),	// src/main/scala/tile/FPU.scala:271:38, :277:8
    .io_b              ({divSqrt_io_b_hi, divSqrt_io_b_fractOut}),	// src/main/scala/tile/FPU.scala:271:38, :277:8
    .io_roundingMode   (_fpiu_io_out_bits_in_rm),	// src/main/scala/tile/FPU.scala:848:20
    .io_outValid_div   (_divSqrt_io_outValid_div),
    .io_outValid_sqrt  (_divSqrt_io_outValid_sqrt),
    .io_out            (_divSqrt_io_out),
    .io_exceptionFlags (_divSqrt_io_exceptionFlags)
  );
  DivSqrtRecFN_small_1 divSqrt_1 (	// src/main/scala/tile/FPU.scala:991:55
    .clock             (clock),
    .reset             (divSqrt_killed),	// src/main/scala/tile/FPU.scala:980:33
    .io_inReady        (_divSqrt_1_io_inReady),
    .io_inValid        (divSqrt_inValid & _divSqrt_io_inValid_T_2),	// src/main/scala/tile/FPU.scala:887:78, :979:76, :992:45
    .io_sqrtOp         (mem_ctrl_sqrt),	// src/main/scala/tile/FPU.scala:777:27
    .io_a              (_fpiu_io_out_bits_in_in1),	// src/main/scala/tile/FPU.scala:848:20
    .io_b              (_fpiu_io_out_bits_in_in2),	// src/main/scala/tile/FPU.scala:848:20
    .io_roundingMode   (_fpiu_io_out_bits_in_rm),	// src/main/scala/tile/FPU.scala:848:20
    .io_outValid_div   (_divSqrt_1_io_outValid_div),
    .io_outValid_sqrt  (_divSqrt_1_io_outValid_sqrt),
    .io_out            (_divSqrt_1_io_out),
    .io_exceptionFlags (_divSqrt_1_io_exceptionFlags)
  );
  assign io_fcsr_flags_valid = io_fcsr_flags_valid_0;
  assign io_fcsr_flags_bits = io_fcsr_flags_bits_0;
  assign io_store_data = io_store_data_0;
  assign io_toint_data = io_toint_data_0;
  assign io_fcsr_rdy = io_fcsr_rdy_0;
  assign io_nack_mem = io_nack_mem_0;
  assign io_illegal_rm = io_illegal_rm_0;
  assign io_dec_ldst = io_dec_ldst_0;
  assign io_dec_wen = io_dec_wen_0;
  assign io_dec_ren1 = io_dec_ren1_0;
  assign io_dec_ren2 = io_dec_ren2_0;
  assign io_dec_ren3 = io_dec_ren3_0;
  assign io_dec_swap12 = io_dec_swap12_0;
  assign io_dec_swap23 = io_dec_swap23_0;
  assign io_dec_typeTagIn = io_dec_typeTagIn_0;
  assign io_dec_typeTagOut = io_dec_typeTagOut_0;
  assign io_dec_fromint = io_dec_fromint_0;
  assign io_dec_toint = io_dec_toint_0;
  assign io_dec_fastpipe = io_dec_fastpipe_0;
  assign io_dec_fma = io_dec_fma_0;
  assign io_dec_div = io_dec_div_0;
  assign io_dec_sqrt = io_dec_sqrt_0;
  assign io_dec_wflags = io_dec_wflags_0;
  assign io_sboard_set = io_sboard_set_0;
  assign io_sboard_clr = io_sboard_clr_0;
  assign io_sboard_clra = io_sboard_clra_0;
endmodule

