{"sha": "b86dee194c4e0c1d27c6a32bc2d7c1a22c1cf982", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Yjg2ZGVlMTk0YzRlMGMxZDI3YzZhMzJiYzJkN2MxYTIyYzFjZjk4Mg==", "commit": {"author": {"name": "Bob Wilson", "email": "bob.wilson@acm.org", "date": "2007-05-04T16:18:19Z"}, "committer": {"name": "Bob Wilson", "email": "bwilson@gcc.gnu.org", "date": "2007-05-04T16:18:19Z"}, "message": "xtensa.md (adddi3, [...]): Delete.\n\n\t* config/xtensa/xtensa.md (adddi3, adddi_carry): Delete.\n\t(subdi3, subdi_carry): Delete.\n\nFrom-SVN: r124432", "tree": {"sha": "85a5f54ac1a77ab2ea659c8c53b793de96a2d59d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/85a5f54ac1a77ab2ea659c8c53b793de96a2d59d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/b86dee194c4e0c1d27c6a32bc2d7c1a22c1cf982", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b86dee194c4e0c1d27c6a32bc2d7c1a22c1cf982", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b86dee194c4e0c1d27c6a32bc2d7c1a22c1cf982", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b86dee194c4e0c1d27c6a32bc2d7c1a22c1cf982/comments", "author": null, "committer": null, "parents": [{"sha": "06ea1b848618b585bf335d760a18b31f7ad421b1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/06ea1b848618b585bf335d760a18b31f7ad421b1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/06ea1b848618b585bf335d760a18b31f7ad421b1"}], "stats": {"total": 87, "additions": 6, "deletions": 81}, "files": [{"sha": "b31ca09b49e322758a144d5bc2f89ddfc8cb4331", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b86dee194c4e0c1d27c6a32bc2d7c1a22c1cf982/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b86dee194c4e0c1d27c6a32bc2d7c1a22c1cf982/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=b86dee194c4e0c1d27c6a32bc2d7c1a22c1cf982", "patch": "@@ -1,3 +1,8 @@\n+2007-05-04  Bob Wilson  <bob.wilson@acm.org>\n+\t\n+\t* config/xtensa/xtensa.md (adddi3, adddi_carry): Delete.\n+\t(subdi3, subdi_carry): Delete.\n+\t\n 2007-05-04  Jan Hubicka  <jh@suse.cz>\n \t    Richard Guenther  <rguenther@suse.de>\n "}, {"sha": "12dae4d48f9960e69c1232253cbc3e8b6136282d", "filename": "gcc/config/xtensa/xtensa.md", "status": "modified", "additions": 1, "deletions": 81, "changes": 82, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/b86dee194c4e0c1d27c6a32bc2d7c1a22c1cf982/gcc%2Fconfig%2Fxtensa%2Fxtensa.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/b86dee194c4e0c1d27c6a32bc2d7c1a22c1cf982/gcc%2Fconfig%2Fxtensa%2Fxtensa.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fxtensa%2Fxtensa.md?ref=b86dee194c4e0c1d27c6a32bc2d7c1a22c1cf982", "patch": "@@ -1,5 +1,5 @@\n ;; GCC machine description for Tensilica's Xtensa architecture.\n-;; Copyright (C) 2001, 2002, 2003, 2004, 2005, 2006\n+;; Copyright (C) 2001, 2002, 2003, 2004, 2005, 2006, 2007\n ;; Free Software Foundation, Inc.\n ;; Contributed by Bob Wilson (bwilson@tensilica.com) at Tensilica.\n \n@@ -125,55 +125,6 @@\n \f\n ;; Addition.\n \n-(define_expand \"adddi3\"\n-  [(set (match_operand:DI 0 \"register_operand\" \"\")\n-\t(plus:DI (match_operand:DI 1 \"register_operand\" \"\")\n-\t\t (match_operand:DI 2 \"register_operand\" \"\")))]\n-  \"\"\n-{\n-  rtx srclo;\n-  rtx dstlo = gen_lowpart (SImode, operands[0]);\n-  rtx src1lo = gen_lowpart (SImode, operands[1]);\n-  rtx src2lo = gen_lowpart (SImode, operands[2]);\n-\n-  rtx dsthi = gen_highpart (SImode, operands[0]);\n-  rtx src1hi = gen_highpart (SImode, operands[1]);\n-  rtx src2hi = gen_highpart (SImode, operands[2]);\n-\n-  /* Either source can be used for overflow checking, as long as it's\n-     not clobbered by the first addition.  */\n-  if (!rtx_equal_p (dstlo, src1lo))\n-    srclo = src1lo;\n-  else if (!rtx_equal_p (dstlo, src2lo))\n-    srclo = src2lo;\n-  else\n-    {\n-      srclo = gen_reg_rtx (SImode);\n-      emit_move_insn (srclo, src1lo);\n-    }\n-\n-  emit_insn (gen_addsi3 (dstlo, src1lo, src2lo));\n-  emit_insn (gen_addsi3 (dsthi, src1hi, src2hi));\n-  emit_insn (gen_adddi_carry (dsthi, dstlo, srclo));\n-  DONE;\n-})\n-\n-;; Represent the add-carry operation as an atomic operation instead of\n-;; expanding it to a conditional branch.  Otherwise, the edge\n-;; profiling code breaks because inserting the count increment code\n-;; causes a new jump insn to be added.\n-\n-(define_insn \"adddi_carry\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"+a\")\n-\t(plus:SI (ltu:SI (match_operand:SI 1 \"register_operand\" \"r\")\n-\t\t\t (match_operand:SI 2 \"register_operand\" \"r\"))\n-\t\t (match_dup 0)))]\n-  \"\"\n-  \"bgeu\\t%1, %2, 0f\\;addi\\t%0, %0, 1\\;0:\"\n-  [(set_attr \"type\"\t\"multi\")\n-   (set_attr \"mode\"\t\"SI\")\n-   (set_attr \"length\"\t\"6\")])\n-\n (define_insn \"addsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=D,D,a,a,a\")\n \t(plus:SI (match_operand:SI 1 \"register_operand\" \"%d,d,r,r,r\")\n@@ -213,37 +164,6 @@\n \f\n ;; Subtraction.\n \n-(define_expand \"subdi3\"\n-  [(set (match_operand:DI 0 \"register_operand\" \"\")\n-\t(minus:DI (match_operand:DI 1 \"register_operand\" \"\")\n-\t\t  (match_operand:DI 2 \"register_operand\" \"\")))]\n-  \"\"\n-{\n-  rtx dstlo = gen_lowpart (SImode, operands[0]);\n-  rtx src1lo = gen_lowpart (SImode, operands[1]);\n-  rtx src2lo = gen_lowpart (SImode, operands[2]);\n-\n-  rtx dsthi = gen_highpart (SImode, operands[0]);\n-  rtx src1hi = gen_highpart (SImode, operands[1]);\n-  rtx src2hi = gen_highpart (SImode, operands[2]);\n-\n-  emit_insn (gen_subsi3 (dsthi, src1hi, src2hi));\n-  emit_insn (gen_subdi_carry (dsthi, src1lo, src2lo));\n-  emit_insn (gen_subsi3 (dstlo, src1lo, src2lo));\n-  DONE;\n-})\n-\n-(define_insn \"subdi_carry\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"+a\")\n-\t(minus:SI (match_dup 0)\n-\t\t  (ltu:SI (match_operand:SI 1 \"register_operand\" \"r\")\n-\t\t\t  (match_operand:SI 2 \"register_operand\" \"r\"))))]\n-  \"\"\n-  \"bgeu\\t%1, %2, 0f\\;addi\\t%0, %0, -1\\;0:\"\n-  [(set_attr \"type\"\t\"multi\")\n-   (set_attr \"mode\"\t\"SI\")\n-   (set_attr \"length\"\t\"6\")])\n-\n (define_insn \"subsi3\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=a\")\n         (minus:SI (match_operand:SI 1 \"register_operand\" \"r\")"}]}