--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xlinx_WebPACK\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6988 paths analyzed, 812 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.961ns.
--------------------------------------------------------------------------------
Slack:                  10.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.919ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.296 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y54.BQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_4
                                                       alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X3Y43.D1       net (fanout=4)        2.352   alu/M_fsm_controller_q_FSM_FFd1_1
    SLICE_X3Y43.D        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_b161_2
    SLICE_X23Y53.A1      net (fanout=3)        3.401   alu/Mmux_M_alu_b1611
    SLICE_X23Y53.A       Tilo                  0.259   alu/M_ram2_read_data[15]
                                                       alu/Sh1611
    SLICE_X19Y49.C1      net (fanout=3)        1.422   alu/Sh161
    SLICE_X19Y49.C       Tilo                  0.259   alu/alu/Mmux_out23
                                                       alu/Sh1651
    SLICE_X19Y49.D5      net (fanout=2)        0.242   alu/Sh1651
    SLICE_X19Y49.D       Tilo                  0.259   alu/alu/Mmux_out23
                                                       alu/alu/Mmux_out24
    SLICE_X16Y48.A4      net (fanout=1)        0.697   alu/alu/Mmux_out23
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.919ns (1.805ns logic, 8.114ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  10.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.923ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B6      net (fanout=14)       2.146   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X20Y53.C1      net (fanout=2)        1.495   alu/M_adder_out[13]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.923ns (2.756ns logic, 7.167ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  10.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram3/read_data_0 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.840ns (Levels of Logic = 5)
  Clock Path Skew:      0.001ns (0.195 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram3/read_data_0 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y55.AQ      Tcko                  0.430   alu/M_ram3_read_data[3]
                                                       alu/ram3/read_data_0
    SLICE_X3Y43.D4       net (fanout=9)        2.273   alu/M_ram3_read_data[0]
    SLICE_X3Y43.D        Tilo                  0.259   alu/M_autostate_q_FSM_FFd13
                                                       alu/Mmux_M_alu_b161_2
    SLICE_X23Y53.A1      net (fanout=3)        3.401   alu/Mmux_M_alu_b1611
    SLICE_X23Y53.A       Tilo                  0.259   alu/M_ram2_read_data[15]
                                                       alu/Sh1611
    SLICE_X19Y49.C1      net (fanout=3)        1.422   alu/Sh161
    SLICE_X19Y49.C       Tilo                  0.259   alu/alu/Mmux_out23
                                                       alu/Sh1651
    SLICE_X19Y49.D5      net (fanout=2)        0.242   alu/Sh1651
    SLICE_X19Y49.D       Tilo                  0.259   alu/alu/Mmux_out23
                                                       alu/alu/Mmux_out24
    SLICE_X16Y48.A4      net (fanout=1)        0.697   alu/alu/Mmux_out23
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.840ns (1.805ns logic, 8.035ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  10.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.643ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B6      net (fanout=14)       2.146   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.AMUX    Tcina                 0.220   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X21Y48.A1      net (fanout=2)        1.226   alu/M_adder_out[4]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.643ns (2.484ns logic, 7.159ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  10.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.517ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B6      net (fanout=14)       2.146   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X21Y48.A6      net (fanout=2)        1.130   alu/M_adder_out[3]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.517ns (2.457ns logic, 7.060ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  10.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd4 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.466ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.663 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd4 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.BQ       Tcko                  0.476   alu/M_autostate_q_FSM_FFd5
                                                       alu/M_autostate_q_FSM_FFd4
    SLICE_X16Y50.B5      net (fanout=21)       1.643   alu/M_autostate_q_FSM_FFd4
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X20Y53.C1      net (fanout=2)        1.495   alu/M_adder_out[13]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.466ns (2.802ns logic, 6.664ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  10.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.298ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B6      net (fanout=14)       2.146   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.CMUX    Topac                 0.633   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X21Y48.A2      net (fanout=2)        0.945   alu/alu/M_adder_out[2]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.298ns (2.423ns logic, 6.875ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  10.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.268ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y49.D3      net (fanout=14)       2.181   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y49.D       Tilo                  0.254   alu/M_alu_a[1]
                                                       alu/Mmux_M_alu_a151
    SLICE_X20Y49.B4      net (fanout=14)       1.147   alu/M_alu_a[1]
    SLICE_X20Y49.COUT    Topcyb                0.483   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut<1>
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X20Y53.C1      net (fanout=2)        1.495   alu/M_adder_out[13]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.268ns (2.511ns logic, 6.757ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  10.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.204ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y61.AQ      Tcko                  0.430   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X17Y50.B5      net (fanout=2)        1.385   alu/M_ram1_read_data[0]
    SLICE_X17Y50.B       Tilo                  0.259   alu/alu/boolean/N31
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X16Y50.A2      net (fanout=2)        0.521   alu/Mmux_M_alu_alufn61
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X20Y53.C1      net (fanout=2)        1.495   alu/M_adder_out[13]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.204ns (2.761ns logic, 6.443ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  10.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd4 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.186ns (Levels of Logic = 7)
  Clock Path Skew:      0.004ns (0.663 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd4 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.BQ       Tcko                  0.476   alu/M_autostate_q_FSM_FFd5
                                                       alu/M_autostate_q_FSM_FFd4
    SLICE_X16Y50.B5      net (fanout=21)       1.643   alu/M_autostate_q_FSM_FFd4
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.AMUX    Tcina                 0.220   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X21Y48.A1      net (fanout=2)        1.226   alu/M_adder_out[4]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.186ns (2.530ns logic, 6.656ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.143ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y49.D3      net (fanout=14)       2.181   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y49.D       Tilo                  0.254   alu/M_alu_a[1]
                                                       alu/Mmux_M_alu_a151
    SLICE_X20Y49.BX      net (fanout=14)       1.349   alu/M_alu_a[1]
    SLICE_X20Y49.COUT    Tbxcy                 0.156   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X20Y53.C1      net (fanout=2)        1.495   alu/M_adder_out[13]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.143ns (2.184ns logic, 6.959ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  10.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.122ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B6      net (fanout=14)       2.146   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y52.CMUX    Tcinc                 0.279   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X20Y53.C2      net (fanout=2)        0.725   alu/M_adder_out[14]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.122ns (2.725ns logic, 6.397ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  10.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.117ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B6      net (fanout=14)       2.146   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.BMUX    Tcinb                 0.310   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y53.B1      net (fanout=2)        0.964   alu/M_adder_out[5]
    SLICE_X20Y53.B       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out25
    SLICE_X20Y53.A3      net (fanout=1)        0.484   alu/alu/Mmux_out24
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.117ns (2.569ns logic, 6.548ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  10.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd10 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.092ns (Levels of Logic = 8)
  Clock Path Skew:      0.003ns (0.663 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd10 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.CQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd10
                                                       alu/M_autostate_q_FSM_FFd10
    SLICE_X16Y50.A1      net (fanout=22)       2.053   alu/M_autostate_q_FSM_FFd10
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X20Y53.C1      net (fanout=2)        1.495   alu/M_adder_out[13]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.092ns (2.502ns logic, 6.590ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.075ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B6      net (fanout=14)       2.146   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.CMUX    Tcinc                 0.279   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y53.B2      net (fanout=2)        0.953   alu/M_adder_out[6]
    SLICE_X20Y53.B       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out25
    SLICE_X20Y53.A3      net (fanout=1)        0.484   alu/alu/Mmux_out24
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.075ns (2.538ns logic, 6.537ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  10.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd4 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.060ns (Levels of Logic = 6)
  Clock Path Skew:      0.004ns (0.663 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd4 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.BQ       Tcko                  0.476   alu/M_autostate_q_FSM_FFd5
                                                       alu/M_autostate_q_FSM_FFd4
    SLICE_X16Y50.B5      net (fanout=21)       1.643   alu/M_autostate_q_FSM_FFd4
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X21Y48.A6      net (fanout=2)        1.130   alu/M_adder_out[3]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.060ns (2.503ns logic, 6.557ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  10.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.055ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B6      net (fanout=14)       2.146   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.DMUX    Tcind                 0.320   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y53.B4      net (fanout=2)        0.892   alu/M_adder_out[7]
    SLICE_X20Y53.B       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out25
    SLICE_X20Y53.A3      net (fanout=1)        0.484   alu/alu/Mmux_out24
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.055ns (2.579ns logic, 6.476ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  10.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.988ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y49.D3      net (fanout=14)       2.181   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y49.D       Tilo                  0.254   alu/M_alu_a[1]
                                                       alu/Mmux_M_alu_a151
    SLICE_X20Y49.B4      net (fanout=14)       1.147   alu/M_alu_a[1]
    SLICE_X20Y49.COUT    Topcyb                0.483   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut<1>
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.AMUX    Tcina                 0.220   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X21Y48.A1      net (fanout=2)        1.226   alu/M_adder_out[4]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.988ns (2.239ns logic, 6.749ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  10.998ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd10_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.006ns (Levels of Logic = 9)
  Clock Path Skew:      0.039ns (0.663 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd10_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y47.DQ      Tcko                  0.525   alu/M_autostate_q_FSM_FFd10_1
                                                       alu/M_autostate_q_FSM_FFd10_1
    SLICE_X16Y50.B3      net (fanout=3)        1.134   alu/M_autostate_q_FSM_FFd10_1
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X20Y53.C1      net (fanout=2)        1.495   alu/M_adder_out[13]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      9.006ns (2.851ns logic, 6.155ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  11.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd7_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.938ns (Levels of Logic = 9)
  Clock Path Skew:      -0.016ns (0.296 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd7_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y48.AQ      Tcko                  0.525   alu/M_autostate_q_FSM_FFd7_1
                                                       alu/M_autostate_q_FSM_FFd7_1
    SLICE_X17Y50.B1      net (fanout=5)        1.024   alu/M_autostate_q_FSM_FFd7_1
    SLICE_X17Y50.B       Tilo                  0.259   alu/alu/boolean/N31
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X16Y50.A2      net (fanout=2)        0.521   alu/Mmux_M_alu_alufn61
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X20Y53.C1      net (fanout=2)        1.495   alu/M_adder_out[13]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.938ns (2.856ns logic, 6.082ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  11.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.924ns (Levels of Logic = 7)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y61.AQ      Tcko                  0.430   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X17Y50.B5      net (fanout=2)        1.385   alu/M_ram1_read_data[0]
    SLICE_X17Y50.B       Tilo                  0.259   alu/alu/boolean/N31
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X16Y50.A2      net (fanout=2)        0.521   alu/Mmux_M_alu_alufn61
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.AMUX    Tcina                 0.220   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X21Y48.A1      net (fanout=2)        1.226   alu/M_adder_out[4]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.924ns (2.489ns logic, 6.435ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  11.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd4 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.942ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.663 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd4 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.BQ       Tcko                  0.476   alu/M_autostate_q_FSM_FFd5
                                                       alu/M_autostate_q_FSM_FFd4
    SLICE_X16Y50.D4      net (fanout=21)       1.741   alu/M_autostate_q_FSM_FFd4
    SLICE_X16Y50.D       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_a161
    SLICE_X20Y49.A3      net (fanout=12)       1.216   alu/M_alu_a[0]
    SLICE_X20Y49.COUT    Topcya                0.482   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/M_alu_a[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X20Y53.C1      net (fanout=2)        1.495   alu/M_adder_out[13]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.942ns (2.556ns logic, 6.386ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  11.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.916ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B6      net (fanout=14)       2.146   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.DMUX    Tcind                 0.320   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y53.C4      net (fanout=2)        0.574   alu/M_adder_out[11]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.916ns (2.673ns logic, 6.243ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  11.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.913ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B6      net (fanout=14)       2.146   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.BMUX    Tcinb                 0.310   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y53.B3      net (fanout=2)        0.664   alu/M_adder_out[9]
    SLICE_X20Y53.B       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out25
    SLICE_X20Y53.A3      net (fanout=1)        0.484   alu/alu/Mmux_out24
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.913ns (2.662ns logic, 6.251ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  11.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_fsm_controller_q_FSM_FFd1_9 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.897ns (Levels of Logic = 9)
  Clock Path Skew:      -0.015ns (0.296 - 0.311)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_fsm_controller_q_FSM_FFd1_9 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.AQ      Tcko                  0.430   alu/M_fsm_controller_q_FSM_FFd1_9
                                                       alu/M_fsm_controller_q_FSM_FFd1_9
    SLICE_X17Y50.B6      net (fanout=9)        1.078   alu/M_fsm_controller_q_FSM_FFd1_9
    SLICE_X17Y50.B       Tilo                  0.259   alu/alu/boolean/N31
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X16Y50.A2      net (fanout=2)        0.521   alu/Mmux_M_alu_alufn61
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X20Y51.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[7]
    SLICE_X20Y51.COUT    Tbyp                  0.093   alu/alu/adder/Maddsub_sum_cy[11]
                                                       alu/alu/adder/Maddsub_sum_cy<11>
    SLICE_X20Y52.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[11]
    SLICE_X20Y52.BMUX    Tcinb                 0.310   alu/M_adder_n
                                                       alu/alu/adder/Maddsub_sum_xor<15>
    SLICE_X20Y53.C1      net (fanout=2)        1.495   alu/M_adder_out[13]
    SLICE_X20Y53.C       Tilo                  0.255   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out27
    SLICE_X20Y53.A1      net (fanout=1)        0.566   alu/alu/Mmux_out26
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.897ns (2.761ns logic, 6.136ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  11.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.881ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y49.D3      net (fanout=14)       2.181   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y49.D       Tilo                  0.254   alu/M_alu_a[1]
                                                       alu/Mmux_M_alu_a151
    SLICE_X20Y49.B4      net (fanout=14)       1.147   alu/M_alu_a[1]
    SLICE_X20Y49.DMUX    Topbd                 0.695   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut<1>
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X21Y48.A6      net (fanout=2)        1.130   alu/M_adder_out[3]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.881ns (2.231ns logic, 6.650ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  11.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd12 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.863ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd12 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y43.AQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd13
                                                       alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y49.D3      net (fanout=14)       2.181   alu/M_autostate_q_FSM_FFd12
    SLICE_X16Y49.D       Tilo                  0.254   alu/M_alu_a[1]
                                                       alu/Mmux_M_alu_a151
    SLICE_X20Y49.BX      net (fanout=14)       1.349   alu/M_alu_a[1]
    SLICE_X20Y49.COUT    Tbxcy                 0.156   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.AMUX    Tcina                 0.220   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X21Y48.A1      net (fanout=2)        1.226   alu/M_adder_out[4]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.863ns (1.912ns logic, 6.951ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  11.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd4 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.841ns (Levels of Logic = 6)
  Clock Path Skew:      0.004ns (0.663 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd4 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y45.BQ       Tcko                  0.476   alu/M_autostate_q_FSM_FFd5
                                                       alu/M_autostate_q_FSM_FFd4
    SLICE_X16Y50.B5      net (fanout=21)       1.643   alu/M_autostate_q_FSM_FFd4
    SLICE_X16Y50.B       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/Mmux_M_alu_b161_1
    SLICE_X16Y50.A3      net (fanout=1)        0.484   alu/Mmux_M_alu_b161
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.CMUX    Topac                 0.633   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X21Y48.A2      net (fanout=2)        0.945   alu/alu/M_adder_out[2]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.841ns (2.469ns logic, 6.372ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  11.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/ram1/read_data_0_1 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.798ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/ram1/read_data_0_1 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y61.AQ      Tcko                  0.430   alu/M_ram1_read_data[3]
                                                       alu/ram1/read_data_0_1
    SLICE_X17Y50.B5      net (fanout=2)        1.385   alu/M_ram1_read_data[0]
    SLICE_X17Y50.B       Tilo                  0.259   alu/alu/boolean/N31
                                                       alu/Mmux_M_alu_alufn61_1
    SLICE_X16Y50.A2      net (fanout=2)        0.521   alu/Mmux_M_alu_alufn61
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.DMUX    Topad                 0.667   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X21Y48.A6      net (fanout=2)        1.130   alu/M_adder_out[3]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.798ns (2.462ns logic, 6.336ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  11.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               alu/M_autostate_q_FSM_FFd10 (FF)
  Destination:          alu/result/ram_0_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.812ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.663 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: alu/M_autostate_q_FSM_FFd10 to alu/result/ram_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.CQ       Tcko                  0.430   alu/M_autostate_q_FSM_FFd10
                                                       alu/M_autostate_q_FSM_FFd10
    SLICE_X16Y50.A1      net (fanout=22)       2.053   alu/M_autostate_q_FSM_FFd10
    SLICE_X16Y50.A       Tilo                  0.254   alu/M_alu_a[0]
                                                       alu/alu/adder/Maddsub_sum_lut<0>
    SLICE_X20Y49.A4      net (fanout=1)        1.108   alu/alu/adder/Maddsub_sum_lut[0]
    SLICE_X20Y49.COUT    Topcya                0.474   alu/alu/adder/Maddsub_sum_cy[3]
                                                       alu/alu/adder/Maddsub_sum_lut[0]_rt
                                                       alu/alu/adder/Maddsub_sum_cy<3>
    SLICE_X20Y50.CIN     net (fanout=1)        0.003   alu/alu/adder/Maddsub_sum_cy[3]
    SLICE_X20Y50.AMUX    Tcina                 0.220   alu/alu/adder/Maddsub_sum_cy[7]
                                                       alu/alu/adder/Maddsub_sum_cy<7>
    SLICE_X21Y48.A1      net (fanout=2)        1.226   alu/M_adder_out[4]
    SLICE_X21Y48.A       Tilo                  0.259   alu/alu/boolean/N27
                                                       alu/alu/Mmux_out26
    SLICE_X20Y53.A6      net (fanout=1)        0.833   alu/alu/Mmux_out25
    SLICE_X20Y53.A       Tilo                  0.254   alu/alu/Mmux_out26
                                                       alu/alu/Mmux_out28
    SLICE_X16Y48.A2      net (fanout=1)        1.359   alu/alu/Mmux_out27
    SLICE_X16Y48.CLK     Tas                   0.339   alu/result/ram_0[0]
                                                       alu/alu/Mmux_out29
                                                       alu/result/ram_0_0
    -------------------------------------------------  ---------------------------
    Total                                      8.812ns (2.230ns logic, 6.582ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: alu/ram1/ram_0_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: alu/ram2/ram_0_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: toggle_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: start_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: next_button/M_sync_out/CLK
  Logical resource: next_button/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[3]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[7]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: alu/seg/ctr/M_ctr_q[11]/CLK
  Logical resource: alu/seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.961|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6988 paths, 0 nets, and 1422 connections

Design statistics:
   Minimum period:   9.961ns{1}   (Maximum frequency: 100.392MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 17:30:10 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



