INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/University/University_Projects/Code_Project-based_magistracy/vivado/proc_model/model/model.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
