0.7
2020.2
Apr 18 2022
16:05:34
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/L3_optimized/L3_optimized.sim/sim_1/impl/timing/xsim/circuit_tb_time_impl.v,1667581725,verilog,,,,MemIN;circuit;control;datapath2;glbl;linecalc;linecalc_10;linecalc_11;linecalc_12;linecalc_13;linecalc_14;linecalc_15;linecalc_16;linecalc_17;linecalc_18;linecalc_19;linecalc_20;linecalc_21;linecalc_7;linecalc_8;linecalc_9;linecalc_pair;linecalc_pair_0;linecalc_pair_1;linecalc_pair_2;linecalc_pair_3;linecalc_pair_4;linecalc_pair_5;linecalc_pair_6;unimacro_BRAM_TDP_MACRO,,,,,,,,
C:/Studier/IST/DDS/GIT/DDS1-Lisboa/L3_optimized/L3_optimized.srcs/sim_1/imports/My_files/circuit_tb.vhd,1667581712,vhdl,,,,circuit_tb,,,,,,,,
