set ::env(PROJECT_NAME) ft2232hcore
set ::env(DESIGN_TOP) usb_sync
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/ft2232hcore/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/ft2232hcore/rtl/usb_sync.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
