#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001dc984f92f0 .scope module, "alu" "alu" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 6 "ALU_OPERATION";
    .port_info 3 /OUTPUT 32 "RESULT";
o000001dc984fd738 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v000001dc98552450_0 .net "ALU_OPERATION", 5 0, o000001dc984fd738;  0 drivers
o000001dc984fcf58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001dc98551910_0 .net "DATA1", 31 0, o000001dc984fcf58;  0 drivers
o000001dc984fcf88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001dc985514b0_0 .net "DATA2", 31 0, o000001dc984fcf88;  0 drivers
v000001dc98552630_0 .var "RESULT", 31 0;
v000001dc98551f50_0 .net "addOut", 31 0, v000001dc984de8c0_0;  1 drivers
v000001dc985526d0_0 .net "andOut", 31 0, v000001dc984deb40_0;  1 drivers
v000001dc985524f0_0 .net "arithmetic_shift_right_out", 31 0, L_000001dc98551c30;  1 drivers
v000001dc98552590_0 .net "left_shift_out", 31 0, v000001dc984de460_0;  1 drivers
v000001dc985528b0_0 .net "logical_shift_right_out", 31 0, L_000001dc98551ff0;  1 drivers
v000001dc98551e10_0 .net "orOut", 31 0, v000001dc984dec80_0;  1 drivers
v000001dc98552810_0 .net "set_less_than_out", 31 0, v000001dc984de500_0;  1 drivers
v000001dc985529f0_0 .net "set_less_than_unsigned_out", 31 0, v000001dc984de640_0;  1 drivers
v000001dc98551730_0 .net "subOut", 31 0, v000001dc98552b30_0;  1 drivers
v000001dc98551190_0 .net "xor_out", 31 0, L_000001dc984f3d10;  1 drivers
E_000001dc984da750/0 .event anyedge, v000001dc984dec80_0, v000001dc984deb40_0, v000001dc984de8c0_0, v000001dc98552b30_0;
E_000001dc984da750/1 .event anyedge, v000001dc98552450_0;
E_000001dc984da750 .event/or E_000001dc984da750/0, E_000001dc984da750/1;
S_000001dc984f9480 .scope module, "add_1" "add_1" 2 13, 2 43 0, S_000001dc984f92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "addOut";
v000001dc984de280_0 .net "DATA1", 31 0, o000001dc984fcf58;  alias, 0 drivers
v000001dc984de140_0 .net "DATA2", 31 0, o000001dc984fcf88;  alias, 0 drivers
v000001dc984de8c0_0 .var "addOut", 31 0;
E_000001dc984db290 .event anyedge, v000001dc984de140_0, v000001dc984de280_0;
S_000001dc984fa030 .scope module, "and_1" "and_1" 2 11, 2 63 0, S_000001dc984f92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "andOut";
v000001dc984de820_0 .net "DATA1", 31 0, o000001dc984fcf58;  alias, 0 drivers
v000001dc984de5a0_0 .net "DATA2", 31 0, o000001dc984fcf88;  alias, 0 drivers
v000001dc984deb40_0 .var "andOut", 31 0;
S_000001dc984fa1c0 .scope module, "left_shift" "left_shift" 2 15, 2 83 0, S_000001dc984f92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "left_shift_out";
v000001dc984df040_0 .net "DATA1", 31 0, o000001dc984fcf58;  alias, 0 drivers
v000001dc984de3c0_0 .net "DATA2", 31 0, o000001dc984fcf88;  alias, 0 drivers
v000001dc984de460_0 .var "left_shift_out", 31 0;
S_000001dc984fa560 .scope module, "or_1" "or_1" 2 14, 2 73 0, S_000001dc984f92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "orOut";
v000001dc984defa0_0 .net "DATA1", 31 0, o000001dc984fcf58;  alias, 0 drivers
v000001dc984debe0_0 .net "DATA2", 31 0, o000001dc984fcf88;  alias, 0 drivers
v000001dc984dec80_0 .var "orOut", 31 0;
S_000001dc984fa6f0 .scope module, "set_less_than" "set_less_than" 2 16, 2 95 0, S_000001dc984f92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "set_less_than_out";
v000001dc984de6e0_0 .net "DATA1", 31 0, o000001dc984fcf58;  alias, 0 drivers
v000001dc984ded20_0 .net "DATA2", 31 0, o000001dc984fcf88;  alias, 0 drivers
v000001dc984de500_0 .var "set_less_than_out", 31 0;
S_000001dc984f4500 .scope module, "set_less_than_unsigned" "set_less_than_unsigned" 2 17, 2 111 0, S_000001dc984f92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "set_less_than_unsigned_out";
v000001dc984dedc0_0 .net "DATA1", 31 0, o000001dc984fcf58;  alias, 0 drivers
v000001dc984dee60_0 .net "DATA2", 31 0, o000001dc984fcf88;  alias, 0 drivers
v000001dc984de640_0 .var "set_less_than_unsigned_out", 31 0;
S_000001dc984f4690 .scope module, "shift_right_arithmetic" "shift_right_arithmetic" 2 20, 2 146 0, S_000001dc984f92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "arithmetic_shift_right_out";
v000001dc984def00_0 .net "DATA1", 31 0, o000001dc984fcf58;  alias, 0 drivers
v000001dc984de780_0 .net "DATA2", 31 0, o000001dc984fcf88;  alias, 0 drivers
v000001dc985515f0_0 .net "arithmetic_shift_right_out", 31 0, L_000001dc98551c30;  alias, 1 drivers
L_000001dc98551c30 .shift/rs 32, o000001dc984fcf58, o000001dc984fcf88;
S_000001dc984ef3a0 .scope module, "shift_right_logical" "shift_right_logical" 2 19, 2 136 0, S_000001dc984f92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "logical_shift_right_out";
v000001dc985512d0_0 .net "DATA1", 31 0, o000001dc984fcf58;  alias, 0 drivers
v000001dc98552d10_0 .net "DATA2", 31 0, o000001dc984fcf88;  alias, 0 drivers
v000001dc98551410_0 .net "logical_shift_right_out", 31 0, L_000001dc98551ff0;  alias, 1 drivers
L_000001dc98551ff0 .shift/r 32, o000001dc984fcf58, o000001dc984fcf88;
S_000001dc984ef530 .scope module, "sub_1" "sub_1" 2 12, 2 53 0, S_000001dc984f92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "subOut";
v000001dc98552310_0 .net "DATA1", 31 0, o000001dc984fcf58;  alias, 0 drivers
v000001dc98551230_0 .net "DATA2", 31 0, o000001dc984fcf88;  alias, 0 drivers
v000001dc98552b30_0 .var "subOut", 31 0;
S_000001dc984efce0 .scope module, "xor_1" "xor_module" 2 18, 2 126 0, S_000001dc984f92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /OUTPUT 32 "xor_out";
L_000001dc984f3d10 .functor XOR 32, o000001dc984fcf58, o000001dc984fcf88, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dc98551370_0 .net "DATA1", 31 0, o000001dc984fcf58;  alias, 0 drivers
v000001dc98551cd0_0 .net "DATA2", 31 0, o000001dc984fcf88;  alias, 0 drivers
v000001dc985510f0_0 .net "xor_out", 31 0, L_000001dc984f3d10;  alias, 1 drivers
    .scope S_000001dc984fa030;
T_0 ;
    %wait E_000001dc984db290;
    %delay 1, 0;
    %load/vec4 v000001dc984de820_0;
    %load/vec4 v000001dc984de5a0_0;
    %and;
    %store/vec4 v000001dc984deb40_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dc984ef530;
T_1 ;
    %wait E_000001dc984db290;
    %delay 2, 0;
    %load/vec4 v000001dc98552310_0;
    %load/vec4 v000001dc98551230_0;
    %sub;
    %store/vec4 v000001dc98552b30_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001dc984f9480;
T_2 ;
    %wait E_000001dc984db290;
    %delay 1, 0;
    %load/vec4 v000001dc984de280_0;
    %load/vec4 v000001dc984de140_0;
    %add;
    %store/vec4 v000001dc984de8c0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001dc984fa560;
T_3 ;
    %wait E_000001dc984db290;
    %delay 1, 0;
    %load/vec4 v000001dc984defa0_0;
    %load/vec4 v000001dc984debe0_0;
    %or;
    %store/vec4 v000001dc984dec80_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001dc984fa1c0;
T_4 ;
    %wait E_000001dc984db290;
    %delay 1, 0;
    %load/vec4 v000001dc984df040_0;
    %ix/getv 4, v000001dc984de3c0_0;
    %shiftl 4;
    %store/vec4 v000001dc984de460_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001dc984fa6f0;
T_5 ;
    %wait E_000001dc984db290;
    %delay 1, 0;
    %load/vec4 v000001dc984de6e0_0;
    %load/vec4 v000001dc984ded20_0;
    %cmp/s;
    %jmp/0xz  T_5.0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001dc984de500_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dc984de500_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001dc984f4500;
T_6 ;
    %wait E_000001dc984db290;
    %delay 1, 0;
    %load/vec4 v000001dc984dedc0_0;
    %load/vec4 v000001dc984dee60_0;
    %cmp/u;
    %jmp/0xz  T_6.0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001dc984de640_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dc984de640_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001dc984f92f0;
T_7 ;
    %wait E_000001dc984da750;
    %load/vec4 v000001dc98552450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v000001dc985526d0_0;
    %store/vec4 v000001dc98552630_0, 0, 32;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v000001dc98551e10_0;
    %store/vec4 v000001dc98552630_0, 0, 32;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v000001dc98551f50_0;
    %store/vec4 v000001dc98552630_0, 0, 32;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v000001dc98551730_0;
    %store/vec4 v000001dc98552630_0, 0, 32;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v000001dc98552590_0;
    %store/vec4 v000001dc98552630_0, 0, 32;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v000001dc98552810_0;
    %store/vec4 v000001dc98552630_0, 0, 32;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v000001dc985529f0_0;
    %store/vec4 v000001dc98552630_0, 0, 32;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v000001dc98551190_0;
    %store/vec4 v000001dc98552630_0, 0, 32;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v000001dc985528b0_0;
    %store/vec4 v000001dc98552630_0, 0, 32;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v000001dc985524f0_0;
    %store/vec4 v000001dc98552630_0, 0, 32;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "alu.v";
