laygo_faketech_templates_logic:
  inv_2x:
    pins:
      I:
        layer: [M3, pin]
        netname: I
        xy0: [0.15, 0.6]
        xy1: [0.25, 1.2]
      O:
        layer: [M3, pin]
        netname: O
        xy0: [0.75, 0.6]
        xy1: [0.85, 1.2]
      VDD:
        layer: [M2, pin]
        netname: VDD
        xy0: [0.0, 1.7]
        xy1: [1.2, 1.9]
      VSS:
        layer: [M2, pin]
        netname: VSS
        xy0: [0.0, -0.1]
        xy1: [1.2, 0.1]
    xy0: [0.0, 0.0]
    xy1: [1.2, 1.8]
  space_1x:
    pins: {}
    xy0: [0.0, 0.0]
    xy1: [0.2, 1.8]
  tinv_1x:
    pins:
      EN:
        layer: [M3, pin]
        netname: EN
        xy0: [0.75, 0.8]
        xy1: [0.85, 1.0]
      ENB:
        layer: [M3, pin]
        netname: ENB
        xy0: [0.45, 1.0]
        xy1: [0.35, 0.8]
      I:
        layer: [M3, pin]
        netname: I
        xy0: [-0.05, 0.8]
        xy1: [0.05, 1.0]
      O:
        layer: [M3, pin]
        netname: O
        xy0: [0.55, 0.4]
        xy1: [0.65, 1.4]
    xy0: [0.0, 0.0]
    xy1: [0.8, 1.8]
