git clone --depth 1 --no-tags https://github.com/RohanVDvivedi/FpgaUARTcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265303213
git clone --depth 1 --no-tags https://github.com/chilin0525/NCTUCS_Computer_Organization_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262938228
git clone --depth 1 --no-tags https://github.com/ValKmjolnir/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264389900
git clone --depth 1 --no-tags https://github.com/Amulya-Prabakhar/Calculator-DesignVerification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264586092
git clone --depth 1 --no-tags https://github.com/markoskal2/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265214395
git clone --depth 1 --no-tags https://github.com/NirajKinnal/assgn-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259637072
git clone --depth 1 --no-tags https://github.com/Dawei0218/OpenMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261499502
git clone --depth 1 --no-tags https://github.com/Claraform/FPGA-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263013161
git clone --depth 1 --no-tags https://github.com/goelp14/TronOnFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264734571
git clone --depth 1 --no-tags https://github.com/isiemaszko/SW11_enhanced_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264947864
git clone --depth 1 --no-tags https://github.com/LinusWangg/Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265844751
git clone --depth 1 --no-tags https://github.com/Neuromancer2077/CpE142_MIPS_pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265722707
git clone --depth 1 --no-tags https://github.com/TheSuryaTeja/8-bit-Harvard-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259972066
git clone --depth 1 --no-tags https://github.com/yuenm2/Risc-Microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259989342
git clone --depth 1 --no-tags https://github.com/jorlee99/Speech-Synthesizer-Assembly-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259802209
git clone --depth 1 --no-tags https://github.com/raphaelbharel/ExVeri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260129660
git clone --depth 1 --no-tags https://github.com/Kiran760043/Encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261913548
git clone --depth 1 --no-tags https://github.com/SanthoshNagendran/Reconfigurable_System_Principles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260798393
git clone --depth 1 --no-tags https://github.com/YoonGroupUmich/galvani.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257987536
git clone --depth 1 --no-tags https://github.com/techie97/Perm_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258949106
git clone --depth 1 --no-tags https://github.com/0xTJ/RiSC-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261581019
git clone --depth 1 --no-tags https://github.com/caleb-sb/Prac5_EEE4120F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258195445
git clone --depth 1 --no-tags https://github.com/jhpark1013/verilog_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257577114
git clone --depth 1 --no-tags https://github.com/lzambella/Cache_Sim_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257364089
git clone --depth 1 --no-tags https://github.com/zlu15/Computer-Architecture-ALU-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257653983
git clone --depth 1 --no-tags https://github.com/qjiang310/cs552_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258391897
git clone --depth 1 --no-tags https://github.com/xinweiliu930/Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264772688
git clone --depth 1 --no-tags https://github.com/Numbero/FPGA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258185266
git clone --depth 1 --no-tags https://github.com/meetpatel425/Axi_Lite_Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258178792
git clone --depth 1 --no-tags https://github.com/Kiran760043/Basic-Gates-Using-Mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258642518
git clone --depth 1 --no-tags https://github.com/razzzu/csc-273-team-5-psi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258677602
git clone --depth 1 --no-tags https://github.com/Kiran760043/Universal-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258914649
git clone --depth 1 --no-tags https://github.com/hereisjayant/FPGA-Test-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262607224
git clone --depth 1 --no-tags https://github.com/chxin/Altera-FPGA-CPLD-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262465786
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06-grupo_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262174615
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262166161
git clone --depth 1 --no-tags https://github.com/ELINGAP-7545/lab06-grupo_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262181597
git clone --depth 1 --no-tags https://github.com/dcho6/ECE429.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262224238
git clone --depth 1 --no-tags https://github.com/Elemeants/ComparadorDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261587769
git clone --depth 1 --no-tags https://github.com/eduardoadf1406/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259785436
git clone --depth 1 --no-tags https://github.com/Kashyappatel14/16bit_MIPS_in_verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258960477
git clone --depth 1 --no-tags https://github.com/GKCB/FPGAstudy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260416605
git clone --depth 1 --no-tags https://github.com/dlinkoln/systemVerilogSandBox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261167339
git clone --depth 1 --no-tags https://github.com/JurairBhat/tomasulo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261116683
git clone --depth 1 --no-tags https://github.com/Brandon-Valley/mp5_amazon_database.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260794757
git clone --depth 1 --no-tags https://github.com/nabeelamod/CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261035749
git clone --depth 1 --no-tags https://github.com/ChongyuZhang/multiplier_64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261049010
git clone --depth 1 --no-tags https://github.com/rpshredow/XORFloat32-thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260841628
git clone --depth 1 --no-tags https://github.com/tabahara/tinyfpga_bx_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260623976
git clone --depth 1 --no-tags https://github.com/ChesterDu/course_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264857681
git clone --depth 1 --no-tags https://github.com/Shirley924/Simple_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265061075
git clone --depth 1 --no-tags https://github.com/s-imoni/ee316.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265075760
git clone --depth 1 --no-tags https://github.com/BarrryYoung/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265135934
git clone --depth 1 --no-tags https://github.com/Kiran760043/Serial-IN-Parallel-Out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265106319
git clone --depth 1 --no-tags https://github.com/MichaelNoyce/YODA_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265653751
git clone --depth 1 --no-tags https://github.com/prajwalrajup/Farrari-Stefanelli-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265582177
git clone --depth 1 --no-tags https://github.com/sherwin-dc/elec40006-CPUproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265557631
git clone --depth 1 --no-tags https://github.com/lab85-ru/xilinx_ddr3_mem_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264512747
git clone --depth 1 --no-tags https://github.com/rohansharmaa/registers-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264476181
git clone --depth 1 --no-tags https://github.com/samarth2317/Fifo-Design-with-Scan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264558938
git clone --depth 1 --no-tags https://github.com/DarshanaUOP/MIPS-ALU-DESSIGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264689571
git clone --depth 1 --no-tags https://github.com/abdurrafaykhan/Hot-Wheels-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265761872
git clone --depth 1 --no-tags https://github.com/oscar86hsu/NCTU_Vector_Inner_Product.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265819848
git clone --depth 1 --no-tags https://github.com/PenguinCuttlefish/PSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265844337
git clone --depth 1 --no-tags https://github.com/doctormin/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265880641
git clone --depth 1 --no-tags https://github.com/ruiyugao/Pipelined-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261337987
git clone --depth 1 --no-tags https://github.com/jgp77/NAU-EE-310-Spring-2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261303363
git clone --depth 1 --no-tags https://github.com/yuheihayashi/fizzbuzz_fpga_io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260792220
git clone --depth 1 --no-tags https://github.com/DominikLewandowski/SkyHop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260887572
git clone --depth 1 --no-tags https://github.com/NCTUCS-Computer-Organization/LAB2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262284878
git clone --depth 1 --no-tags https://github.com/kgoel9899/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262039779
git clone --depth 1 --no-tags https://github.com/linkingmon/CommIC2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261927345
git clone --depth 1 --no-tags https://github.com/all-eviate/KHUniv.-19-2-Computer-Structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262810257
git clone --depth 1 --no-tags https://github.com/Suvana-Rohanlal/Prac5_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262666137
git clone --depth 1 --no-tags https://github.com/jordanhong/MPI-Halle-electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263072944
git clone --depth 1 --no-tags https://github.com/nikhenri/verilog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/258592049
git clone --depth 1 --no-tags https://github.com/ygyglg/asyn_fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259562682
git clone --depth 1 --no-tags https://github.com/Suslikadze/VSC-3-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260481079
git clone --depth 1 --no-tags https://github.com/ShameenShetty/CSE-2441--Lab9_TRISC_Processor_Control_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/265106598
git clone --depth 1 --no-tags https://github.com/fmahmoo3/One_Time_Pair_FPGA_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/263569269
git clone --depth 1 --no-tags https://github.com/fiska0210/Computer-aided_Vlsi_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264250607
git clone --depth 1 --no-tags https://github.com/wangchenxuhit/iCryptoLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259337707
git clone --depth 1 --no-tags https://github.com/cGandom/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257230169
git clone --depth 1 --no-tags https://github.com/MustafaDestegul/Multi_Cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259642018
git clone --depth 1 --no-tags https://github.com/jorlee99/Assembly-Audio-Visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/259800814
git clone --depth 1 --no-tags https://github.com/jesspb/FPGA_Tic_Tac_Toe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261507689
git clone --depth 1 --no-tags https://github.com/zhanghqsix/Uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261646922
git clone --depth 1 --no-tags https://github.com/fishbaoz/xilinx_7segment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260604954
git clone --depth 1 --no-tags https://github.com/HarrisonFitch/FPGA-Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261609516
git clone --depth 1 --no-tags https://github.com/Kiran760043/Binary-to-Gray-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/262472912
git clone --depth 1 --no-tags https://github.com/Raychen0617/single_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/264080941
git clone --depth 1 --no-tags https://github.com/NKAMLESHRAJ/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257668137
git clone --depth 1 --no-tags https://github.com/patrickren256/csc258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257742881
git clone --depth 1 --no-tags https://github.com/zlu15/Computer-Architecture-Superscalar_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257655938
git clone --depth 1 --no-tags https://github.com/kowshicahmed/verilog_tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/260783123
git clone --depth 1 --no-tags https://github.com/alfishe/ngs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257170651
git clone --depth 1 --no-tags https://github.com/awesomeleoding1995/Design_with_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/257136700
git clone --depth 1 --no-tags https://github.com/Crimsonninja/coen122.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/261969651
