// Seed: 1402075647
module module_0;
  logic [7:0] id_2, id_3;
  assign id_2 = id_3[1];
  assign module_2.id_3 = 0;
  assign id_1 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
  parameter id_8 = -1;
  module_0 modCall_1 ();
  assign id_7 = id_2;
endmodule
module module_2 (
    output uwire id_0,
    output wand  id_1,
    input  wire  id_2,
    input  wire  id_3,
    output tri1  id_4,
    output wor   id_5
);
  wire id_7 = id_7;
  module_0 modCall_1 ();
endmodule
