
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_32512:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e8000ff; valaddr_reg:x3; val_offset:97536*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97536*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32513:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e8001ff; valaddr_reg:x3; val_offset:97539*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97539*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32514:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e8003ff; valaddr_reg:x3; val_offset:97542*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97542*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32515:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e8007ff; valaddr_reg:x3; val_offset:97545*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97545*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32516:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e800fff; valaddr_reg:x3; val_offset:97548*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97548*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32517:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e801fff; valaddr_reg:x3; val_offset:97551*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97551*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32518:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e803fff; valaddr_reg:x3; val_offset:97554*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97554*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32519:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e807fff; valaddr_reg:x3; val_offset:97557*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97557*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32520:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e80ffff; valaddr_reg:x3; val_offset:97560*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97560*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32521:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e81ffff; valaddr_reg:x3; val_offset:97563*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97563*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32522:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e83ffff; valaddr_reg:x3; val_offset:97566*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97566*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32523:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e87ffff; valaddr_reg:x3; val_offset:97569*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97569*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32524:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e8fffff; valaddr_reg:x3; val_offset:97572*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97572*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32525:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8e9fffff; valaddr_reg:x3; val_offset:97575*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97575*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32526:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8ebfffff; valaddr_reg:x3; val_offset:97578*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97578*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32527:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8ec00000; valaddr_reg:x3; val_offset:97581*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97581*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32528:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8ee00000; valaddr_reg:x3; val_offset:97584*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97584*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32529:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8ef00000; valaddr_reg:x3; val_offset:97587*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97587*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32530:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8ef80000; valaddr_reg:x3; val_offset:97590*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97590*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32531:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8efc0000; valaddr_reg:x3; val_offset:97593*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97593*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32532:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8efe0000; valaddr_reg:x3; val_offset:97596*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97596*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32533:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8eff0000; valaddr_reg:x3; val_offset:97599*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97599*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32534:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8eff8000; valaddr_reg:x3; val_offset:97602*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97602*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32535:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8effc000; valaddr_reg:x3; val_offset:97605*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97605*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32536:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8effe000; valaddr_reg:x3; val_offset:97608*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97608*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32537:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8efff000; valaddr_reg:x3; val_offset:97611*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97611*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32538:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8efff800; valaddr_reg:x3; val_offset:97614*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97614*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32539:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8efffc00; valaddr_reg:x3; val_offset:97617*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97617*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32540:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8efffe00; valaddr_reg:x3; val_offset:97620*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97620*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32541:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8effff00; valaddr_reg:x3; val_offset:97623*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97623*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32542:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8effff80; valaddr_reg:x3; val_offset:97626*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97626*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32543:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8effffc0; valaddr_reg:x3; val_offset:97629*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97629*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32544:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8effffe0; valaddr_reg:x3; val_offset:97632*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97632*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32545:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8efffff0; valaddr_reg:x3; val_offset:97635*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97635*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32546:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8efffff8; valaddr_reg:x3; val_offset:97638*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97638*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32547:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8efffffc; valaddr_reg:x3; val_offset:97641*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97641*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32548:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8efffffe; valaddr_reg:x3; val_offset:97644*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97644*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32549:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x262f4c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f262f4c; op2val:0x80000000;
op3val:0x8effffff; valaddr_reg:x3; val_offset:97647*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97647*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32550:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:97650*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97650*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32551:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:97653*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97653*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32552:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:97656*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97656*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32553:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:97659*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97659*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32554:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:97662*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97662*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32555:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:97665*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97665*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32556:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:97668*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97668*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32557:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:97671*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97671*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32558:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:97674*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97674*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32559:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:97677*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97677*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32560:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:97680*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97680*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32561:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:97683*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97683*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32562:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:97686*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97686*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32563:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:97689*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97689*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32564:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:97692*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97692*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32565:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:97695*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97695*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32566:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86800000; valaddr_reg:x3; val_offset:97698*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97698*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32567:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86800001; valaddr_reg:x3; val_offset:97701*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97701*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32568:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86800003; valaddr_reg:x3; val_offset:97704*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97704*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32569:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86800007; valaddr_reg:x3; val_offset:97707*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97707*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32570:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x8680000f; valaddr_reg:x3; val_offset:97710*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97710*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32571:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x8680001f; valaddr_reg:x3; val_offset:97713*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97713*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32572:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x8680003f; valaddr_reg:x3; val_offset:97716*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97716*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32573:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x8680007f; valaddr_reg:x3; val_offset:97719*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97719*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32574:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x868000ff; valaddr_reg:x3; val_offset:97722*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97722*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32575:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x868001ff; valaddr_reg:x3; val_offset:97725*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97725*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32576:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x868003ff; valaddr_reg:x3; val_offset:97728*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97728*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32577:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x868007ff; valaddr_reg:x3; val_offset:97731*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97731*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32578:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86800fff; valaddr_reg:x3; val_offset:97734*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97734*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32579:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86801fff; valaddr_reg:x3; val_offset:97737*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97737*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32580:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86803fff; valaddr_reg:x3; val_offset:97740*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97740*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32581:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86807fff; valaddr_reg:x3; val_offset:97743*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97743*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32582:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x8680ffff; valaddr_reg:x3; val_offset:97746*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97746*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32583:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x8681ffff; valaddr_reg:x3; val_offset:97749*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97749*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32584:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x8683ffff; valaddr_reg:x3; val_offset:97752*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97752*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32585:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x8687ffff; valaddr_reg:x3; val_offset:97755*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97755*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32586:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x868fffff; valaddr_reg:x3; val_offset:97758*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97758*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32587:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x869fffff; valaddr_reg:x3; val_offset:97761*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97761*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32588:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86bfffff; valaddr_reg:x3; val_offset:97764*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97764*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32589:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86c00000; valaddr_reg:x3; val_offset:97767*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97767*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32590:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86e00000; valaddr_reg:x3; val_offset:97770*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97770*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32591:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86f00000; valaddr_reg:x3; val_offset:97773*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97773*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32592:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86f80000; valaddr_reg:x3; val_offset:97776*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97776*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32593:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86fc0000; valaddr_reg:x3; val_offset:97779*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97779*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32594:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86fe0000; valaddr_reg:x3; val_offset:97782*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97782*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32595:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86ff0000; valaddr_reg:x3; val_offset:97785*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97785*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32596:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86ff8000; valaddr_reg:x3; val_offset:97788*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97788*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32597:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86ffc000; valaddr_reg:x3; val_offset:97791*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97791*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32598:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86ffe000; valaddr_reg:x3; val_offset:97794*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97794*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32599:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86fff000; valaddr_reg:x3; val_offset:97797*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97797*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32600:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86fff800; valaddr_reg:x3; val_offset:97800*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97800*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32601:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86fffc00; valaddr_reg:x3; val_offset:97803*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97803*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32602:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86fffe00; valaddr_reg:x3; val_offset:97806*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97806*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32603:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86ffff00; valaddr_reg:x3; val_offset:97809*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97809*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32604:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86ffff80; valaddr_reg:x3; val_offset:97812*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97812*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32605:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86ffffc0; valaddr_reg:x3; val_offset:97815*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97815*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32606:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86ffffe0; valaddr_reg:x3; val_offset:97818*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97818*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32607:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86fffff0; valaddr_reg:x3; val_offset:97821*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97821*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32608:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86fffff8; valaddr_reg:x3; val_offset:97824*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97824*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32609:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86fffffc; valaddr_reg:x3; val_offset:97827*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97827*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32610:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86fffffe; valaddr_reg:x3; val_offset:97830*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97830*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32611:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26921d and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26921d; op2val:0x80000000;
op3val:0x86ffffff; valaddr_reg:x3; val_offset:97833*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97833*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32612:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37800000; valaddr_reg:x3; val_offset:97836*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97836*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32613:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37800001; valaddr_reg:x3; val_offset:97839*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97839*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32614:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37800003; valaddr_reg:x3; val_offset:97842*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97842*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32615:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37800007; valaddr_reg:x3; val_offset:97845*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97845*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32616:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x3780000f; valaddr_reg:x3; val_offset:97848*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97848*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32617:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x3780001f; valaddr_reg:x3; val_offset:97851*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97851*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32618:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x3780003f; valaddr_reg:x3; val_offset:97854*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97854*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32619:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x3780007f; valaddr_reg:x3; val_offset:97857*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97857*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32620:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x378000ff; valaddr_reg:x3; val_offset:97860*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97860*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32621:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x378001ff; valaddr_reg:x3; val_offset:97863*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97863*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32622:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x378003ff; valaddr_reg:x3; val_offset:97866*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97866*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32623:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x378007ff; valaddr_reg:x3; val_offset:97869*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97869*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32624:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37800fff; valaddr_reg:x3; val_offset:97872*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97872*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32625:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37801fff; valaddr_reg:x3; val_offset:97875*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97875*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32626:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37803fff; valaddr_reg:x3; val_offset:97878*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97878*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32627:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37807fff; valaddr_reg:x3; val_offset:97881*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97881*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32628:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x3780ffff; valaddr_reg:x3; val_offset:97884*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97884*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32629:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x3781ffff; valaddr_reg:x3; val_offset:97887*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97887*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32630:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x3783ffff; valaddr_reg:x3; val_offset:97890*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97890*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32631:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x3787ffff; valaddr_reg:x3; val_offset:97893*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97893*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32632:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x378fffff; valaddr_reg:x3; val_offset:97896*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97896*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32633:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x379fffff; valaddr_reg:x3; val_offset:97899*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97899*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32634:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37bfffff; valaddr_reg:x3; val_offset:97902*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97902*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32635:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37c00000; valaddr_reg:x3; val_offset:97905*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97905*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32636:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37e00000; valaddr_reg:x3; val_offset:97908*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97908*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32637:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37f00000; valaddr_reg:x3; val_offset:97911*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97911*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32638:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37f80000; valaddr_reg:x3; val_offset:97914*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97914*0 + 3*254*FLEN/8, x4, x1, x2)

inst_32639:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x26abc5 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x312695 and fs3 == 0 and fe3 == 0x6f and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f26abc5; op2val:0x312695;
op3val:0x37fc0000; valaddr_reg:x3; val_offset:97917*0 + 3*254*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 97917*0 + 3*254*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753535,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390753791,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390754303,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390755327,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390757375,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390761471,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390769663,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390786047,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390818815,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2390884351,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2391015423,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2391277567,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2391801855,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2392850431,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2394947583,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2394947584,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2397044736,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2398093312,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2398617600,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2398879744,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399010816,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399076352,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399109120,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399125504,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399133696,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399137792,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399139840,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399140864,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141376,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141632,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141760,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141824,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141856,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141872,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141880,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141884,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141886,32,FLEN)
NAN_BOXED(2133208908,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2399141887,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535552,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535553,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535555,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535559,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535567,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535583,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535615,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535679,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256535807,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256536063,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256536575,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256537599,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256539647,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256543743,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256551935,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256568319,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256601087,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256666623,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2256797695,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2257059839,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2257584127,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2258632703,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2260729855,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2260729856,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2262827008,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2263875584,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264399872,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264662016,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264793088,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264858624,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264891392,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264907776,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264915968,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264920064,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264922112,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264923136,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264923648,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264923904,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924032,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924096,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924128,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924144,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924152,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924156,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924158,32,FLEN)
NAN_BOXED(2133234205,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2264924159,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931135488,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931135489,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931135491,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931135495,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931135503,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931135519,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931135551,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931135615,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931135743,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931135999,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931136511,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931137535,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931139583,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931143679,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931151871,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931168255,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931201023,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931266559,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931397631,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(931659775,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(932184063,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(933232639,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(935329791,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(935329792,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(937426944,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(938475520,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(938999808,32,FLEN)
NAN_BOXED(2133240773,32,FLEN)
NAN_BOXED(3221141,32,FLEN)
NAN_BOXED(939261952,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
