{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  4 16:33:53 2010 " "Info: Processing started: Thu Nov  4 16:33:53 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test_1 -c test_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_1 -c test_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[0\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[0\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[2\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[2\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|RegDst " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|RegDst\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|MemRead " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|MemRead\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[14\] " "Info: Assuming node \"SW\[14\]\" is an undefined clock" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "52 " "Warning: Found 52 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Mhz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Mhz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100Khz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Khz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~109 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~109\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal4~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal4~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 52 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~110 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~110\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~111 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~111\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~111" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal13~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal13~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 70 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal13~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|always0~7 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|always0~7\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|always0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 50 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Hz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Hz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Khz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~112 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~112\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4 " "Info: Detected gated clock \"SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 50 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~134 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~134\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|always0~6 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|always0~6\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|always0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100hz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100hz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~2 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~2\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_1Hz\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 17 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_100Hz\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|always0~4\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|always0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg3 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg2 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 614 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a28 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a28\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 594 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a27 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a27\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 574 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 554 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 234 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 214 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 194 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 174 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 154 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 134 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 114 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 94 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 74 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 54 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "onepulse:inst2\|PB_single_pulse " "Info: Detected ripple clock \"onepulse:inst2\|PB_single_pulse\" as buffer" {  } { { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 12 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "onepulse:inst2\|PB_single_pulse" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "21mux:inst5\|5~0 " "Info: Detected gated clock \"21mux:inst5\|5~0\" as buffer" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "21mux:inst5\|5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "21mux:inst3\|5 " "Info: Detected gated clock \"21mux:inst3\|5\" as buffer" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "21mux:inst3\|5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] register LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 20.45 MHz 48.91 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 20.45 MHz between source register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" and destination register \"LCD_Display:inst10\|DATA_BUS_VALUE\[2\]\" (period= 48.91 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.323 ns + Longest register register " "Info: + Longest register to register delay is 9.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 1 REG LCCOMB_X31_Y19_N28 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.393 ns) 0.690 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582 2 COMB LCCOMB_X31_Y19_N26 29 " "Info: 2: + IC(0.297 ns) + CELL(0.393 ns) = 0.690 ns; Loc. = LCCOMB_X31_Y19_N26; Fanout = 29; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.690 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.275 ns) 1.685 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~702 3 COMB LCCOMB_X29_Y19_N2 1 " "Info: 3: + IC(0.720 ns) + CELL(0.275 ns) = 1.685 ns; Loc. = LCCOMB_X29_Y19_N2; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~702'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.995 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 2.080 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~703 4 COMB LCCOMB_X29_Y19_N28 1 " "Info: 4: + IC(0.245 ns) + CELL(0.150 ns) = 2.080 ns; Loc. = LCCOMB_X29_Y19_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~703'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.395 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 2.469 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~704 5 COMB LCCOMB_X29_Y19_N22 1 " "Info: 5: + IC(0.239 ns) + CELL(0.150 ns) = 2.469 ns; Loc. = LCCOMB_X29_Y19_N22; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~704'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.389 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.150 ns) 3.600 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~709 6 COMB LCCOMB_X31_Y16_N6 21 " "Info: 6: + IC(0.981 ns) + CELL(0.150 ns) = 3.600 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 21; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[4\]~709'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.131 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.150 ns) 4.778 ns SingleCycle:inst7\|SCbranch:inst7\|Add0~19 7 COMB LCCOMB_X27_Y20_N16 1 " "Info: 7: + IC(1.028 ns) + CELL(0.150 ns) = 4.778 ns; Loc. = LCCOMB_X27_Y20_N16; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCbranch:inst7\|Add0~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.178 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 SingleCycle:inst7|SCbranch:inst7|Add0~19 } "NODE_NAME" } } { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.245 ns) 5.271 ns SingleCycle:inst7\|SCbranch:inst7\|Add0~20 8 COMB LCCOMB_X27_Y20_N26 3 " "Info: 8: + IC(0.248 ns) + CELL(0.245 ns) = 5.271 ns; Loc. = LCCOMB_X27_Y20_N26; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCbranch:inst7\|Add0~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.493 ns" { SingleCycle:inst7|SCbranch:inst7|Add0~19 SingleCycle:inst7|SCbranch:inst7|Add0~20 } "NODE_NAME" } } { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.150 ns) 6.435 ns LCD_Display:inst10\|Mux4~98 9 COMB LCCOMB_X24_Y23_N18 1 " "Info: 9: + IC(1.014 ns) + CELL(0.150 ns) = 6.435 ns; Loc. = LCCOMB_X24_Y23_N18; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux4~98'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.164 ns" { SingleCycle:inst7|SCbranch:inst7|Add0~20 LCD_Display:inst10|Mux4~98 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 6.829 ns LCD_Display:inst10\|Mux4~190 10 COMB LCCOMB_X24_Y23_N12 1 " "Info: 10: + IC(0.244 ns) + CELL(0.150 ns) = 6.829 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux4~190'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.394 ns" { LCD_Display:inst10|Mux4~98 LCD_Display:inst10|Mux4~190 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 7.225 ns LCD_Display:inst10\|Mux4 11 COMB LCCOMB_X24_Y23_N14 3 " "Info: 11: + IC(0.246 ns) + CELL(0.150 ns) = 7.225 ns; Loc. = LCCOMB_X24_Y23_N14; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Mux4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.396 ns" { LCD_Display:inst10|Mux4~190 LCD_Display:inst10|Mux4 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.275 ns) 7.766 ns LCD_Display:inst10\|LessThan1~0 12 COMB LCCOMB_X24_Y23_N30 4 " "Info: 12: + IC(0.266 ns) + CELL(0.275 ns) = 7.766 ns; Loc. = LCCOMB_X24_Y23_N30; Fanout = 4; COMB Node = 'LCD_Display:inst10\|LessThan1~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.541 ns" { LCD_Display:inst10|Mux4 LCD_Display:inst10|LessThan1~0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.150 ns) 8.189 ns LCD_Display:inst10\|Selector3~0 13 COMB LCCOMB_X24_Y23_N24 3 " "Info: 13: + IC(0.273 ns) + CELL(0.150 ns) = 8.189 ns; Loc. = LCCOMB_X24_Y23_N24; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Selector3~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.423 ns" { LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 8.732 ns LCD_Display:inst10\|Selector7~0 14 COMB LCCOMB_X24_Y23_N20 1 " "Info: 14: + IC(0.268 ns) + CELL(0.275 ns) = 8.732 ns; Loc. = LCCOMB_X24_Y23_N20; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.543 ns" { LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.245 ns) 9.239 ns LCD_Display:inst10\|Selector7~2 15 COMB LCCOMB_X24_Y23_N8 1 " "Info: 15: + IC(0.262 ns) + CELL(0.245 ns) = 9.239 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~2'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.507 ns" { LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.323 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 16 REG LCFF_X24_Y23_N9 2 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 9.323 ns; Loc. = LCFF_X24_Y23_N9; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 32.09 % ) " "Info: Total cell delay = 2.992 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.331 ns ( 67.91 % ) " "Info: Total interconnect delay = 6.331 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "9.323 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 SingleCycle:inst7|SCbranch:inst7|Add0~19 SingleCycle:inst7|SCbranch:inst7|Add0~20 LCD_Display:inst10|Mux4~98 LCD_Display:inst10|Mux4~190 LCD_Display:inst10|Mux4 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "9.323 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 {} SingleCycle:inst7|SCbranch:inst7|Add0~19 {} SingleCycle:inst7|SCbranch:inst7|Add0~20 {} LCD_Display:inst10|Mux4~98 {} LCD_Display:inst10|Mux4~190 {} LCD_Display:inst10|Mux4 {} LCD_Display:inst10|LessThan1~0 {} LCD_Display:inst10|Selector3~0 {} LCD_Display:inst10|Selector7~0 {} LCD_Display:inst10|Selector7~2 {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.297ns 0.720ns 0.245ns 0.239ns 0.981ns 1.028ns 0.248ns 1.014ns 0.244ns 0.246ns 0.266ns 0.273ns 0.268ns 0.262ns 0.000ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.245ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-15.168 ns - Smallest " "Info: - Smallest clock skew is -15.168 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 3 REG LCFF_X24_Y23_N9 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X24_Y23_N9; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.564 ns" { CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 17.849 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 17.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.787 ns) 3.580 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X34_Y25_N9 2 " "Info: 2: + IC(1.794 ns) + CELL(0.787 ns) = 3.580 ns; Loc. = LCFF_X34_Y25_N9; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.318 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X34_Y25_N14 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.318 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.738 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.849 ns 21mux:inst3\|5 4 COMB LCCOMB_X34_Y25_N24 6 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 4.849 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 7.064 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 5 MEM M4K_X26_Y23 17 " "Info: 5: + IC(1.345 ns) + CELL(0.870 ns) = 7.064 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 10.057 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 6 MEM M4K_X26_Y23 21 " "Info: 6: + IC(0.000 ns) + CELL(2.993 ns) = 10.057 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 11.350 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 7 COMB LCCOMB_X27_Y23_N26 5 " "Info: 7: + IC(1.018 ns) + CELL(0.275 ns) = 11.350 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 12.048 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 8 COMB LCCOMB_X27_Y23_N18 18 " "Info: 8: + IC(0.282 ns) + CELL(0.416 ns) = 12.048 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 13.223 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 9 COMB LCCOMB_X31_Y20_N0 92 " "Info: 9: + IC(1.025 ns) + CELL(0.150 ns) = 13.223 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.437 ns) 14.743 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 10 COMB LCCOMB_X27_Y25_N24 1 " "Info: 10: + IC(1.083 ns) + CELL(0.437 ns) = 14.743 ns; Loc. = LCCOMB_X27_Y25_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.520 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.000 ns) 16.317 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 11 COMB CLKCTRL_G10 4 " "Info: 11: + IC(1.574 ns) + CELL(0.000 ns) = 16.317 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.150 ns) 17.849 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 12 REG LCCOMB_X31_Y19_N28 55 " "Info: 12: + IC(1.382 ns) + CELL(0.150 ns) = 17.849 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.532 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.772 ns ( 43.54 % ) " "Info: Total cell delay = 7.772 ns ( 43.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.077 ns ( 56.46 % ) " "Info: Total interconnect delay = 10.077 ns ( 56.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.849 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.849 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.849 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.849 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "9.323 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 SingleCycle:inst7|SCbranch:inst7|Add0~19 SingleCycle:inst7|SCbranch:inst7|Add0~20 LCD_Display:inst10|Mux4~98 LCD_Display:inst10|Mux4~190 LCD_Display:inst10|Mux4 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "9.323 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~702 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~703 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~704 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[4]~709 {} SingleCycle:inst7|SCbranch:inst7|Add0~19 {} SingleCycle:inst7|SCbranch:inst7|Add0~20 {} LCD_Display:inst10|Mux4~98 {} LCD_Display:inst10|Mux4~190 {} LCD_Display:inst10|Mux4 {} LCD_Display:inst10|LessThan1~0 {} LCD_Display:inst10|Selector3~0 {} LCD_Display:inst10|Selector7~0 {} LCD_Display:inst10|Selector7~2 {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.297ns 0.720ns 0.245ns 0.239ns 0.981ns 1.028ns 0.248ns 1.014ns 0.244ns 0.246ns 0.266ns 0.273ns 0.268ns 0.262ns 0.000ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.245ns 0.150ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.245ns 0.084ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.849 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.849 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[14\] register SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] memory SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 23.6 MHz 42.364 ns Internal " "Info: Clock \"SW\[14\]\" has Internal fmax of 23.6 MHz between source register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" and destination memory \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1\" (period= 42.364 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.153 ns + Longest register memory " "Info: + Longest register to memory delay is 10.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 1 REG LCCOMB_X31_Y19_N28 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.393 ns) 0.690 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582 2 COMB LCCOMB_X31_Y19_N26 29 " "Info: 2: + IC(0.297 ns) + CELL(0.393 ns) = 0.690 ns; Loc. = LCCOMB_X31_Y19_N26; Fanout = 29; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.690 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.219 ns) + CELL(0.275 ns) 3.184 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~734 3 COMB LCCOMB_X31_Y20_N28 1 " "Info: 3: + IC(2.219 ns) + CELL(0.275 ns) = 3.184 ns; Loc. = LCCOMB_X31_Y20_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~734'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.494 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.577 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~735 4 COMB LCCOMB_X31_Y20_N30 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 3.577 ns; Loc. = LCCOMB_X31_Y20_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~735'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.393 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.970 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~736 5 COMB LCCOMB_X31_Y20_N14 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 3.970 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~736'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.393 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.150 ns) 4.509 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~737 6 COMB LCCOMB_X32_Y20_N22 1 " "Info: 6: + IC(0.389 ns) + CELL(0.150 ns) = 4.509 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~737'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.539 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 4.905 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~738 7 COMB LCCOMB_X32_Y20_N16 2 " "Info: 7: + IC(0.246 ns) + CELL(0.150 ns) = 4.905 ns; Loc. = LCCOMB_X32_Y20_N16; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~738'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.396 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 5.445 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~15 8 COMB LCCOMB_X32_Y20_N14 1 " "Info: 8: + IC(0.265 ns) + CELL(0.275 ns) = 5.445 ns; Loc. = LCCOMB_X32_Y20_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~15'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.540 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.393 ns) 6.644 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~16 9 COMB LCCOMB_X31_Y16_N30 1 " "Info: 9: + IC(0.806 ns) + CELL(0.393 ns) = 6.644 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~16'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.199 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.034 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~20 10 COMB LCCOMB_X31_Y16_N0 1 " "Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 7.034 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 7.434 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~21 11 COMB LCCOMB_X31_Y16_N26 16 " "Info: 11: + IC(0.250 ns) + CELL(0.150 ns) = 7.434 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 16; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~21'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.400 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.150 ns) 8.865 ns SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[1\]~1 12 COMB LCCOMB_X25_Y20_N14 3 " "Info: 12: + IC(1.281 ns) + CELL(0.150 ns) = 8.865 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 3; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[1\]~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.431 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.142 ns) 10.153 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 13 MEM M4K_X26_Y23 17 " "Info: 13: + IC(1.146 ns) + CELL(0.142 ns) = 10.153 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.288 ns" { SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 24.90 % ) " "Info: Total cell delay = 2.528 ns ( 24.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.625 ns ( 75.10 % ) " "Info: Total interconnect delay = 7.625 ns ( 75.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 {} SingleCycle:inst7|Ifetch:inst|next_PC~15 {} SingleCycle:inst7|Ifetch:inst|next_PC~16 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.297ns 2.219ns 0.243ns 0.243ns 0.389ns 0.246ns 0.265ns 0.806ns 0.240ns 0.250ns 1.281ns 1.146ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.994 ns - Smallest " "Info: - Smallest clock skew is -10.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] destination 5.931 ns + Shortest memory " "Info: + Shortest clock path from clock \"SW\[14\]\" to destination memory is 5.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.150 ns) 3.394 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X34_Y25_N14 1 " "Info: 2: + IC(2.402 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.552 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.925 ns 21mux:inst3\|5 3 COMB LCCOMB_X34_Y25_N24 6 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.925 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.661 ns) 5.931 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 4 MEM M4K_X26_Y23 17 " "Info: 4: + IC(1.345 ns) + CELL(0.661 ns) = 5.931 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.006 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 32.51 % ) " "Info: Total cell delay = 1.928 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 67.49 % ) " "Info: Total interconnect delay = 4.003 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] source 16.925 ns - Longest register " "Info: - Longest clock path from clock \"SW\[14\]\" to source register is 16.925 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.150 ns) 3.394 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X34_Y25_N14 1 " "Info: 2: + IC(2.402 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.552 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.925 ns 21mux:inst3\|5 3 COMB LCCOMB_X34_Y25_N24 6 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.925 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 6.140 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 4 MEM M4K_X26_Y23 17 " "Info: 4: + IC(1.345 ns) + CELL(0.870 ns) = 6.140 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 9.133 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 5 MEM M4K_X26_Y23 21 " "Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 9.133 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 10.426 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 6 COMB LCCOMB_X27_Y23_N26 5 " "Info: 6: + IC(1.018 ns) + CELL(0.275 ns) = 10.426 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 11.124 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 7 COMB LCCOMB_X27_Y23_N18 18 " "Info: 7: + IC(0.282 ns) + CELL(0.416 ns) = 11.124 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 12.299 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 8 COMB LCCOMB_X31_Y20_N0 92 " "Info: 8: + IC(1.025 ns) + CELL(0.150 ns) = 12.299 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.437 ns) 13.819 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 9 COMB LCCOMB_X27_Y25_N24 1 " "Info: 9: + IC(1.083 ns) + CELL(0.437 ns) = 13.819 ns; Loc. = LCCOMB_X27_Y25_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.520 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.000 ns) 15.393 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 10 COMB CLKCTRL_G10 4 " "Info: 10: + IC(1.574 ns) + CELL(0.000 ns) = 15.393 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.150 ns) 16.925 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 11 REG LCCOMB_X31_Y19_N28 55 " "Info: 11: + IC(1.382 ns) + CELL(0.150 ns) = 16.925 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.532 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.558 ns ( 38.75 % ) " "Info: Total cell delay = 6.558 ns ( 38.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.367 ns ( 61.25 % ) " "Info: Total interconnect delay = 10.367 ns ( 61.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.925 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.925 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.925 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.925 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 {} SingleCycle:inst7|Ifetch:inst|next_PC~15 {} SingleCycle:inst7|Ifetch:inst|next_PC~16 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.297ns 2.219ns 0.243ns 0.243ns 0.389ns 0.246ns 0.265ns 0.806ns 0.240ns 0.250ns 1.281ns 1.146ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.925 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.925 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[17\] register SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] memory SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 23.6 MHz 42.364 ns Internal " "Info: Clock \"SW\[17\]\" has Internal fmax of 23.6 MHz between source register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" and destination memory \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1\" (period= 42.364 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.153 ns + Longest register memory " "Info: + Longest register to memory delay is 10.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 1 REG LCCOMB_X31_Y19_N28 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.393 ns) 0.690 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582 2 COMB LCCOMB_X31_Y19_N26 29 " "Info: 2: + IC(0.297 ns) + CELL(0.393 ns) = 0.690 ns; Loc. = LCCOMB_X31_Y19_N26; Fanout = 29; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~582'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.690 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.219 ns) + CELL(0.275 ns) 3.184 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~734 3 COMB LCCOMB_X31_Y20_N28 1 " "Info: 3: + IC(2.219 ns) + CELL(0.275 ns) = 3.184 ns; Loc. = LCCOMB_X31_Y20_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~734'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.494 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.577 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~735 4 COMB LCCOMB_X31_Y20_N30 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 3.577 ns; Loc. = LCCOMB_X31_Y20_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~735'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.393 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 3.970 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~736 5 COMB LCCOMB_X31_Y20_N14 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 3.970 ns; Loc. = LCCOMB_X31_Y20_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~736'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.393 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.150 ns) 4.509 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~737 6 COMB LCCOMB_X32_Y20_N22 1 " "Info: 6: + IC(0.389 ns) + CELL(0.150 ns) = 4.509 ns; Loc. = LCCOMB_X32_Y20_N22; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~737'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.539 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 4.905 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~738 7 COMB LCCOMB_X32_Y20_N16 2 " "Info: 7: + IC(0.246 ns) + CELL(0.150 ns) = 4.905 ns; Loc. = LCCOMB_X32_Y20_N16; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[10\]~738'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.396 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 5.445 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~15 8 COMB LCCOMB_X32_Y20_N14 1 " "Info: 8: + IC(0.265 ns) + CELL(0.275 ns) = 5.445 ns; Loc. = LCCOMB_X32_Y20_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~15'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.540 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.393 ns) 6.644 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~16 9 COMB LCCOMB_X31_Y16_N30 1 " "Info: 9: + IC(0.806 ns) + CELL(0.393 ns) = 6.644 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~16'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.199 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 7.034 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~20 10 COMB LCCOMB_X31_Y16_N0 1 " "Info: 10: + IC(0.240 ns) + CELL(0.150 ns) = 7.034 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 7.434 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~21 11 COMB LCCOMB_X31_Y16_N26 16 " "Info: 11: + IC(0.250 ns) + CELL(0.150 ns) = 7.434 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 16; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~21'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.400 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.150 ns) 8.865 ns SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[1\]~1 12 COMB LCCOMB_X25_Y20_N14 3 " "Info: 12: + IC(1.281 ns) + CELL(0.150 ns) = 8.865 ns; Loc. = LCCOMB_X25_Y20_N14; Fanout = 3; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[1\]~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.431 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.142 ns) 10.153 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 13 MEM M4K_X26_Y23 17 " "Info: 13: + IC(1.146 ns) + CELL(0.142 ns) = 10.153 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.288 ns" { SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.528 ns ( 24.90 % ) " "Info: Total cell delay = 2.528 ns ( 24.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.625 ns ( 75.10 % ) " "Info: Total interconnect delay = 7.625 ns ( 75.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 {} SingleCycle:inst7|Ifetch:inst|next_PC~15 {} SingleCycle:inst7|Ifetch:inst|next_PC~16 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.297ns 2.219ns 0.243ns 0.243ns 0.389ns 0.246ns 0.265ns 0.806ns 0.240ns 0.250ns 1.281ns 1.146ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.994 ns - Smallest " "Info: - Smallest clock skew is -10.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 5.610 ns + Shortest memory " "Info: + Shortest clock path from clock \"SW\[17\]\" to destination memory is 5.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(0.413 ns) 3.604 ns 21mux:inst3\|5 2 COMB LCCOMB_X34_Y25_N24 6 " "Info: 2: + IC(2.339 ns) + CELL(0.413 ns) = 3.604 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.661 ns) 5.610 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M4K_X26_Y23 17 " "Info: 3: + IC(1.345 ns) + CELL(0.661 ns) = 5.610 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.006 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.926 ns ( 34.33 % ) " "Info: Total cell delay = 1.926 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 65.67 % ) " "Info: Total interconnect delay = 3.684 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 16.604 ns - Longest register " "Info: - Longest clock path from clock \"SW\[17\]\" to source register is 16.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(0.413 ns) 3.604 ns 21mux:inst3\|5 2 COMB LCCOMB_X34_Y25_N24 6 " "Info: 2: + IC(2.339 ns) + CELL(0.413 ns) = 3.604 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 5.819 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X26_Y23 17 " "Info: 3: + IC(1.345 ns) + CELL(0.870 ns) = 5.819 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 8.812 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 4 MEM M4K_X26_Y23 21 " "Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 8.812 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 10.105 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 5 COMB LCCOMB_X27_Y23_N26 5 " "Info: 5: + IC(1.018 ns) + CELL(0.275 ns) = 10.105 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 10.803 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 6 COMB LCCOMB_X27_Y23_N18 18 " "Info: 6: + IC(0.282 ns) + CELL(0.416 ns) = 10.803 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 11.978 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 7 COMB LCCOMB_X31_Y20_N0 92 " "Info: 7: + IC(1.025 ns) + CELL(0.150 ns) = 11.978 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.437 ns) 13.498 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 8 COMB LCCOMB_X27_Y25_N24 1 " "Info: 8: + IC(1.083 ns) + CELL(0.437 ns) = 13.498 ns; Loc. = LCCOMB_X27_Y25_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.520 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.000 ns) 15.072 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 9 COMB CLKCTRL_G10 4 " "Info: 9: + IC(1.574 ns) + CELL(0.000 ns) = 15.072 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.574 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.150 ns) 16.604 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 10 REG LCCOMB_X31_Y19_N28 55 " "Info: 10: + IC(1.382 ns) + CELL(0.150 ns) = 16.604 ns; Loc. = LCCOMB_X31_Y19_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.532 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.556 ns ( 39.48 % ) " "Info: Total cell delay = 6.556 ns ( 39.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.048 ns ( 60.52 % ) " "Info: Total interconnect delay = 10.048 ns ( 60.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.604 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.604 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.604 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.604 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 SingleCycle:inst7|Ifetch:inst|next_PC~15 SingleCycle:inst7|Ifetch:inst|next_PC~16 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.153 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~582 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~734 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~735 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~736 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~737 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[10]~738 {} SingleCycle:inst7|Ifetch:inst|next_PC~15 {} SingleCycle:inst7|Ifetch:inst|next_PC~16 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[1]~1 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.297ns 2.219ns 0.243ns 0.243ns 0.389ns 0.246ns 0.265ns 0.806ns 0.240ns 0.250ns 1.281ns 1.146ns } { 0.000ns 0.393ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.150ns 0.150ns 0.150ns 0.142ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.604 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.604 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 1.083ns 1.574ns 1.382ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.437ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 39 " "Warning: Circuit may not operate. Detected 39 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg CLOCK_50 6.023 ns " "Info: Found hold time violation between source  pin or register \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" and destination pin or register \"SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg\" for clock \"CLOCK_50\" (Hold time is 6.023 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.957 ns + Largest " "Info: + Largest clock skew is 10.957 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 16.996 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 16.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.787 ns) 3.580 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X34_Y25_N9 2 " "Info: 2: + IC(1.794 ns) + CELL(0.787 ns) = 3.580 ns; Loc. = LCFF_X34_Y25_N9; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.318 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X34_Y25_N14 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.318 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.738 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.849 ns 21mux:inst3\|5 4 COMB LCCOMB_X34_Y25_N24 6 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 4.849 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 7.064 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 5 MEM M4K_X26_Y23 17 " "Info: 5: + IC(1.345 ns) + CELL(0.870 ns) = 7.064 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 10.057 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 6 MEM M4K_X26_Y23 21 " "Info: 6: + IC(0.000 ns) + CELL(2.993 ns) = 10.057 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 11.350 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 7 COMB LCCOMB_X27_Y23_N26 5 " "Info: 7: + IC(1.018 ns) + CELL(0.275 ns) = 11.350 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 12.048 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 8 COMB LCCOMB_X27_Y23_N18 18 " "Info: 8: + IC(0.282 ns) + CELL(0.416 ns) = 12.048 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 13.223 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 9 COMB LCCOMB_X31_Y20_N0 92 " "Info: 9: + IC(1.025 ns) + CELL(0.150 ns) = 13.223 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 15.506 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl 10 COMB CLKCTRL_G12 2 " "Info: 10: + IC(2.283 ns) + CELL(0.000 ns) = 15.506 ns; Loc. = CLKCTRL_G12; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.283 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.150 ns) 16.996 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 11 REG LCCOMB_X27_Y25_N6 32 " "Info: 11: + IC(1.340 ns) + CELL(0.150 ns) = 16.996 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.490 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.335 ns ( 43.16 % ) " "Info: Total cell delay = 7.335 ns ( 43.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.661 ns ( 56.84 % ) " "Info: Total interconnect delay = 9.661 ns ( 56.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.996 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.996 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.039 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLOCK_50\" to source memory is 6.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.787 ns) 3.580 ns onepulse:inst2\|PB_single_pulse 2 REG LCFF_X34_Y25_N11 1 " "Info: 2: + IC(1.794 ns) + CELL(0.787 ns) = 3.580 ns; Loc. = LCFF_X34_Y25_N11; Fanout = 1; REG Node = 'onepulse:inst2\|PB_single_pulse'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse } "NODE_NAME" } } { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.150 ns) 4.033 ns 21mux:inst3\|5 3 COMB LCCOMB_X34_Y25_N24 6 " "Info: 3: + IC(0.303 ns) + CELL(0.150 ns) = 4.033 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.453 ns" { onepulse:inst2|PB_single_pulse 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.661 ns) 6.039 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y23 17 " "Info: 4: + IC(1.345 ns) + CELL(0.661 ns) = 6.039 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.006 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.597 ns ( 43.00 % ) " "Info: Total cell delay = 2.597 ns ( 43.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.442 ns ( 57.00 % ) " "Info: Total interconnect delay = 3.442 ns ( 57.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.039 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.039 ns" { CLOCK_50 {} CLOCK_50~combout {} onepulse:inst2|PB_single_pulse {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.794ns 0.303ns 1.345ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.996 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.996 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.039 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.039 ns" { CLOCK_50 {} CLOCK_50~combout {} onepulse:inst2|PB_single_pulse {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.794ns 0.303ns 1.345ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.725 ns - Shortest memory register " "Info: - Shortest memory to register delay is 4.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29 2 MEM M4K_X26_Y23 18 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 18; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 614 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.275 ns) 4.052 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0 3 COMB LCCOMB_X27_Y25_N14 1 " "Info: 3: + IC(0.784 ns) + CELL(0.275 ns) = 4.052 ns; Loc. = LCCOMB_X27_Y25_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.059 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 4.725 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 4 REG LCCOMB_X27_Y25_N6 32 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 4.725 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.673 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.688 ns ( 78.05 % ) " "Info: Total cell delay = 3.688 ns ( 78.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 21.95 % ) " "Info: Total interconnect delay = 1.037 ns ( 21.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.996 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.996 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.039 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.039 ns" { CLOCK_50 {} CLOCK_50~combout {} onepulse:inst2|PB_single_pulse {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.794ns 0.303ns 1.345ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[14\] 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"SW\[14\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg SW\[14\] 5.207 ns " "Info: Found hold time violation between source  pin or register \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" and destination pin or register \"SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg\" for clock \"SW\[14\]\" (Hold time is 5.207 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.141 ns + Largest " "Info: + Largest clock skew is 10.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] destination 16.072 ns + Longest register " "Info: + Longest clock path from clock \"SW\[14\]\" to destination register is 16.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.150 ns) 3.394 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X34_Y25_N14 1 " "Info: 2: + IC(2.402 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.552 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.925 ns 21mux:inst3\|5 3 COMB LCCOMB_X34_Y25_N24 6 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.925 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 6.140 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 4 MEM M4K_X26_Y23 17 " "Info: 4: + IC(1.345 ns) + CELL(0.870 ns) = 6.140 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 9.133 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 5 MEM M4K_X26_Y23 21 " "Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 9.133 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 10.426 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 6 COMB LCCOMB_X27_Y23_N26 5 " "Info: 6: + IC(1.018 ns) + CELL(0.275 ns) = 10.426 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 11.124 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 7 COMB LCCOMB_X27_Y23_N18 18 " "Info: 7: + IC(0.282 ns) + CELL(0.416 ns) = 11.124 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 12.299 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 8 COMB LCCOMB_X31_Y20_N0 92 " "Info: 8: + IC(1.025 ns) + CELL(0.150 ns) = 12.299 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 14.582 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl 9 COMB CLKCTRL_G12 2 " "Info: 9: + IC(2.283 ns) + CELL(0.000 ns) = 14.582 ns; Loc. = CLKCTRL_G12; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.283 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.150 ns) 16.072 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 10 REG LCCOMB_X27_Y25_N6 32 " "Info: 10: + IC(1.340 ns) + CELL(0.150 ns) = 16.072 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.490 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.121 ns ( 38.08 % ) " "Info: Total cell delay = 6.121 ns ( 38.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.951 ns ( 61.92 % ) " "Info: Total interconnect delay = 9.951 ns ( 61.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.072 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.072 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] source 5.931 ns - Shortest memory " "Info: - Shortest clock path from clock \"SW\[14\]\" to source memory is 5.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.402 ns) + CELL(0.150 ns) 3.394 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X34_Y25_N14 1 " "Info: 2: + IC(2.402 ns) + CELL(0.150 ns) = 3.394 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.552 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 3.925 ns 21mux:inst3\|5 3 COMB LCCOMB_X34_Y25_N24 6 " "Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.925 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.661 ns) 5.931 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y23 17 " "Info: 4: + IC(1.345 ns) + CELL(0.661 ns) = 5.931 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.006 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 32.51 % ) " "Info: Total cell delay = 1.928 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 67.49 % ) " "Info: Total interconnect delay = 4.003 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.072 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.072 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.725 ns - Shortest memory register " "Info: - Shortest memory to register delay is 4.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29 2 MEM M4K_X26_Y23 18 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 18; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 614 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.275 ns) 4.052 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0 3 COMB LCCOMB_X27_Y25_N14 1 " "Info: 3: + IC(0.784 ns) + CELL(0.275 ns) = 4.052 ns; Loc. = LCCOMB_X27_Y25_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.059 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 4.725 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 4 REG LCCOMB_X27_Y25_N6 32 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 4.725 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.673 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.688 ns ( 78.05 % ) " "Info: Total cell delay = 3.688 ns ( 78.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 21.95 % ) " "Info: Total interconnect delay = 1.037 ns ( 21.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.072 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.072 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.931 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.931 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.402ns 0.256ns 1.345ns } { 0.000ns 0.842ns 0.150ns 0.275ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[17\] 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"SW\[17\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg SW\[17\] 5.207 ns " "Info: Found hold time violation between source  pin or register \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" and destination pin or register \"SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg\" for clock \"SW\[17\]\" (Hold time is 5.207 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.141 ns + Largest " "Info: + Largest clock skew is 10.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 15.751 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to destination register is 15.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(0.413 ns) 3.604 ns 21mux:inst3\|5 2 COMB LCCOMB_X34_Y25_N24 6 " "Info: 2: + IC(2.339 ns) + CELL(0.413 ns) = 3.604 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.870 ns) 5.819 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X26_Y23 17 " "Info: 3: + IC(1.345 ns) + CELL(0.870 ns) = 5.819 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.215 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 8.812 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 4 MEM M4K_X26_Y23 21 " "Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 8.812 ns; Loc. = M4K_X26_Y23; Fanout = 21; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.275 ns) 10.105 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 5 COMB LCCOMB_X27_Y23_N26 5 " "Info: 5: + IC(1.018 ns) + CELL(0.275 ns) = 10.105 ns; Loc. = LCCOMB_X27_Y23_N26; Fanout = 5; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.293 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.416 ns) 10.803 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 6 COMB LCCOMB_X27_Y23_N18 18 " "Info: 6: + IC(0.282 ns) + CELL(0.416 ns) = 10.803 ns; Loc. = LCCOMB_X27_Y23_N18; Fanout = 18; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.698 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.150 ns) 11.978 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 7 COMB LCCOMB_X31_Y20_N0 92 " "Info: 7: + IC(1.025 ns) + CELL(0.150 ns) = 11.978 ns; Loc. = LCCOMB_X31_Y20_N0; Fanout = 92; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.175 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.283 ns) + CELL(0.000 ns) 14.261 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl 8 COMB CLKCTRL_G12 2 " "Info: 8: + IC(2.283 ns) + CELL(0.000 ns) = 14.261 ns; Loc. = CLKCTRL_G12; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~4clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.283 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.150 ns) 15.751 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 9 REG LCCOMB_X27_Y25_N6 32 " "Info: 9: + IC(1.340 ns) + CELL(0.150 ns) = 15.751 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.490 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.119 ns ( 38.85 % ) " "Info: Total cell delay = 6.119 ns ( 38.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.632 ns ( 61.15 % ) " "Info: Total interconnect delay = 9.632 ns ( 61.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "15.751 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "15.751 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 5.610 ns - Shortest memory " "Info: - Shortest clock path from clock \"SW\[17\]\" to source memory is 5.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.339 ns) + CELL(0.413 ns) 3.604 ns 21mux:inst3\|5 2 COMB LCCOMB_X34_Y25_N24 6 " "Info: 2: + IC(2.339 ns) + CELL(0.413 ns) = 3.604 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.752 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.661 ns) 5.610 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y23 17 " "Info: 3: + IC(1.345 ns) + CELL(0.661 ns) = 5.610 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.006 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.926 ns ( 34.33 % ) " "Info: Total cell delay = 1.926 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.684 ns ( 65.67 % ) " "Info: Total interconnect delay = 3.684 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "15.751 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "15.751 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.725 ns - Shortest memory register " "Info: - Shortest memory to register delay is 4.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y23; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29 2 MEM M4K_X26_Y23 18 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y23; Fanout = 18; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 614 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.784 ns) + CELL(0.275 ns) 4.052 ns SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0 3 COMB LCCOMB_X27_Y25_N14 1 " "Info: 3: + IC(0.784 ns) + CELL(0.275 ns) = 4.052 ns; Loc. = LCCOMB_X27_Y25_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|Equal23~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.059 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 4.725 ns SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg 4 REG LCCOMB_X27_Y25_N6 32 " "Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 4.725 ns; Loc. = LCCOMB_X27_Y25_N6; Fanout = 32; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.673 ns" { SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.688 ns ( 78.05 % ) " "Info: Total cell delay = 3.688 ns ( 78.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 21.95 % ) " "Info: Total interconnect delay = 1.037 ns ( 21.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "15.751 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 SingleCycle:inst7|SCControlJ2:inst2|always0~4 SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "15.751 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a31 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~101 {} SingleCycle:inst7|SCControlJ2:inst2|Equal0~0 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4 {} SingleCycle:inst7|SCControlJ2:inst2|always0~4clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 2.339ns 1.345ns 0.000ns 1.018ns 0.282ns 1.025ns 2.283ns 1.340ns } { 0.000ns 0.852ns 0.413ns 0.870ns 2.993ns 0.275ns 0.416ns 0.150ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.610 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.610 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.339ns 1.345ns } { 0.000ns 0.852ns 0.413ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 SingleCycle:inst7|SCControlJ2:inst2|MemtoReg } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.725 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a29 {} SingleCycle:inst7|SCControlJ2:inst2|Equal23~0 {} SingleCycle:inst7|SCControlJ2:inst2|MemtoReg {} } { 0.000ns 0.000ns 0.784ns 0.253ns } { 0.000ns 2.993ns 0.275ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst10\|DATA_BUS_VALUE\[2\] SW\[16\] CLOCK_50 15.948 ns register " "Info: tsu for register \"LCD_Display:inst10\|DATA_BUS_VALUE\[2\]\" (data pin = \"SW\[16\]\", clock pin = \"CLOCK_50\") is 15.948 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.665 ns + Longest pin register " "Info: + Longest pin to register delay is 18.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; PIN Node = 'SW\[16\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 32 -16 152 48 "SW\[16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.159 ns) + CELL(0.275 ns) 7.286 ns LCD_Display:inst10\|Mux4~1 2 COMB LCCOMB_X30_Y25_N10 48 " "Info: 2: + IC(6.159 ns) + CELL(0.275 ns) = 7.286 ns; Loc. = LCCOMB_X30_Y25_N10; Fanout = 48; COMB Node = 'LCD_Display:inst10\|Mux4~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.434 ns" { SW[16] LCD_Display:inst10|Mux4~1 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.099 ns) + CELL(0.437 ns) 9.822 ns LCD_Display:inst10\|Mux6~154 3 COMB LCCOMB_X23_Y10_N16 1 " "Info: 3: + IC(2.099 ns) + CELL(0.437 ns) = 9.822 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux6~154'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.536 ns" { LCD_Display:inst10|Mux4~1 LCD_Display:inst10|Mux6~154 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 10.538 ns LCD_Display:inst10\|Mux6~155 4 COMB LCCOMB_X23_Y10_N12 1 " "Info: 4: + IC(0.278 ns) + CELL(0.438 ns) = 10.538 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux6~155'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.716 ns" { LCD_Display:inst10|Mux6~154 LCD_Display:inst10|Mux6~155 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.275 ns) 12.894 ns LCD_Display:inst10\|Mux6~179 5 COMB LCCOMB_X30_Y24_N20 1 " "Info: 5: + IC(2.081 ns) + CELL(0.275 ns) = 12.894 ns; Loc. = LCCOMB_X30_Y24_N20; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux6~179'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.356 ns" { LCD_Display:inst10|Mux6~155 LCD_Display:inst10|Mux6~179 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.150 ns) 14.212 ns LCD_Display:inst10\|Mux6~180 6 COMB LCCOMB_X19_Y24_N14 1 " "Info: 6: + IC(1.168 ns) + CELL(0.150 ns) = 14.212 ns; Loc. = LCCOMB_X19_Y24_N14; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux6~180'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.318 ns" { LCD_Display:inst10|Mux6~179 LCD_Display:inst10|Mux6~180 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.420 ns) 16.187 ns LCD_Display:inst10\|Mux6~181 7 COMB LCCOMB_X27_Y19_N12 1 " "Info: 7: + IC(1.555 ns) + CELL(0.420 ns) = 16.187 ns; Loc. = LCCOMB_X27_Y19_N12; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux6~181'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.975 ns" { LCD_Display:inst10|Mux6~180 LCD_Display:inst10|Mux6~181 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 16.593 ns LCD_Display:inst10\|Mux6 8 COMB LCCOMB_X27_Y19_N22 4 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 16.593 ns; Loc. = LCCOMB_X27_Y19_N22; Fanout = 4; COMB Node = 'LCD_Display:inst10\|Mux6'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.406 ns" { LCD_Display:inst10|Mux6~181 LCD_Display:inst10|Mux6 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.437 ns) 18.074 ns LCD_Display:inst10\|Selector7~0 9 COMB LCCOMB_X24_Y23_N20 1 " "Info: 9: + IC(1.044 ns) + CELL(0.437 ns) = 18.074 ns; Loc. = LCCOMB_X24_Y23_N20; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.481 ns" { LCD_Display:inst10|Mux6 LCD_Display:inst10|Selector7~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.245 ns) 18.581 ns LCD_Display:inst10\|Selector7~2 10 COMB LCCOMB_X24_Y23_N8 1 " "Info: 10: + IC(0.262 ns) + CELL(0.245 ns) = 18.581 ns; Loc. = LCCOMB_X24_Y23_N8; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector7~2'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.507 ns" { LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 18.665 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 11 REG LCFF_X24_Y23_N9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 18.665 ns; Loc. = LCFF_X24_Y23_N9; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.763 ns ( 20.16 % ) " "Info: Total cell delay = 3.763 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.902 ns ( 79.84 % ) " "Info: Total interconnect delay = 14.902 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "18.665 ns" { SW[16] LCD_Display:inst10|Mux4~1 LCD_Display:inst10|Mux6~154 LCD_Display:inst10|Mux6~155 LCD_Display:inst10|Mux6~179 LCD_Display:inst10|Mux6~180 LCD_Display:inst10|Mux6~181 LCD_Display:inst10|Mux6 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "18.665 ns" { SW[16] {} SW[16]~combout {} LCD_Display:inst10|Mux4~1 {} LCD_Display:inst10|Mux6~154 {} LCD_Display:inst10|Mux6~155 {} LCD_Display:inst10|Mux6~179 {} LCD_Display:inst10|Mux6~180 {} LCD_Display:inst10|Mux6~181 {} LCD_Display:inst10|Mux6 {} LCD_Display:inst10|Selector7~0 {} LCD_Display:inst10|Selector7~2 {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 6.159ns 2.099ns 0.278ns 2.081ns 1.168ns 1.555ns 0.256ns 1.044ns 0.262ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.437ns 0.438ns 0.275ns 0.150ns 0.420ns 0.150ns 0.437ns 0.245ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns LCD_Display:inst10\|DATA_BUS_VALUE\[2\] 3 REG LCFF_X24_Y23_N9 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X24_Y23_N9; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[2\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.564 ns" { CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "18.665 ns" { SW[16] LCD_Display:inst10|Mux4~1 LCD_Display:inst10|Mux6~154 LCD_Display:inst10|Mux6~155 LCD_Display:inst10|Mux6~179 LCD_Display:inst10|Mux6~180 LCD_Display:inst10|Mux6~181 LCD_Display:inst10|Mux6 LCD_Display:inst10|Selector7~0 LCD_Display:inst10|Selector7~2 LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "18.665 ns" { SW[16] {} SW[16]~combout {} LCD_Display:inst10|Mux4~1 {} LCD_Display:inst10|Mux6~154 {} LCD_Display:inst10|Mux6~155 {} LCD_Display:inst10|Mux6~179 {} LCD_Display:inst10|Mux6~180 {} LCD_Display:inst10|Mux6~181 {} LCD_Display:inst10|Mux6 {} LCD_Display:inst10|Selector7~0 {} LCD_Display:inst10|Selector7~2 {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 6.159ns 2.099ns 0.278ns 2.081ns 1.168ns 1.555ns 0.256ns 1.044ns 0.262ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.437ns 0.438ns 0.275ns 0.150ns 0.420ns 0.150ns 0.437ns 0.245ns 0.084ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.681 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[2] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.681 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[2] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[0\] SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0 41.130 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[0\]\" through memory \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0\" is 41.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.501 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 8.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.787 ns) 3.580 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X34_Y25_N9 2 " "Info: 2: + IC(1.794 ns) + CELL(0.787 ns) = 3.580 ns; Loc. = LCFF_X34_Y25_N9; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.318 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X34_Y25_N14 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.318 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.738 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.849 ns 21mux:inst3\|5 4 COMB LCCOMB_X34_Y25_N24 6 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 4.849 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.000 ns) 6.861 ns 21mux:inst3\|5~clkctrl 5 COMB CLKCTRL_G7 1993 " "Info: 5: + IC(2.012 ns) + CELL(0.000 ns) = 6.861 ns; Loc. = CLKCTRL_G7; Fanout = 1993; COMB Node = '21mux:inst3\|5~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.012 ns" { 21mux:inst3|5 21mux:inst3|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.661 ns) 8.501 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0 6 MEM M4K_X26_Y18 15 " "Info: 6: + IC(0.979 ns) + CELL(0.661 ns) = 8.501 ns; Loc. = M4K_X26_Y18; Fanout = 15; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.640 ns" { 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.142 ns ( 36.96 % ) " "Info: Total cell delay = 3.142 ns ( 36.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.359 ns ( 63.04 % ) " "Info: Total interconnect delay = 5.359 ns ( 63.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.501 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "8.501 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 2.012ns 0.979ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.420 ns + Longest memory pin " "Info: + Longest memory to pin delay is 32.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0 1 MEM M4K_X26_Y18 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y18; Fanout = 15; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a24 2 MEM M4K_X26_Y18 257 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y18; Fanout = 257; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a24'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 514 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.150 ns) 4.478 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~14 3 COMB LCCOMB_X30_Y24_N8 1 " "Info: 3: + IC(1.335 ns) + CELL(0.150 ns) = 4.478 ns; Loc. = LCCOMB_X30_Y24_N8; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~14'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.485 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.594 ns) + CELL(0.150 ns) 6.222 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~15 4 COMB LCCOMB_X27_Y15_N28 1 " "Info: 4: + IC(1.594 ns) + CELL(0.150 ns) = 6.222 ns; Loc. = LCCOMB_X27_Y15_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~15'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.744 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 6.624 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~16 5 COMB LCCOMB_X27_Y15_N22 1 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 6.624 ns; Loc. = LCCOMB_X27_Y15_N22; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~16'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.402 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.150 ns) 8.020 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~19 6 COMB LCCOMB_X20_Y11_N0 1 " "Info: 6: + IC(1.246 ns) + CELL(0.150 ns) = 8.020 ns; Loc. = LCCOMB_X20_Y11_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.396 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.612 ns) + CELL(0.275 ns) 9.907 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~20 7 COMB LCCOMB_X22_Y24_N22 10 " "Info: 7: + IC(1.612 ns) + CELL(0.275 ns) = 9.907 ns; Loc. = LCCOMB_X22_Y24_N22; Fanout = 10; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux22~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.887 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.393 ns) 11.544 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~19 8 COMB LCCOMB_X28_Y23_N18 2 " "Info: 8: + IC(1.244 ns) + CELL(0.393 ns) = 11.544 ns; Loc. = LCCOMB_X28_Y23_N18; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.637 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 SingleCycle:inst7|SCALUJ:inst4|Add2~19 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.615 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~21 9 COMB LCCOMB_X28_Y23_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 11.615 ns; Loc. = LCCOMB_X28_Y23_N20; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~21'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~19 SingleCycle:inst7|SCALUJ:inst4|Add2~21 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.686 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~23 10 COMB LCCOMB_X28_Y23_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 11.686 ns; Loc. = LCCOMB_X28_Y23_N22; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~23'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~21 SingleCycle:inst7|SCALUJ:inst4|Add2~23 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.757 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~25 11 COMB LCCOMB_X28_Y23_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 11.757 ns; Loc. = LCCOMB_X28_Y23_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~25'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~23 SingleCycle:inst7|SCALUJ:inst4|Add2~25 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.828 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~27 12 COMB LCCOMB_X28_Y23_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 11.828 ns; Loc. = LCCOMB_X28_Y23_N26; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~27'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~25 SingleCycle:inst7|SCALUJ:inst4|Add2~27 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.899 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~29 13 COMB LCCOMB_X28_Y23_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 11.899 ns; Loc. = LCCOMB_X28_Y23_N28; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~29'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~27 SingleCycle:inst7|SCALUJ:inst4|Add2~29 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 12.045 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~31 14 COMB LCCOMB_X28_Y23_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 12.045 ns; Loc. = LCCOMB_X28_Y23_N30; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~31'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.146 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~29 SingleCycle:inst7|SCALUJ:inst4|Add2~31 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.116 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~33 15 COMB LCCOMB_X28_Y22_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 12.116 ns; Loc. = LCCOMB_X28_Y22_N0; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~33'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~31 SingleCycle:inst7|SCALUJ:inst4|Add2~33 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.187 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~35 16 COMB LCCOMB_X28_Y22_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 12.187 ns; Loc. = LCCOMB_X28_Y22_N2; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~35'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~33 SingleCycle:inst7|SCALUJ:inst4|Add2~35 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.597 ns SingleCycle:inst7\|SCALUJ:inst4\|Add2~36 17 COMB LCCOMB_X28_Y22_N4 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 12.597 ns; Loc. = LCCOMB_X28_Y22_N4; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|Add2~36'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~35 SingleCycle:inst7|SCALUJ:inst4|Add2~36 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.438 ns) 14.483 ns SingleCycle:inst7\|SCALUJ:inst4\|LessThan0~5 18 COMB LCCOMB_X29_Y11_N0 1 " "Info: 18: + IC(1.448 ns) + CELL(0.438 ns) = 14.483 ns; Loc. = LCCOMB_X29_Y11_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|LessThan0~5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.886 ns" { SingleCycle:inst7|SCALUJ:inst4|Add2~36 SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.533 ns) + CELL(0.438 ns) 16.454 ns SingleCycle:inst7\|SCALUJ:inst4\|LessThan0~7 19 COMB LCCOMB_X32_Y21_N14 1 " "Info: 19: + IC(1.533 ns) + CELL(0.438 ns) = 16.454 ns; Loc. = LCCOMB_X32_Y21_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|LessThan0~7'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.971 ns" { SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.242 ns) 16.956 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~839 20 COMB LCCOMB_X32_Y21_N2 1 " "Info: 20: + IC(0.260 ns) + CELL(0.242 ns) = 16.956 ns; Loc. = LCCOMB_X32_Y21_N2; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~839'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.502 ns" { SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.420 ns) 17.631 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~840 21 COMB LCCOMB_X32_Y21_N20 1 " "Info: 21: + IC(0.255 ns) + CELL(0.420 ns) = 17.631 ns; Loc. = LCCOMB_X32_Y21_N20; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~840'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.675 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.413 ns) 18.312 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~841 22 COMB LCCOMB_X32_Y21_N30 2 " "Info: 22: + IC(0.268 ns) + CELL(0.413 ns) = 18.312 ns; Loc. = LCCOMB_X32_Y21_N30; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[0\]~841'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.681 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.150 ns) 19.244 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~17 23 COMB LCCOMB_X31_Y19_N20 1 " "Info: 23: + IC(0.782 ns) + CELL(0.150 ns) = 19.244 ns; Loc. = LCCOMB_X31_Y19_N20; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~17'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.932 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 SingleCycle:inst7|Ifetch:inst|next_PC~17 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 19.773 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~18 24 COMB LCCOMB_X31_Y19_N6 1 " "Info: 24: + IC(0.254 ns) + CELL(0.275 ns) = 19.773 ns; Loc. = LCCOMB_X31_Y19_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~18'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.529 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~17 SingleCycle:inst7|Ifetch:inst|next_PC~18 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 20.163 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~19 25 COMB LCCOMB_X31_Y19_N24 1 " "Info: 25: + IC(0.240 ns) + CELL(0.150 ns) = 20.163 ns; Loc. = LCCOMB_X31_Y19_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~18 SingleCycle:inst7|Ifetch:inst|next_PC~19 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.275 ns) 21.208 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~20 26 COMB LCCOMB_X31_Y16_N0 1 " "Info: 26: + IC(0.770 ns) + CELL(0.275 ns) = 21.208 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.045 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 21.608 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~21 27 COMB LCCOMB_X31_Y16_N26 16 " "Info: 27: + IC(0.250 ns) + CELL(0.150 ns) = 21.608 ns; Loc. = LCCOMB_X31_Y16_N26; Fanout = 16; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~21'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.400 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.150 ns) 22.797 ns SingleCycle:inst7\|Ifetch:inst\|Mem_Addr\[0\]~1 28 COMB LCCOMB_X27_Y19_N4 1 " "Info: 28: + IC(1.039 ns) + CELL(0.150 ns) = 22.797 ns; Loc. = LCCOMB_X27_Y19_N4; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|Mem_Addr\[0\]~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.189 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.415 ns) 23.468 ns SingleCycle:inst7\|Ifetch:inst\|Equal0~1 29 COMB LCCOMB_X27_Y19_N16 1 " "Info: 29: + IC(0.256 ns) + CELL(0.415 ns) = 23.468 ns; Loc. = LCCOMB_X27_Y19_N16; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|Equal0~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.671 ns" { SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 SingleCycle:inst7|Ifetch:inst|Equal0~1 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.410 ns) 24.887 ns SingleCycle:inst7\|Ifetch:inst\|Equal0~4 30 COMB LCCOMB_X25_Y20_N4 18 " "Info: 30: + IC(1.009 ns) + CELL(0.410 ns) = 24.887 ns; Loc. = LCCOMB_X25_Y20_N4; Fanout = 18; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|Equal0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.419 ns" { SingleCycle:inst7|Ifetch:inst|Equal0~1 SingleCycle:inst7|Ifetch:inst|Equal0~4 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.715 ns) + CELL(2.818 ns) 32.420 ns LEDR\[0\] 31 PIN PIN_AE23 0 " "Info: 31: + IC(4.715 ns) + CELL(2.818 ns) = 32.420 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.533 ns" { SingleCycle:inst7|Ifetch:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 696 1080 1256 712 "LEDR\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.058 ns ( 37.19 % ) " "Info: Total cell delay = 12.058 ns ( 37.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.362 ns ( 62.81 % ) " "Info: Total interconnect delay = 20.362 ns ( 62.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "32.420 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 SingleCycle:inst7|SCALUJ:inst4|Add2~19 SingleCycle:inst7|SCALUJ:inst4|Add2~21 SingleCycle:inst7|SCALUJ:inst4|Add2~23 SingleCycle:inst7|SCALUJ:inst4|Add2~25 SingleCycle:inst7|SCALUJ:inst4|Add2~27 SingleCycle:inst7|SCALUJ:inst4|Add2~29 SingleCycle:inst7|SCALUJ:inst4|Add2~31 SingleCycle:inst7|SCALUJ:inst4|Add2~33 SingleCycle:inst7|SCALUJ:inst4|Add2~35 SingleCycle:inst7|SCALUJ:inst4|Add2~36 SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 SingleCycle:inst7|Ifetch:inst|next_PC~17 SingleCycle:inst7|Ifetch:inst|next_PC~18 SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 SingleCycle:inst7|Ifetch:inst|Equal0~1 SingleCycle:inst7|Ifetch:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "32.420 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 {} SingleCycle:inst7|SCALUJ:inst4|Add2~19 {} SingleCycle:inst7|SCALUJ:inst4|Add2~21 {} SingleCycle:inst7|SCALUJ:inst4|Add2~23 {} SingleCycle:inst7|SCALUJ:inst4|Add2~25 {} SingleCycle:inst7|SCALUJ:inst4|Add2~27 {} SingleCycle:inst7|SCALUJ:inst4|Add2~29 {} SingleCycle:inst7|SCALUJ:inst4|Add2~31 {} SingleCycle:inst7|SCALUJ:inst4|Add2~33 {} SingleCycle:inst7|SCALUJ:inst4|Add2~35 {} SingleCycle:inst7|SCALUJ:inst4|Add2~36 {} SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 {} SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 {} SingleCycle:inst7|Ifetch:inst|next_PC~17 {} SingleCycle:inst7|Ifetch:inst|next_PC~18 {} SingleCycle:inst7|Ifetch:inst|next_PC~19 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 {} SingleCycle:inst7|Ifetch:inst|Equal0~1 {} SingleCycle:inst7|Ifetch:inst|Equal0~4 {} LEDR[0] {} } { 0.000ns 0.000ns 1.335ns 1.594ns 0.252ns 1.246ns 1.612ns 1.244ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.448ns 1.533ns 0.260ns 0.255ns 0.268ns 0.782ns 0.254ns 0.240ns 0.770ns 0.250ns 1.039ns 0.256ns 1.009ns 4.715ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.438ns 0.438ns 0.242ns 0.420ns 0.413ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.415ns 0.410ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.501 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "8.501 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 2.012ns 0.979ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.000ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "32.420 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 SingleCycle:inst7|SCALUJ:inst4|Add2~19 SingleCycle:inst7|SCALUJ:inst4|Add2~21 SingleCycle:inst7|SCALUJ:inst4|Add2~23 SingleCycle:inst7|SCALUJ:inst4|Add2~25 SingleCycle:inst7|SCALUJ:inst4|Add2~27 SingleCycle:inst7|SCALUJ:inst4|Add2~29 SingleCycle:inst7|SCALUJ:inst4|Add2~31 SingleCycle:inst7|SCALUJ:inst4|Add2~33 SingleCycle:inst7|SCALUJ:inst4|Add2~35 SingleCycle:inst7|SCALUJ:inst4|Add2~36 SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 SingleCycle:inst7|Ifetch:inst|next_PC~17 SingleCycle:inst7|Ifetch:inst|next_PC~18 SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 SingleCycle:inst7|Ifetch:inst|Equal0~1 SingleCycle:inst7|Ifetch:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "32.420 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a24 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~14 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~15 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~16 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~19 {} SingleCycle:inst7|IdecodeJ:inst6|Mux22~20 {} SingleCycle:inst7|SCALUJ:inst4|Add2~19 {} SingleCycle:inst7|SCALUJ:inst4|Add2~21 {} SingleCycle:inst7|SCALUJ:inst4|Add2~23 {} SingleCycle:inst7|SCALUJ:inst4|Add2~25 {} SingleCycle:inst7|SCALUJ:inst4|Add2~27 {} SingleCycle:inst7|SCALUJ:inst4|Add2~29 {} SingleCycle:inst7|SCALUJ:inst4|Add2~31 {} SingleCycle:inst7|SCALUJ:inst4|Add2~33 {} SingleCycle:inst7|SCALUJ:inst4|Add2~35 {} SingleCycle:inst7|SCALUJ:inst4|Add2~36 {} SingleCycle:inst7|SCALUJ:inst4|LessThan0~5 {} SingleCycle:inst7|SCALUJ:inst4|LessThan0~7 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~839 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~840 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[0]~841 {} SingleCycle:inst7|Ifetch:inst|next_PC~17 {} SingleCycle:inst7|Ifetch:inst|next_PC~18 {} SingleCycle:inst7|Ifetch:inst|next_PC~19 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|Mem_Addr[0]~1 {} SingleCycle:inst7|Ifetch:inst|Equal0~1 {} SingleCycle:inst7|Ifetch:inst|Equal0~4 {} LEDR[0] {} } { 0.000ns 0.000ns 1.335ns 1.594ns 0.252ns 1.246ns 1.612ns 1.244ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.448ns 1.533ns 0.260ns 0.255ns 0.268ns 0.782ns 0.254ns 0.240ns 0.770ns 0.250ns 1.039ns 0.256ns 1.009ns 4.715ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.410ns 0.438ns 0.438ns 0.242ns 0.420ns 0.413ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.415ns 0.410ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[3\] HEX6\[1\] 9.298 ns Longest " "Info: Longest tpd from source pin \"SW\[3\]\" to destination pin \"HEX6\[1\]\" is 9.298 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 437 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 437; PIN Node = 'SW\[3\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 48 -16 152 64 "SW\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.438 ns) 3.933 ns dec_7seg:inst9\|Mux1~0 2 COMB LCCOMB_X15_Y22_N10 1 " "Info: 2: + IC(2.496 ns) + CELL(0.438 ns) = 3.933 ns; Loc. = LCCOMB_X15_Y22_N10; Fanout = 1; COMB Node = 'dec_7seg:inst9\|Mux1~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.934 ns" { SW[3] dec_7seg:inst9|Mux1~0 } "NODE_NAME" } } { "dec_7seg.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/dec_7seg.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.733 ns) + CELL(2.632 ns) 9.298 ns HEX6\[1\] 3 PIN PIN_P4 0 " "Info: 3: + IC(2.733 ns) + CELL(2.632 ns) = 9.298 ns; Loc. = PIN_P4; Fanout = 0; PIN Node = 'HEX6\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.365 ns" { dec_7seg:inst9|Mux1~0 HEX6[1] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 168 1376 1552 184 "HEX6\[0\]" "" } { 184 1376 1552 200 "HEX6\[1\]" "" } { 200 1376 1552 216 "HEX6\[2\]" "" } { 216 1376 1552 232 "HEX6\[3\]" "" } { 232 1376 1552 248 "HEX6\[4\]" "" } { 248 1376 1552 264 "HEX6\[5\]" "" } { 264 1376 1552 280 "HEX6\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.069 ns ( 43.76 % ) " "Info: Total cell delay = 4.069 ns ( 43.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.229 ns ( 56.24 % ) " "Info: Total interconnect delay = 5.229 ns ( 56.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "9.298 ns" { SW[3] dec_7seg:inst9|Mux1~0 HEX6[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "9.298 ns" { SW[3] {} SW[3]~combout {} dec_7seg:inst9|Mux1~0 {} HEX6[1] {} } { 0.000ns 0.000ns 2.496ns 2.733ns } { 0.000ns 0.999ns 0.438ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clkhold:inst4\|out KEY\[0\] CLOCK_50 1.694 ns register " "Info: th for register \"clkhold:inst4\|out\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 1.694 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.404 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 8.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.787 ns) 3.580 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X34_Y25_N9 2 " "Info: 2: + IC(1.794 ns) + CELL(0.787 ns) = 3.580 ns; Loc. = LCFF_X34_Y25_N9; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.581 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.318 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X34_Y25_N14 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.318 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.738 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.275 ns) 4.849 ns 21mux:inst3\|5 4 COMB LCCOMB_X34_Y25_N24 6 " "Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 4.849 ns; Loc. = LCCOMB_X34_Y25_N24; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.531 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.000 ns) 6.861 ns 21mux:inst3\|5~clkctrl 5 COMB CLKCTRL_G7 1993 " "Info: 5: + IC(2.012 ns) + CELL(0.000 ns) = 6.861 ns; Loc. = CLKCTRL_G7; Fanout = 1993; COMB Node = '21mux:inst3\|5~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.012 ns" { 21mux:inst3|5 21mux:inst3|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 8.404 ns clkhold:inst4\|out 6 REG LCFF_X58_Y7_N7 78 " "Info: 6: + IC(1.006 ns) + CELL(0.537 ns) = 8.404 ns; Loc. = LCFF_X58_Y7_N7; Fanout = 78; REG Node = 'clkhold:inst4\|out'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.543 ns" { 21mux:inst3|5~clkctrl clkhold:inst4|out } "NODE_NAME" } } { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.018 ns ( 35.91 % ) " "Info: Total cell delay = 3.018 ns ( 35.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.386 ns ( 64.09 % ) " "Info: Total interconnect delay = 5.386 ns ( 64.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.404 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "8.404 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} clkhold:inst4|out {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 2.012ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.976 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'KEY\[0\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 -16 152 16 "KEY\[1\]" "" } { -32 -16 152 -16 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.880 ns) + CELL(0.150 ns) 6.892 ns clkhold:inst4\|out~0 2 COMB LCCOMB_X58_Y7_N6 1 " "Info: 2: + IC(5.880 ns) + CELL(0.150 ns) = 6.892 ns; Loc. = LCCOMB_X58_Y7_N6; Fanout = 1; COMB Node = 'clkhold:inst4\|out~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.030 ns" { KEY[0] clkhold:inst4|out~0 } "NODE_NAME" } } { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.976 ns clkhold:inst4\|out 3 REG LCFF_X58_Y7_N7 78 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.976 ns; Loc. = LCFF_X58_Y7_N7; Fanout = 78; REG Node = 'clkhold:inst4\|out'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { clkhold:inst4|out~0 clkhold:inst4|out } "NODE_NAME" } } { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 15.71 % ) " "Info: Total cell delay = 1.096 ns ( 15.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.880 ns ( 84.29 % ) " "Info: Total interconnect delay = 5.880 ns ( 84.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.976 ns" { KEY[0] clkhold:inst4|out~0 clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.976 ns" { KEY[0] {} KEY[0]~combout {} clkhold:inst4|out~0 {} clkhold:inst4|out {} } { 0.000ns 0.000ns 5.880ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.404 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "8.404 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} clkhold:inst4|out {} } { 0.000ns 0.000ns 1.794ns 0.318ns 0.256ns 2.012ns 1.006ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.275ns 0.000ns 0.537ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.976 ns" { KEY[0] clkhold:inst4|out~0 clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.976 ns" { KEY[0] {} KEY[0]~combout {} clkhold:inst4|out~0 {} clkhold:inst4|out {} } { 0.000ns 0.000ns 5.880ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  4 16:34:23 2010 " "Info: Processing ended: Thu Nov  4 16:34:23 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Info: Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
