<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `modules/axdma/src/lib.rs`."><title>lib.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-0ce1a80b.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="axdma" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0-nightly (60dabef95 2025-05-19)" data-channel="nightly" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../../static.files/src-script-63605ae7.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">axdma/</div>lib.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! [ArceOS](https://github.com/arceos-org/arceos) global DMA allocator.
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="attr">#![no_std]
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a></span><span class="kw">extern crate </span>alloc;
<a href=#6 id=6 data-nosnippet>6</a>
<a href=#7 id=7 data-nosnippet>7</a><span class="kw">mod </span>dma;
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a><span class="kw">use </span>core::{alloc::Layout, ptr::NonNull};
<a href=#10 id=10 data-nosnippet>10</a>
<a href=#11 id=11 data-nosnippet>11</a><span class="kw">use </span>allocator::AllocResult;
<a href=#12 id=12 data-nosnippet>12</a><span class="kw">use </span>memory_addr::PhysAddr;
<a href=#13 id=13 data-nosnippet>13</a>
<a href=#14 id=14 data-nosnippet>14</a><span class="kw">use </span><span class="self">self</span>::dma::ALLOCATOR;
<a href=#15 id=15 data-nosnippet>15</a>
<a href=#16 id=16 data-nosnippet>16</a><span class="doccomment">/// Converts a physical address to a bus address.
<a href=#17 id=17 data-nosnippet>17</a>///
<a href=#18 id=18 data-nosnippet>18</a>/// It assumes that there is a linear mapping with the offset
<a href=#19 id=19 data-nosnippet>19</a>/// [`axconfig::plat::PHYS_BUS_OFFSET`], that maps all the physical memory
<a href=#20 id=20 data-nosnippet>20</a>/// to the virtual space at the address plus the offset. So we have
<a href=#21 id=21 data-nosnippet>21</a>/// `baddr = paddr + PHYS_BUS_OFFSET`.
<a href=#22 id=22 data-nosnippet>22</a></span><span class="attr">#[inline]
<a href=#23 id=23 data-nosnippet>23</a></span><span class="kw">pub const fn </span>phys_to_bus(paddr: PhysAddr) -&gt; BusAddr {
<a href=#24 id=24 data-nosnippet>24</a>    BusAddr::new((paddr.as_usize() + axconfig::plat::PHYS_BUS_OFFSET) <span class="kw">as </span>u64)
<a href=#25 id=25 data-nosnippet>25</a>}
<a href=#26 id=26 data-nosnippet>26</a>
<a href=#27 id=27 data-nosnippet>27</a><span class="doccomment">/// Allocates **coherent** memory that meets Direct Memory Access (DMA)
<a href=#28 id=28 data-nosnippet>28</a>/// requirements.
<a href=#29 id=29 data-nosnippet>29</a>///
<a href=#30 id=30 data-nosnippet>30</a>/// This function allocates a block of memory through the global allocator. The
<a href=#31 id=31 data-nosnippet>31</a>/// memory pages must be contiguous, undivided, and have consistent read and
<a href=#32 id=32 data-nosnippet>32</a>/// write access.
<a href=#33 id=33 data-nosnippet>33</a>///
<a href=#34 id=34 data-nosnippet>34</a>/// - `layout`: The memory layout, which describes the size and alignment
<a href=#35 id=35 data-nosnippet>35</a>///   requirements of the requested memory.
<a href=#36 id=36 data-nosnippet>36</a>///
<a href=#37 id=37 data-nosnippet>37</a>/// Returns an [`DMAInfo`] structure containing details about the allocated
<a href=#38 id=38 data-nosnippet>38</a>/// memory, such as the starting address and size. If it's not possible to
<a href=#39 id=39 data-nosnippet>39</a>/// allocate memory meeting the criteria, returns [`None`].
<a href=#40 id=40 data-nosnippet>40</a>///
<a href=#41 id=41 data-nosnippet>41</a>/// # Safety
<a href=#42 id=42 data-nosnippet>42</a>///
<a href=#43 id=43 data-nosnippet>43</a>/// This function is unsafe because it directly interacts with the global
<a href=#44 id=44 data-nosnippet>44</a>/// allocator, which can potentially cause memory leaks or other issues if not
<a href=#45 id=45 data-nosnippet>45</a>/// used correctly.
<a href=#46 id=46 data-nosnippet>46</a></span><span class="kw">pub unsafe fn </span>alloc_coherent(layout: Layout) -&gt; AllocResult&lt;DMAInfo&gt; {
<a href=#47 id=47 data-nosnippet>47</a>    <span class="kw">unsafe </span>{ ALLOCATOR.lock().alloc_coherent(layout) }
<a href=#48 id=48 data-nosnippet>48</a>}
<a href=#49 id=49 data-nosnippet>49</a>
<a href=#50 id=50 data-nosnippet>50</a><span class="doccomment">/// Frees coherent memory previously allocated.
<a href=#51 id=51 data-nosnippet>51</a>///
<a href=#52 id=52 data-nosnippet>52</a>/// This function releases the memory block that was previously allocated and
<a href=#53 id=53 data-nosnippet>53</a>/// marked as coherent. It ensures proper deallocation and management of resources
<a href=#54 id=54 data-nosnippet>54</a>/// associated with the memory block.
<a href=#55 id=55 data-nosnippet>55</a>///
<a href=#56 id=56 data-nosnippet>56</a>/// - `dma_info`: An instance of [`DMAInfo`] containing the details of the memory
<a href=#57 id=57 data-nosnippet>57</a>///   block to be freed, such as its starting address and size.
<a href=#58 id=58 data-nosnippet>58</a>///
<a href=#59 id=59 data-nosnippet>59</a>/// # Safety
<a href=#60 id=60 data-nosnippet>60</a>///
<a href=#61 id=61 data-nosnippet>61</a>/// This function is unsafe because it directly interacts with the global allocator,
<a href=#62 id=62 data-nosnippet>62</a>/// which can potentially cause memory leaks or other issues if not used correctly.
<a href=#63 id=63 data-nosnippet>63</a></span><span class="kw">pub unsafe fn </span>dealloc_coherent(dma: DMAInfo, layout: Layout) {
<a href=#64 id=64 data-nosnippet>64</a>    <span class="kw">unsafe </span>{ ALLOCATOR.lock().dealloc_coherent(dma, layout) }
<a href=#65 id=65 data-nosnippet>65</a>}
<a href=#66 id=66 data-nosnippet>66</a>
<a href=#67 id=67 data-nosnippet>67</a><span class="doccomment">/// A bus memory address.
<a href=#68 id=68 data-nosnippet>68</a>///
<a href=#69 id=69 data-nosnippet>69</a>/// It's a wrapper type around an [`u64`].
<a href=#70 id=70 data-nosnippet>70</a></span><span class="attr">#[repr(transparent)]
<a href=#71 id=71 data-nosnippet>71</a>#[derive(Copy, Clone, Default, Ord, PartialOrd, Eq, PartialEq)]
<a href=#72 id=72 data-nosnippet>72</a></span><span class="kw">pub struct </span>BusAddr(u64);
<a href=#73 id=73 data-nosnippet>73</a>
<a href=#74 id=74 data-nosnippet>74</a><span class="kw">impl </span>BusAddr {
<a href=#75 id=75 data-nosnippet>75</a>    <span class="doccomment">/// Converts an [`u64`] to a physical address.
<a href=#76 id=76 data-nosnippet>76</a>    </span><span class="kw">pub const fn </span>new(addr: u64) -&gt; <span class="self">Self </span>{
<a href=#77 id=77 data-nosnippet>77</a>        <span class="self">Self</span>(addr)
<a href=#78 id=78 data-nosnippet>78</a>    }
<a href=#79 id=79 data-nosnippet>79</a>
<a href=#80 id=80 data-nosnippet>80</a>    <span class="doccomment">/// Converts the address to an [`u64`].
<a href=#81 id=81 data-nosnippet>81</a>    </span><span class="kw">pub const fn </span>as_u64(<span class="self">self</span>) -&gt; u64 {
<a href=#82 id=82 data-nosnippet>82</a>        <span class="self">self</span>.<span class="number">0
<a href=#83 id=83 data-nosnippet>83</a>    </span>}
<a href=#84 id=84 data-nosnippet>84</a>}
<a href=#85 id=85 data-nosnippet>85</a>
<a href=#86 id=86 data-nosnippet>86</a><span class="kw">impl </span>From&lt;u64&gt; <span class="kw">for </span>BusAddr {
<a href=#87 id=87 data-nosnippet>87</a>    <span class="kw">fn </span>from(value: u64) -&gt; <span class="self">Self </span>{
<a href=#88 id=88 data-nosnippet>88</a>        <span class="self">Self</span>::new(value)
<a href=#89 id=89 data-nosnippet>89</a>    }
<a href=#90 id=90 data-nosnippet>90</a>}
<a href=#91 id=91 data-nosnippet>91</a>
<a href=#92 id=92 data-nosnippet>92</a><span class="kw">impl </span>core::fmt::Debug <span class="kw">for </span>BusAddr {
<a href=#93 id=93 data-nosnippet>93</a>    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>core::fmt::Formatter&lt;<span class="lifetime">'_</span>&gt;) -&gt; core::fmt::Result {
<a href=#94 id=94 data-nosnippet>94</a>        f.debug_tuple(<span class="string">"BusAddr"</span>)
<a href=#95 id=95 data-nosnippet>95</a>            .field(<span class="kw-2">&amp;</span><span class="macro">format_args!</span>(<span class="string">"{:#X}"</span>, <span class="self">self</span>.<span class="number">0</span>))
<a href=#96 id=96 data-nosnippet>96</a>            .finish()
<a href=#97 id=97 data-nosnippet>97</a>    }
<a href=#98 id=98 data-nosnippet>98</a>}
<a href=#99 id=99 data-nosnippet>99</a>
<a href=#100 id=100 data-nosnippet>100</a><span class="doccomment">/// Represents information related to a DMA operation.
<a href=#101 id=101 data-nosnippet>101</a></span><span class="attr">#[derive(Debug, Clone, Copy)]
<a href=#102 id=102 data-nosnippet>102</a></span><span class="kw">pub struct </span>DMAInfo {
<a href=#103 id=103 data-nosnippet>103</a>    <span class="doccomment">/// The address at which the CPU accesses this memory region. This address
<a href=#104 id=104 data-nosnippet>104</a>    /// is a virtual memory address used by the CPU to access memory.
<a href=#105 id=105 data-nosnippet>105</a>    </span><span class="kw">pub </span>cpu_addr: NonNull&lt;u8&gt;,
<a href=#106 id=106 data-nosnippet>106</a>    <span class="doccomment">/// Represents the physical address of this memory region on the bus. The DMA
<a href=#107 id=107 data-nosnippet>107</a>    /// controller uses this address to directly access memory.
<a href=#108 id=108 data-nosnippet>108</a>    </span><span class="kw">pub </span>bus_addr: BusAddr,
<a href=#109 id=109 data-nosnippet>109</a>}</code></pre></div></section></main></body></html>