
---------- Begin Simulation Statistics ----------
final_tick                                  146042500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183133                       # Simulator instruction rate (inst/s)
host_mem_usage                                 848524                       # Number of bytes of host memory used
host_op_rate                                   183516                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.73                       # Real time elapsed on the host
host_tick_rate                               53486598                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500001                       # Number of instructions simulated
sim_ops                                        501077                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000146                       # Number of seconds simulated
sim_ticks                                   146042500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.553553                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   25002                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                25629                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               723                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             26478                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              97                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               97                       # Number of indirect misses.
system.cpu.branchPred.lookups                   27801                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     247                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    287214                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   287637                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               556                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      25457                       # Number of branches committed
system.cpu.commit.bw_lim_events                 41581                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            8197                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500015                       # Number of instructions committed
system.cpu.commit.committedOps                 501091                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       260383                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.924438                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.013626                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       155744     59.81%     59.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        29359     11.28%     71.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8189      3.14%     74.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2919      1.12%     75.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1097      0.42%     75.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        20213      7.76%     83.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          471      0.18%     83.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          810      0.31%     84.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        41581     15.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       260383                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  111                       # Number of function calls committed.
system.cpu.commit.int_insts                    476120                       # Number of committed integer instructions.
system.cpu.commit.loads                        141821                       # Number of loads committed
system.cpu.commit.membars                           4                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           252025     50.30%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             17      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     50.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          141821     28.30%     78.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         107155     21.38%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            501091                       # Class of committed instruction
system.cpu.commit.refs                         248976                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       151                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500001                       # Number of Instructions Simulated
system.cpu.committedOps                        501077                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.584171                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.584171                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                121943                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   169                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                25077                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 513735                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    49277                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     86895                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    571                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   593                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  3054                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       27801                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     50610                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        202775                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   339                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         515714                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1476                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.095181                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              58149                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              25249                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.765624                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             261740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.978276                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.029816                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   165944     63.40%     63.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      468      0.18%     63.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    24004      9.17%     72.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      565      0.22%     72.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20418      7.80%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     4013      1.53%     82.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2272      0.87%     83.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      194      0.07%     83.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    43862     16.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               261740                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           30346                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  606                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    26039                       # Number of branches executed
system.cpu.iew.exec_nop                            32                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.734736                       # Inst execution rate
system.cpu.iew.exec_refs                       251583                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     107448                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2355                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                143448                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 16                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               177                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               108064                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              509336                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                144135                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               552                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                506692                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   280                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    571                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   313                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           391                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               19                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1613                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          895                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          372                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            234                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    793688                       # num instructions consuming a value
system.cpu.iew.wb_count                        504508                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.454614                       # average fanout of values written-back
system.cpu.iew.wb_producers                    360822                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.727258                       # insts written-back per cycle
system.cpu.iew.wb_sent                         504776                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   987825                       # number of integer regfile reads
system.cpu.int_regfile_writes                  371412                       # number of integer regfile writes
system.cpu.ipc                               1.711828                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.711828                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                255338     50.34%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.01%     50.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.01%     50.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.01%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     50.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               144234     28.43%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              107559     21.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 507250                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       21691                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.042762                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     472      2.18%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      2.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20543     94.71%     96.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   671      3.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 528707                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1297538                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       504314                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            517068                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     509288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    507250                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  16                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            8178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                80                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         9781                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        261740                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.937992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.170826                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              116225     44.40%     44.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               28086     10.73%     55.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               24632      9.41%     64.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10395      3.97%     68.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               37358     14.27%     82.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               24232      9.26%     92.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               18209      6.96%     99.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1955      0.75%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 648      0.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          261740                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.736646                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    227                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                467                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          194                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes               419                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                2                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               143448                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              108064                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  351543                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     17                       # number of misc regfile writes
system.cpu.numCycles                           292086                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    2921                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                655066                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    277                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    51237                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    360                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1288443                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 512254                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              667692                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     87938                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 115680                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    571                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                116848                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12561                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           996351                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2225                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 58                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     14369                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              389                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       727960                       # The number of ROB reads
system.cpu.rob.rob_writes                     1019988                       # The number of ROB writes
system.cpu.timesIdled                             281                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      255                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     120                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2068                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4976                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                484                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2412                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           484                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            11                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       185344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  185344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2907                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3149000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15419500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               485                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1951                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              71                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2412                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           374                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          111                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           11                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           11                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       286336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 313216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2908                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000344                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018544                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2907     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2908                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4485000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3790000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            561000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2523                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2896                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               373                       # number of overall misses
system.l2.overall_misses::.cpu.data              2523                       # number of overall misses
system.l2.overall_misses::total                  2896                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29697000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    200941000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        230638000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29697000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    200941000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       230638000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2523                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2897                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2523                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2897                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997326                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999655                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997326                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999655                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79616.621984                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79643.678161                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79640.193370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79616.621984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79643.678161                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79640.193370                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2896                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2896                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25967000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    175711000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    201678000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25967000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    175711000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    201678000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999655                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999655                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69616.621984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69643.678161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69640.193370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69616.621984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69643.678161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69640.193370                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1951                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1951                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1951                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            2412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    191250500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     191250500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79291.252073                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79291.252073                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    167130500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    167130500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69291.252073                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69291.252073                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29697000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29697000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997326                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79616.621984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79616.621984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25967000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25967000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69616.621984                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69616.621984                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9690500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9690500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87301.801802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87301.801802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8580500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8580500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77301.801802                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77301.801802                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              11                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       208000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       208000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18909.090909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18909.090909                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1695.662483                       # Cycle average of tags in use
system.l2.tags.total_refs                        4964                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2907                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.707602                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.677515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       342.178835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1344.806133                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.041040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.051748                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2907                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1432                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.088715                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     42707                       # Number of tag accesses
system.l2.tags.data_accesses                    42707                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          23872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         161472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             185344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2896                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         163459267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1105650752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1269110019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    163459267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        163459267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        163459267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1105650752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1269110019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2523.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000586500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5770                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2896                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     27721250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   14480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                82021250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9572.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28322.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2558                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.33                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2896                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    555.627628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   382.573461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.161672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           49     14.71%     14.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     14.11%     28.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           28      8.41%     37.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           63     18.92%     56.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      1.80%     57.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      2.70%     60.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           19      5.71%     66.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.20%     67.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          108     32.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          333                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 185344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  185344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1269.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1269.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     145833500                       # Total gap between requests
system.mem_ctrls.avgGap                      50356.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       161472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 163459266.994196891785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1105650752.349487304688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10615750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     71405500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28460.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28301.82                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    88.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1178100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               614790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10859940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         63883890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          2283360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           89883600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.461937                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE      5241750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      4680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    136120750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1235220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               648945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9817500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         65161260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1207680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           89134125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        610.330041                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      2484250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      4680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    138878250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        50113                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            50113                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        50113                       # number of overall hits
system.cpu.icache.overall_hits::total           50113                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          497                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            497                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          497                       # number of overall misses
system.cpu.icache.overall_misses::total           497                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38182997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38182997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38182997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38182997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        50610                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        50610                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        50610                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        50610                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009820                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009820                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009820                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009820                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76826.955734                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76826.955734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76826.955734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76826.955734                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          713                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.818182                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          123                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          374                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          374                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30275997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30275997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30275997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30275997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007390                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007390                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007390                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007390                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80951.863636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80951.863636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80951.863636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80951.863636                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        50113                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           50113                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          497                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           497                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38182997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38182997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        50610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        50610                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009820                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76826.955734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76826.955734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30275997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30275997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007390                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007390                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80951.863636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80951.863636                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           303.389438                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               50487                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               374                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            134.991979                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   303.389438                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.592557                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.592557                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            101594                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           101594                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       230512                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           230512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       230516                       # number of overall hits
system.cpu.dcache.overall_hits::total          230516                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        19340                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          19340                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        19342                       # number of overall misses
system.cpu.dcache.overall_misses::total         19342                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1202627136                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1202627136                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1202627136                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1202627136                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       249852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       249852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       249858                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       249858                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.077406                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077406                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.077412                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.077412                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62183.409307                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62183.409307                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62176.979423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62176.979423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        23787                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               405                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.733333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1951                       # number of writebacks
system.cpu.dcache.writebacks::total              1951                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16809                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16809                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16809                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16809                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2531                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2533                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    205128492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    205128492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    205304992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    205304992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010130                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010130                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010138                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010138                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81046.421177                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81046.421177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81052.108962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81052.108962                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2022                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       142382                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          142382                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          320                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           320                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23315000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23315000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       142702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       142702                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002242                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002242                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72859.375000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72859.375000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          108                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88921.296296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88921.296296                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        88130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          88130                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19013                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19013                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1179089638                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1179089638                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       107143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       107143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.177454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.177454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62014.918109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62014.918109                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16597                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16597                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2416                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    195309494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    195309494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022549                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80840.022351                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80840.022351                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             4                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       176500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       176500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        88250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222498                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215498                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           434.959879                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              233057                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2534                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             91.971981                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   434.959879                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.849531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.849531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            502266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           502266                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    146042500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    146042500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
