============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 21 2019  03:38:45 pm
  Module:                 FME_PIPE_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                    Instance                                       Module                     Cells  Cell Area  Net Area   Total Area 
--------------------------------------------------------------------------------------------------------------------------------------
FME_PIPE_2                                                                                     5623      28542     11861        40403 
  U_inter                                       interpolation_bit_width10                      3876      17961      7428        25389 
    PUs[0].U_F2_U_1                             A1_bit_width10                                  256       1216       465         1681 
      addinc_U_S0_add_18_16                     add_signed_carry_1386                            82        426       137          563 
      addinc_U_S1_add_18_16                     add_signed_carry_1383                            84        407       141          548 
      U_S2_add_18_10                            add_signed_558                                   78        340       131          471 
    PUs[2].U_F2_U_1                             A1_bit_width10_92                               257       1203       465         1667 
      addinc_U_S1_add_18_16                     add_signed_carry_1383_758                        84        411       141          552 
      addinc_U_S0_add_18_16                     add_signed_carry_1386_767                        82        411       135          546 
      U_S2_add_18_10                            add_signed_558_776                               79        339       133          472 
    PUs[1].U_F2_U_1                             A1_bit_width10_93                               259       1193       467         1660 
      addinc_U_S0_add_18_16                     add_signed_carry_1386_766                        84        418       138          555 
      addinc_U_S1_add_18_16                     add_signed_carry_1383_757                        85        402       142          545 
      U_S2_add_18_10                            add_signed_558_775                               78        330       131          461 
    PUs[3].U_F2_U_1                             A1_bit_width10_91                               252       1183       457         1640 
      addinc_U_S0_add_18_16                     add_signed_carry_1386_768                        81        421       133          555 
      addinc_U_S1_add_18_16                     add_signed_carry_1383_759                        82        395       137          532 
      U_S2_add_18_10                            add_signed_558_777                               77        324       130          455 
    addinc_PUs[4].U_F2_U_0_U_S0_add_18_16       add_signed_carry_1386_764                        84        422       138          560 
    addinc_PUs[3].U_F2_U_0_U_S0_add_18_16       add_signed_carry_1386_763                        83        418       137          555 
    addinc_PUs[2].U_F2_U_0_U_S0_add_18_16       add_signed_carry_1386_762                        85        413       140          553 
    addinc_PUs[2].U_F2_U_0_U_S1_add_18_16       add_signed_carry_1383_753                        82        406       137          542 
    addinc_PUs[3].U_F2_U_0_U_S1_add_18_16       add_signed_carry_1383_754                        83        401       138          539 
    addinc_PUs[1].U_F2_U_0_U_S0_add_18_16       add_signed_carry_1386_761                        82        401       136          537 
    addinc_PUs[1].U_F2_U_0_U_S1_add_18_16       add_signed_carry_1383_752                        82        398       137          535 
    addinc_PUs[4].U_F2_U_0_U_S1_add_18_16       add_signed_carry_1383_755                        81        393       134          527 
    csa_tree_PUs_1__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_1__U_F2_U_S1_add_18_10_group_2      95        348       177          525 
    addinc_PUs[4].U_F2_U_1_U_S0_add_18_16       add_signed_carry_1386_765                        82        388       135          524 
    addinc_PUs[0].U_F2_U_0_U_S0_add_18_16       add_signed_carry_1386_760                        83        386       136          523 
    csa_tree_PUs_0__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_0__U_F2_U_S21_add_18_10_group_2     95        346       177          522 
    addinc_PUs[0].U_F2_U_0_U_S1_add_18_16       add_signed_carry_1383_751                        78        388       129          517 
    addinc_PUs[4].U_F2_U_1_U_S1_add_18_16       add_signed_carry_1383_756                        77        385       127          512 
    csa_tree_PUs_0__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_0__U_F2_U_S1_add_18_10_group_2      95        333       176          509 
    csa_tree_PUs_4__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_4__U_F2_U_S1_add_18_10_group_2      96        323       178          501 
    csa_tree_PUs_3__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_3__U_F2_U_S1_add_18_10_group_2      96        323       178          501 
    csa_tree_PUs_2__U_F2_U_S1_add_18_10_groupi  csa_tree_PUs_2__U_F2_U_S1_add_18_10_group_2      96        323       178          501 
    csa_tree_PUs_4__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_4__U_F2_U_S21_add_18_10_group_2     96        320       178          498 
    csa_tree_PUs_3__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_3__U_F2_U_S21_add_18_10_group_2     96        320       178          498 
    csa_tree_PUs_2__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_2__U_F2_U_S21_add_18_10_group_2     96        320       178          498 
    csa_tree_PUs_1__U_F2_U_S21_add_18_10_groupi csa_tree_PUs_1__U_F2_U_S21_add_18_10_group_2     96        320       178          498 
    PUs[0].U_F2_U_0_U_S2_add_18_10              add_signed_558_769                               77        340       131          470 
    PUs[3].U_F2_U_0_U_S2_add_18_10              add_signed_558_772                               78        334       132          466 
    PUs[4].U_F2_U_1_U_S2_add_18_10              add_signed_558_774                               77        333       131          464 
    PUs[4].U_F2_U_0_U_S2_add_18_10              add_signed_558_773                               77        329       130          459 
    PUs[2].U_F2_U_0_U_S2_add_18_10              add_signed_558_771                               77        329       129          458 
    PUs[1].U_F2_U_0_U_S2_add_18_10              add_signed_558_770                               77        327       129          456 
    PUs[4].U_F2_U_p4                            register_n_bit_width16_733                       16        126         0          126 
    PUs[4].U_F2_U_p1                            register_n_bit_width16_734                       16        126         0          126 
    PUs[3].U_F2_U_p4                            register_n_bit_width16_735                       16        126         0          126 
    PUs[3].U_F2_U_p1                            register_n_bit_width16_736                       16        126         0          126 
    PUs[2].U_F2_U_p4                            register_n_bit_width16_737                       16        126         0          126 
    PUs[2].U_F2_U_p1                            register_n_bit_width16_738                       16        126         0          126 
    PUs[1].U_F2_U_p4                            register_n_bit_width16_739                       16        126         0          126 
    PUs[1].U_F2_U_p1                            register_n_bit_width16_740                       16        126         0          126 
    PUs[0].U_F2_U_p4                            register_n_bit_width16_741                       16        126         0          126 
    PUs[0].U_F2_U_p1                            register_n_bit_width16                           16        126         0          126 
    PUs[4].U_F2_U_p3                            register_n_bit_width16_5_743                     15        114         1          115 
    PUs[4].U_F2_U_p2                            register_n_bit_width16_5_748                     15        114         1          115 
    PUs[3].U_F2_U_p3                            register_n_bit_width16_5_744                     15        114         1          115 
    PUs[3].U_F2_U_p2                            register_n_bit_width16_5_749                     15        114         1          115 
    PUs[2].U_F2_U_p3                            register_n_bit_width16_5_745                     15        114         1          115 
    PUs[2].U_F2_U_p2                            register_n_bit_width16_5_750                     15        114         1          115 
    PUs[1].U_F2_U_p3                            register_n_bit_width16_5_746                     15        114         1          115 
    PUs[1].U_F2_U_p2                            register_n_bit_width16_5                         15        114         1          115 
    PUs[0].U_F2_U_p3                            register_n_bit_width16_5_742                     15        114         1          115 
    PUs[0].U_F2_U_p2                            register_n_bit_width16_5_747                     15        114         1          115 
    PUs[4].U_F2_U_S10                           somador_n_np1_bit_width8_321                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_1342                           3         24         3           27 
    PUs[3].U_F2_U_S10                           somador_n_np1_bit_width8_322                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_1341                           3         24         3           27 
    PUs[2].U_F2_U_S10                           somador_n_np1_bit_width8_323                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_1340                           3         24         3           27 
    PUs[1].U_F2_U_S10                           somador_n_np1_bit_width8_324                      3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry_1339                           3         24         3           27 
    PUs[0].U_F2_U_S10                           somador_n_np1_bit_width8                          3         24         3           27 
      addinc_add_41_28                          add_unsigned_carry                                3         24         3           27 
  U_buffer                                      buffer_shift                                   1167       7119      2677         9796 
  U_crtl                                        CRTL_bit_width10                                 93        509       176          684 
    inc_add_722_29                              increment_unsigned_22_23                          9         41         9           50 
    inc_add_707_29                              increment_unsigned_19_1343                        8         34         8           42 
    inc_add_692_29                              increment_unsigned_19                             8         34         8           42 
    lt_634_18                                   lt_signed_542                                     2          9         1           11 
    lt_627_18                                   lt_signed_544                                     2          9         1           11 
    lt_620_18                                   lt_signed_546                                     2          9         1           11 
  clipping[3].U_clip                            clip8_bit_width10_204                            12         38        10           48 
    gte_489_34                                  geq_signed_484_1329                               4         13         4           17 
  clipping[2].U_clip                            clip8_bit_width10_205                            12         38        10           48 
    gte_489_34                                  geq_signed_484_1328                               4         13         4           17 
  clipping[0].U_clip                            clip8_bit_width10                                12         38        10           48 
    gte_489_34                                  geq_signed_484_1330                               4         13         4           17 
  clipping[14].U_clip_gte_489_34                geq_signed_484                                    4         13         4           17 
  clipping[12].U_clip_gte_489_34                geq_signed_484_1336                               4         13         4           17 
  clipping[11].U_clip_gte_489_34                geq_signed_484_1335                               4         13         4           17 
  clipping[9].U_clip_gte_489_34                 geq_signed_484_1334                               4         13         4           17 
  clipping[8].U_clip_gte_489_34                 geq_signed_484_1333                               4         13         4           17 
  clipping[6].U_clip_gte_489_34                 geq_signed_484_1332                               4         13         4           17 
  clipping[5].U_clip_gte_489_34                 geq_signed_484_1331                               4         13         4           17 
  clipping[13].U_clip                           clip8_bit_width10_1_206                           3          9         0            9 
  clipping[10].U_clip                           clip8_bit_width10_1_207                           3          9         0            9 
  clipping[7].U_clip                            clip8_bit_width10_1_208                           3          9         0            9 
  clipping[4].U_clip                            clip8_bit_width10_1_209                           3          9         0            9 
  clipping[1].U_clip                            clip8_bit_width10_1                               3          9         0            9 
