INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized0\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized1\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized2\
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity dual_port_ram
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imem
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_top
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_alu
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity adder
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dmem
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aludec
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity maindec
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity computer_top
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity controller
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity signext
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_hex
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity flopr
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/new/generic_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bit_reg
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ListProc
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/new/alu_block.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_block
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/new/listAlu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity list_alu
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/new/list_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity listRegFile
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sources_1/new/mips_register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/CS-401-1-CompArch/Final_Project/MP_1_Compiler/Working_MP3/mips.srcs/sim_1/imports/Desktop/mips_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mips_testbench
