

================================================================
== Vitis HLS Report for 'conv3_Pipeline_F1_1'
================================================================
* Date:           Sat Jan 25 17:56:49 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Conv3 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2307|     2307|  23.070 us|  23.070 us|  2305|  2305|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- F1_1    |     2305|     2305|         3|          1|          1|  2304|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     123|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|      95|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      95|     195|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln85_1_fu_310_p2       |         +|   0|  0|  32|          25|          13|
    |add_ln85_2_fu_271_p2       |         +|   0|  0|  19|          12|           1|
    |add_ln85_fu_261_p2         |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln85_1_fu_277_p2      |      icmp|   0|  0|  19|          12|           4|
    |icmp_ln85_fu_255_p2        |      icmp|   0|  0|  19|          12|          12|
    |select_ln85_fu_283_p3      |    select|   0|  0|  11|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 123|          76|          35|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_h_1             |   9|          2|   12|         24|
    |ap_sig_allocacmp_phi_urem6_load  |   9|          2|   12|         24|
    |gmem1_blk_n_R                    |   9|          2|    1|          2|
    |h_fu_98                          |   9|          2|   12|         24|
    |phi_mul4_fu_94                   |   9|          2|   25|         50|
    |phi_urem6_fu_90                  |   9|          2|   12|         24|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  72|         16|   76|        152|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |gmem1_addr_read_reg_390                    |  32|   0|   32|          0|
    |h_fu_98                                    |  12|   0|   12|          0|
    |phi_mul4_fu_94                             |  25|   0|   25|          0|
    |phi_urem6_fu_90                            |  12|   0|   12|          0|
    |trunc_ln85_reg_386                         |   4|   0|    4|          0|
    |trunc_ln85_reg_386_pp0_iter1_reg           |   4|   0|    4|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  95|   0|   95|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_F1_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_F1_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_F1_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_F1_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_F1_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_F1_1|  return value|
|m_axi_gmem1_0_AWVALID    |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWREADY    |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWADDR     |  out|   64|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWID       |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWLEN      |  out|   32|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE     |  out|    3|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWBURST    |  out|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK     |  out|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE    |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWPROT     |  out|    3|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWQOS      |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWREGION   |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_AWUSER     |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_WVALID     |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_WREADY     |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_WDATA      |  out|   32|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_WSTRB      |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_WLAST      |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_WID        |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_WUSER      |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARVALID    |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARREADY    |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARADDR     |  out|   64|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARID       |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARLEN      |  out|   32|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE     |  out|    3|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARBURST    |  out|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK     |  out|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE    |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARPROT     |  out|    3|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARQOS      |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARREGION   |  out|    4|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_ARUSER     |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_RVALID     |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_RREADY     |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_RDATA      |   in|   32|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_RLAST      |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_RID        |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM   |   in|    9|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_RUSER      |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_RRESP      |   in|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_BVALID     |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_BREADY     |  out|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_BRESP      |   in|    2|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_BID        |   in|    1|       m_axi|                gmem1|       pointer|
|m_axi_gmem1_0_BUSER      |   in|    1|       m_axi|                gmem1|       pointer|
|sext_ln85                |   in|   62|     ap_none|            sext_ln85|        scalar|
|filter_local_8_address0  |  out|    8|   ap_memory|       filter_local_8|         array|
|filter_local_8_ce0       |  out|    1|   ap_memory|       filter_local_8|         array|
|filter_local_8_we0       |  out|    1|   ap_memory|       filter_local_8|         array|
|filter_local_8_d0        |  out|   32|   ap_memory|       filter_local_8|         array|
|filter_local_7_address0  |  out|    8|   ap_memory|       filter_local_7|         array|
|filter_local_7_ce0       |  out|    1|   ap_memory|       filter_local_7|         array|
|filter_local_7_we0       |  out|    1|   ap_memory|       filter_local_7|         array|
|filter_local_7_d0        |  out|   32|   ap_memory|       filter_local_7|         array|
|filter_local_6_address0  |  out|    8|   ap_memory|       filter_local_6|         array|
|filter_local_6_ce0       |  out|    1|   ap_memory|       filter_local_6|         array|
|filter_local_6_we0       |  out|    1|   ap_memory|       filter_local_6|         array|
|filter_local_6_d0        |  out|   32|   ap_memory|       filter_local_6|         array|
|filter_local_5_address0  |  out|    8|   ap_memory|       filter_local_5|         array|
|filter_local_5_ce0       |  out|    1|   ap_memory|       filter_local_5|         array|
|filter_local_5_we0       |  out|    1|   ap_memory|       filter_local_5|         array|
|filter_local_5_d0        |  out|   32|   ap_memory|       filter_local_5|         array|
|filter_local_4_address0  |  out|    8|   ap_memory|       filter_local_4|         array|
|filter_local_4_ce0       |  out|    1|   ap_memory|       filter_local_4|         array|
|filter_local_4_we0       |  out|    1|   ap_memory|       filter_local_4|         array|
|filter_local_4_d0        |  out|   32|   ap_memory|       filter_local_4|         array|
|filter_local_3_address0  |  out|    8|   ap_memory|       filter_local_3|         array|
|filter_local_3_ce0       |  out|    1|   ap_memory|       filter_local_3|         array|
|filter_local_3_we0       |  out|    1|   ap_memory|       filter_local_3|         array|
|filter_local_3_d0        |  out|   32|   ap_memory|       filter_local_3|         array|
|filter_local_2_address0  |  out|    8|   ap_memory|       filter_local_2|         array|
|filter_local_2_ce0       |  out|    1|   ap_memory|       filter_local_2|         array|
|filter_local_2_we0       |  out|    1|   ap_memory|       filter_local_2|         array|
|filter_local_2_d0        |  out|   32|   ap_memory|       filter_local_2|         array|
|filter_local_1_address0  |  out|    8|   ap_memory|       filter_local_1|         array|
|filter_local_1_ce0       |  out|    1|   ap_memory|       filter_local_1|         array|
|filter_local_1_we0       |  out|    1|   ap_memory|       filter_local_1|         array|
|filter_local_1_d0        |  out|   32|   ap_memory|       filter_local_1|         array|
|filter_local_address0    |  out|    8|   ap_memory|         filter_local|         array|
|filter_local_ce0         |  out|    1|   ap_memory|         filter_local|         array|
|filter_local_we0         |  out|    1|   ap_memory|         filter_local|         array|
|filter_local_d0          |  out|   32|   ap_memory|         filter_local|         array|
+-------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem6 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul4 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 8 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln85_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln85"   --->   Operation 9 'read' 'sext_ln85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln85_cast = sext i62 %sext_ln85_read"   --->   Operation 10 'sext' 'sext_ln85_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_0, void @empty_10, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln85 = store i12 0, i12 %h" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 12 'store' 'store_ln85' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i25 0, i25 %phi_mul4"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %phi_urem6"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phi_urem6_load = load i12 %phi_urem6" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 16 'load' 'phi_urem6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h_1 = load i12 %h" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 17 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%icmp_ln85 = icmp_eq  i12 %h_1, i12 2304" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 19 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.80ns)   --->   "%add_ln85 = add i12 %h_1, i12 1" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 20 'add' 'add_ln85' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.inc17.split, void %for.inc26.preheader.exitStub" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 21 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i12 %phi_urem6_load" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 22 'trunc' 'trunc_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%switch_ln87 = switch i4 %trunc_ln85, void %arrayidx16.case.8, i4 0, void %arrayidx16.case.0, i4 1, void %arrayidx16.case.1, i4 2, void %arrayidx16.case.2, i4 3, void %arrayidx16.case.3, i4 4, void %arrayidx16.case.4, i4 5, void %arrayidx16.case.5, i4 6, void %arrayidx16.case.6, i4 7, void %arrayidx16.case.7" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 23 'switch' 'switch_ln87' <Predicate = (!icmp_ln85)> <Delay = 0.79>
ST_1 : Operation 24 [1/1] (0.80ns)   --->   "%add_ln85_2 = add i12 %phi_urem6_load, i12 1" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 24 'add' 'add_ln85_2' <Predicate = (!icmp_ln85)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%icmp_ln85_1 = icmp_eq  i12 %phi_urem6_load, i12 8" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 25 'icmp' 'icmp_ln85_1' <Predicate = (!icmp_ln85)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.37ns)   --->   "%select_ln85 = select i1 %icmp_ln85_1, i12 0, i12 %add_ln85_2" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 26 'select' 'select_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln85 = store i12 %add_ln85, i12 %h" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 27 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln85 = store i12 %select_ln85, i12 %phi_urem6" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 28 'store' 'store_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln85_cast" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 29 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem1_addr" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 30 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln85)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.37>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul4_load = load i25 %phi_mul4" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 31 'load' 'phi_mul4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:86]   --->   Operation 32 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2304, i64 2304, i64 2304" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 34 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.94ns)   --->   "%add_ln85_1 = add i25 %phi_mul4_load, i25 7282" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 35 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i25.i32.i32, i25 %phi_mul4_load, i32 16, i32 24" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i9 %tmp" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 37 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i32 %gmem1_addr_read" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 38 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%filter_local_addr = getelementptr i32 %filter_local, i64 0, i64 %zext_ln85" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 39 'getelementptr' 'filter_local_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%filter_local_1_addr = getelementptr i32 %filter_local_1, i64 0, i64 %zext_ln85" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 40 'getelementptr' 'filter_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%filter_local_2_addr = getelementptr i32 %filter_local_2, i64 0, i64 %zext_ln85" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 41 'getelementptr' 'filter_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%filter_local_3_addr = getelementptr i32 %filter_local_3, i64 0, i64 %zext_ln85" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 42 'getelementptr' 'filter_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%filter_local_4_addr = getelementptr i32 %filter_local_4, i64 0, i64 %zext_ln85" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 43 'getelementptr' 'filter_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%filter_local_5_addr = getelementptr i32 %filter_local_5, i64 0, i64 %zext_ln85" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 44 'getelementptr' 'filter_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%filter_local_6_addr = getelementptr i32 %filter_local_6, i64 0, i64 %zext_ln85" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 45 'getelementptr' 'filter_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%filter_local_7_addr = getelementptr i32 %filter_local_7, i64 0, i64 %zext_ln85" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 46 'getelementptr' 'filter_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%filter_local_8_addr = getelementptr i32 %filter_local_8, i64 0, i64 %zext_ln85" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 47 'getelementptr' 'filter_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_7_addr" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 48 'store' 'store_ln87' <Predicate = (trunc_ln85 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 49 'br' 'br_ln87' <Predicate = (trunc_ln85 == 7)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_6_addr" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 50 'store' 'store_ln87' <Predicate = (trunc_ln85 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 51 'br' 'br_ln87' <Predicate = (trunc_ln85 == 6)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_5_addr" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 52 'store' 'store_ln87' <Predicate = (trunc_ln85 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 53 'br' 'br_ln87' <Predicate = (trunc_ln85 == 5)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_4_addr" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 54 'store' 'store_ln87' <Predicate = (trunc_ln85 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 55 'br' 'br_ln87' <Predicate = (trunc_ln85 == 4)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_3_addr" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 56 'store' 'store_ln87' <Predicate = (trunc_ln85 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 57 'br' 'br_ln87' <Predicate = (trunc_ln85 == 3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_2_addr" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 58 'store' 'store_ln87' <Predicate = (trunc_ln85 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 59 'br' 'br_ln87' <Predicate = (trunc_ln85 == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_1_addr" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 60 'store' 'store_ln87' <Predicate = (trunc_ln85 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 61 'br' 'br_ln87' <Predicate = (trunc_ln85 == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_addr" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 62 'store' 'store_ln87' <Predicate = (trunc_ln85 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 63 'br' 'br_ln87' <Predicate = (trunc_ln85 == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln87 = store i32 %bitcast_ln87, i8 %filter_local_8_addr" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 64 'store' 'store_ln87' <Predicate = (trunc_ln85 != 0 & trunc_ln85 != 1 & trunc_ln85 != 2 & trunc_ln85 != 3 & trunc_ln85 != 4 & trunc_ln85 != 5 & trunc_ln85 != 6 & trunc_ln85 != 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:87]   --->   Operation 65 'br' 'br_ln87' <Predicate = (trunc_ln85 != 0 & trunc_ln85 != 1 & trunc_ln85 != 2 & trunc_ln85 != 3 & trunc_ln85 != 4 & trunc_ln85 != 5 & trunc_ln85 != 6 & trunc_ln85 != 7)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln85 = store i25 %add_ln85_1, i25 %phi_mul4" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 66 'store' 'store_ln85' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln85 = br void %for.inc17" [AlexNet-FPGA-implementation/Conv3/src/conv3.cpp:85]   --->   Operation 67 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln85]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_local_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem6              (alloca           ) [ 0100]
phi_mul4               (alloca           ) [ 0111]
h                      (alloca           ) [ 0100]
sext_ln85_read         (read             ) [ 0000]
sext_ln85_cast         (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln85             (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
phi_urem6_load         (load             ) [ 0000]
h_1                    (load             ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
icmp_ln85              (icmp             ) [ 0110]
add_ln85               (add              ) [ 0000]
br_ln85                (br               ) [ 0000]
trunc_ln85             (trunc            ) [ 0111]
switch_ln87            (switch           ) [ 0000]
add_ln85_2             (add              ) [ 0000]
icmp_ln85_1            (icmp             ) [ 0000]
select_ln85            (select           ) [ 0000]
store_ln85             (store            ) [ 0000]
store_ln85             (store            ) [ 0000]
gmem1_addr             (getelementptr    ) [ 0000]
gmem1_addr_read        (read             ) [ 0101]
phi_mul4_load          (load             ) [ 0000]
specpipeline_ln86      (specpipeline     ) [ 0000]
speclooptripcount_ln85 (speclooptripcount) [ 0000]
specloopname_ln85      (specloopname     ) [ 0000]
add_ln85_1             (add              ) [ 0000]
tmp                    (partselect       ) [ 0000]
zext_ln85              (zext             ) [ 0000]
bitcast_ln87           (bitcast          ) [ 0000]
filter_local_addr      (getelementptr    ) [ 0000]
filter_local_1_addr    (getelementptr    ) [ 0000]
filter_local_2_addr    (getelementptr    ) [ 0000]
filter_local_3_addr    (getelementptr    ) [ 0000]
filter_local_4_addr    (getelementptr    ) [ 0000]
filter_local_5_addr    (getelementptr    ) [ 0000]
filter_local_6_addr    (getelementptr    ) [ 0000]
filter_local_7_addr    (getelementptr    ) [ 0000]
filter_local_8_addr    (getelementptr    ) [ 0000]
store_ln87             (store            ) [ 0000]
br_ln87                (br               ) [ 0000]
store_ln87             (store            ) [ 0000]
br_ln87                (br               ) [ 0000]
store_ln87             (store            ) [ 0000]
br_ln87                (br               ) [ 0000]
store_ln87             (store            ) [ 0000]
br_ln87                (br               ) [ 0000]
store_ln87             (store            ) [ 0000]
br_ln87                (br               ) [ 0000]
store_ln87             (store            ) [ 0000]
br_ln87                (br               ) [ 0000]
store_ln87             (store            ) [ 0000]
br_ln87                (br               ) [ 0000]
store_ln87             (store            ) [ 0000]
br_ln87                (br               ) [ 0000]
store_ln87             (store            ) [ 0000]
br_ln87                (br               ) [ 0000]
store_ln85             (store            ) [ 0000]
br_ln85                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln85">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filter_local_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filter_local_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filter_local_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filter_local_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="filter_local_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filter_local_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filter_local_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="filter_local_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="filter_local">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="phi_urem6_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem6/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="phi_mul4_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="h_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln85_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="62" slack="0"/>
<pin id="104" dir="0" index="1" bw="62" slack="0"/>
<pin id="105" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln85_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="gmem1_addr_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="filter_local_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="9" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="filter_local_1_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="9" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_1_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="filter_local_2_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="9" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_2_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="filter_local_3_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="9" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_3_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="filter_local_4_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="9" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_4_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="filter_local_5_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="9" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_5_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="filter_local_6_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="9" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_6_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="filter_local_7_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="9" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_7_addr/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="filter_local_8_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="9" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_8_addr/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln87_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln87_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln87_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln87_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln87_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln87_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln87_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln87_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln87_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln85_cast_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="62" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85_cast/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln85_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="12" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln0_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="25" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="12" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="phi_urem6_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem6_load/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="h_1_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln85_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="0" index="1" bw="12" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln85_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln85_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln85/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln85_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_2/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln85_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="0" index="1" bw="12" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85_1/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln85_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="12" slack="0"/>
<pin id="286" dir="0" index="2" bw="12" slack="0"/>
<pin id="287" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln85/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln85_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln85_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="12" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="gmem1_addr_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="1"/>
<pin id="304" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="phi_mul4_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="25" slack="2"/>
<pin id="309" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul4_load/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln85_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="25" slack="0"/>
<pin id="312" dir="0" index="1" bw="14" slack="0"/>
<pin id="313" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="25" slack="0"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln85_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="9" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="bitcast_ln87_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln87/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln85_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="25" slack="0"/>
<pin id="353" dir="0" index="1" bw="25" slack="2"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/3 "/>
</bind>
</comp>

<comp id="356" class="1005" name="phi_urem6_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem6 "/>
</bind>
</comp>

<comp id="363" class="1005" name="phi_mul4_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="25" slack="0"/>
<pin id="365" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul4 "/>
</bind>
</comp>

<comp id="370" class="1005" name="h_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="377" class="1005" name="sext_ln85_cast_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln85_cast "/>
</bind>
</comp>

<comp id="382" class="1005" name="icmp_ln85_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="1"/>
<pin id="384" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

<comp id="386" class="1005" name="trunc_ln85_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="2"/>
<pin id="388" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln85 "/>
</bind>
</comp>

<comp id="390" class="1005" name="gmem1_addr_read_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="70" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="88" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="88" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="88" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="88" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="88" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="88" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="88" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="88" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="88" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="162" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="155" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="148" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="141" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="134" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="127" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="120" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="113" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="169" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="102" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="48" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="252" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="249" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="249" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="249" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="68" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="271" pin="2"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="261" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="283" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="301" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="82" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="84" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="307" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="86" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="316" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="337"><net_src comp="326" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="338"><net_src comp="326" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="350"><net_src comp="339" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="355"><net_src comp="310" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="90" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="366"><net_src comp="94" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="373"><net_src comp="98" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="380"><net_src comp="230" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="385"><net_src comp="255" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="267" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="108" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="339" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: filter_local_8 | {3 }
	Port: filter_local_7 | {3 }
	Port: filter_local_6 | {3 }
	Port: filter_local_5 | {3 }
	Port: filter_local_4 | {3 }
	Port: filter_local_3 | {3 }
	Port: filter_local_2 | {3 }
	Port: filter_local_1 | {3 }
	Port: filter_local | {3 }
 - Input state : 
	Port: conv3_Pipeline_F1_1 : gmem1 | {2 }
	Port: conv3_Pipeline_F1_1 : sext_ln85 | {1 }
  - Chain level:
	State 1
		store_ln85 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem6_load : 1
		h_1 : 1
		icmp_ln85 : 2
		add_ln85 : 2
		br_ln85 : 3
		trunc_ln85 : 2
		switch_ln87 : 3
		add_ln85_2 : 2
		icmp_ln85_1 : 2
		select_ln85 : 3
		store_ln85 : 3
		store_ln85 : 4
	State 2
		gmem1_addr_read : 1
	State 3
		add_ln85_1 : 1
		tmp : 1
		zext_ln85 : 2
		filter_local_addr : 3
		filter_local_1_addr : 3
		filter_local_2_addr : 3
		filter_local_3_addr : 3
		filter_local_4_addr : 3
		filter_local_5_addr : 3
		filter_local_6_addr : 3
		filter_local_7_addr : 3
		filter_local_8_addr : 3
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln85 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln85_fu_261       |    0    |    19   |
|    add   |      add_ln85_2_fu_271      |    0    |    19   |
|          |      add_ln85_1_fu_310      |    0    |    32   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln85_fu_255      |    0    |    19   |
|          |      icmp_ln85_1_fu_277     |    0    |    19   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln85_fu_283     |    0    |    11   |
|----------|-----------------------------|---------|---------|
|   read   |  sext_ln85_read_read_fu_102 |    0    |    0    |
|          | gmem1_addr_read_read_fu_108 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln85_cast_fu_230    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln85_fu_267      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_316         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln85_fu_326      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   119   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem1_addr_read_reg_390|   32   |
|       h_reg_370       |   12   |
|   icmp_ln85_reg_382   |    1   |
|    phi_mul4_reg_363   |   25   |
|   phi_urem6_reg_356   |   12   |
| sext_ln85_cast_reg_377|   64   |
|   trunc_ln85_reg_386  |    4   |
+-----------------------+--------+
|         Total         |   150  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   119  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   150  |    -   |
+-----------+--------+--------+
|   Total   |   150  |   119  |
+-----------+--------+--------+
