{"vcs1":{"timestamp_begin":1732443638.047445860, "rt":2.11, "ut":0.49, "st":0.27}}
{"vcselab":{"timestamp_begin":1732443640.246204412, "rt":1.84, "ut":0.23, "st":0.16}}
{"link":{"timestamp_begin":1732443642.170038988, "rt":0.50, "ut":0.17, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732443637.292014337}
{"VCS_COMP_START_TIME": 1732443637.292014337}
{"VCS_COMP_END_TIME": 1732443876.089455326}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331688}}
{"stitch_vcselab": {"peak_mem": 231548}}
