Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Mon Mar  2 23:24:59 2020
| Host             : DESKTOP-K3B0LAI running 64-bit major release  (build 9200)
| Command          : report_power -file TOP_power_routed.rpt -pb TOP_power_summary_routed.pb -rpx TOP_power_routed.rpx
| Design           : TOP
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.920        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.845        |
| Device Static (W)        | 0.076        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 80.5         |
| Junction Temperature (C) | 29.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.071 |        9 |       --- |             --- |
| Slice Logic              |     0.074 |    15106 |       --- |             --- |
|   LUT as Logic           |     0.056 |     4536 |     32600 |           13.91 |
|   Register               |     0.010 |     7485 |     65200 |           11.48 |
|   CARRY4                 |     0.005 |      560 |      8150 |            6.87 |
|   LUT as Shift Register  |     0.002 |      120 |      9600 |            1.25 |
|   LUT as Distributed RAM |     0.001 |       80 |      9600 |            0.83 |
|   F7/F8 Muxes            |    <0.001 |       42 |     32600 |            0.13 |
|   Others                 |     0.000 |      954 |       --- |             --- |
| Signals                  |     0.146 |    12069 |       --- |             --- |
| Block RAM                |     0.242 |       41 |        75 |           54.67 |
| MMCM                     |     0.204 |        2 |         5 |           40.00 |
| DSPs                     |     0.106 |       54 |       120 |           45.00 |
| I/O                      |    <0.001 |       32 |       210 |           15.24 |
| Static Power             |     0.076 |          |           |                 |
| Total                    |     0.920 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.636 |       0.623 |      0.012 |
| Vccaux    |       1.800 |     0.126 |       0.113 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.019 |       0.018 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+------------------------------------------------+-----------------+
| Clock                         | Domain                                         | Constraint (ns) |
+-------------------------------+------------------------------------------------+-----------------+
| MMCM_GEN.U_MMCM/inst/CLK12MHZ | RCLK12MHZ                                      |            83.3 |
| clk_108_MMCM                  | MMCM_GEN.U_MMCM/inst/clk_108_MMCM              |             9.3 |
| clk_112_MMCM_112              | MMCM_GEN_112.U_MMCM_112/inst/clk_112_MMCM_112  |             8.9 |
| clk_216_MMCM                  | MMCM_GEN.U_MMCM/inst/clk_216_MMCM              |             4.6 |
| clkfbout_MMCM                 | MMCM_GEN.U_MMCM/inst/clkfbout_MMCM             |            83.3 |
| clkfbout_MMCM_112             | MMCM_GEN_112.U_MMCM_112/inst/clkfbout_MMCM_112 |            83.3 |
+-------------------------------+------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| TOP                              |     0.845 |
|   MMCM_GEN.U_MMCM                |     0.106 |
|     inst                         |     0.106 |
|   MMCM_GEN_112.U_MMCM_112        |     0.099 |
|     inst                         |     0.099 |
|   U_Audio_Interface              |     0.006 |
|     U_FIFO_32bit_MISO            |     0.003 |
|       U0                         |     0.003 |
|     U_FIFO_32bit_MOSI            |     0.003 |
|       U0                         |     0.003 |
|   U_Audio_channel_left           |     0.313 |
|     U_EQ_stage                   |     0.046 |
|       GEN_EQ[0].U_EQ_volume      |     0.005 |
|       GEN_EQ[1].U_EQ_volume      |     0.006 |
|       GEN_EQ[2].U_EQ_volume      |     0.006 |
|       GEN_EQ[3].U_EQ_volume      |     0.006 |
|       GEN_EQ[4].U_EQ_volume      |     0.006 |
|       GEN_EQ[5].U_EQ_volume      |     0.006 |
|       U_EQ_volume_ctrl           |     0.002 |
|       U_EQ_volume_input          |     0.004 |
|       U_EQ_volume_output         |     0.005 |
|     U_FFT_Wrapper                |     0.109 |
|       U_FFT_FSM                  |     0.003 |
|       U_FFT_RAM_Wrapper          |     0.069 |
|       U_FFT_UAL                  |     0.034 |
|       U_FIFO_addrA               |     0.001 |
|       U_FIFO_addrB               |     0.001 |
|     U_FIR_interface              |     0.057 |
|       GEN_FILTER[0].U_FIR_filter |     0.009 |
|       GEN_FILTER[1].U_FIR_filter |     0.008 |
|       GEN_FILTER[2].U_FIR_filter |     0.008 |
|       GEN_FILTER[3].U_FIR_filter |     0.008 |
|       GEN_FILTER[4].U_FIR_filter |     0.008 |
|       GEN_FILTER[5].U_FIR_filter |     0.008 |
|       RAM.U_RAM                  |     0.004 |
|     U_NRM_Wrapper                |     0.052 |
|       U_NRM_FSM                  |     0.001 |
|       U_NRM_Normalizer           |     0.035 |
|       U_NRM_RAM_Wrapper          |     0.016 |
|     U_VGA_interface              |     0.005 |
|       BRAM.U_BRAM                |     0.001 |
|     U_VU_metre                   |     0.043 |
|       GEN_RAM[0].U_RAM           |     0.005 |
|       GEN_RAM[1].U_RAM           |     0.005 |
|       GEN_RAM[2].U_RAM           |     0.005 |
|       GEN_RAM[3].U_RAM           |     0.005 |
|       GEN_RAM[4].U_RAM           |     0.005 |
|       GEN_RAM[5].U_RAM           |     0.005 |
|       GEN_RAM[6].U_RAM           |     0.005 |
|       GEN_RAM[7].U_RAM           |     0.005 |
|       U_VU_stage                 |     0.002 |
|   U_Audio_channel_right          |     0.315 |
|     U_EQ_stage                   |     0.045 |
|       GEN_EQ[0].U_EQ_volume      |     0.005 |
|       GEN_EQ[1].U_EQ_volume      |     0.006 |
|       GEN_EQ[2].U_EQ_volume      |     0.006 |
|       GEN_EQ[3].U_EQ_volume      |     0.006 |
|       GEN_EQ[4].U_EQ_volume      |     0.006 |
|       GEN_EQ[5].U_EQ_volume      |     0.006 |
|       U_EQ_volume_ctrl           |     0.002 |
|       U_EQ_volume_input          |     0.004 |
|       U_EQ_volume_output         |     0.004 |
|     U_FFT_Wrapper                |     0.108 |
|       U_FFT_FSM                  |     0.003 |
|       U_FFT_RAM_Wrapper          |     0.067 |
|       U_FFT_UAL                  |     0.034 |
|       U_FIFO_addrA               |     0.001 |
|       U_FIFO_addrB               |     0.001 |
|     U_FIR_interface              |     0.059 |
|       GEN_FILTER[0].U_FIR_filter |     0.009 |
|       GEN_FILTER[1].U_FIR_filter |     0.009 |
|       GEN_FILTER[2].U_FIR_filter |     0.008 |
|       GEN_FILTER[3].U_FIR_filter |     0.008 |
|       GEN_FILTER[4].U_FIR_filter |     0.008 |
|       GEN_FILTER[5].U_FIR_filter |     0.009 |
|       RAM.U_RAM                  |     0.004 |
|     U_NRM_Wrapper                |     0.053 |
|       U_NRM_FSM                  |     0.001 |
|       U_NRM_Normalizer           |     0.036 |
|       U_NRM_RAM_Wrapper          |     0.016 |
|     U_VGA_interface              |     0.005 |
|       BRAM.U_BRAM                |     0.001 |
|     U_VU_metre                   |     0.043 |
|       GEN_RAM[0].U_RAM           |     0.005 |
|       GEN_RAM[1].U_RAM           |     0.005 |
|       GEN_RAM[2].U_RAM           |     0.005 |
|       GEN_RAM[3].U_RAM           |     0.005 |
|       GEN_RAM[4].U_RAM           |     0.005 |
|       GEN_RAM[5].U_RAM           |     0.005 |
|       GEN_RAM[6].U_RAM           |     0.005 |
|       GEN_RAM[7].U_RAM           |     0.005 |
|       U_VU_stage                 |     0.002 |
|   U_Hearbeat                     |     0.002 |
|   U_I2S_Wrapper                  |     0.001 |
|   U_VGA_controller               |     0.001 |
+----------------------------------+-----------+


