0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/musta/Desktop/Personal/fpga_workshop_collaterals/Day1/test_counter.v,1648406787,verilog,,,,test_counter,,,,,,,,
C:/Users/musta/Documents/Vivado/project_counter/project_counter.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/musta/Documents/Vivado/project_counter/project_counter.srcs/sources_1/imports/Day1/counter_clk_div.v,1648406787,verilog,,C:/Users/musta/Desktop/Personal/fpga_workshop_collaterals/Day1/test_counter.v,,counter_clk_div,,,,,,,,
