/*
	SIC LABORATORY, LG ELECTRONICS INC., SEOUL, KOREA
	Copyright(c) 2013 by LG Electronics Inc.

	This program is free software; you can redistribute it and/or 
	modify it under the terms of the GNU General Public License
	version 2 as published by the Free Software Foundation.

	This program is distributed in the hope that it will be useful,
	but WITHOUT ANY WARRANTY; without even the implied warranty of 
	MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 
	GNU General Public License for more details.
*/ 


/** @file
 *
 * main driver implementation for de device.
 * de device will teach you how to make device driver with new platform.
 *
 * author	  jaemo.kim (jaemo.kim@lge.com)
 * version	  1.0
 * date		  2011.02.18
 * note		  Additional information.
 *
 * @addtogroup lg1150_de
 * @{
 */

/*----------------------------------------------------------------------------------------
 *	 Control Constants
 *---------------------------------------------------------------------------------------*/
#define USE_DE_CVI_ACCESS_REGISTER_ON_MCU_PART
#undef	USE_DE_DOES_RESET_IN_SUSPEND_RESUME
#undef  USE_FRAME_COPY_TO_NFS_FILE
#define USE_B0_INTERRUPT

/*----------------------------------------------------------------------------------------
 *	 File Inclusions
 *---------------------------------------------------------------------------------------*/
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/semaphore.h>
#include <linux/delay.h>
#include <asm/io.h>

#include <linux/sched.h>
#include <linux/wait.h>
#include <linux/ctype.h>
#include <asm/uaccess.h>
#include <linux/dma-mapping.h>
#include <asm/cacheflush.h>

#include "base_types.h"
#include "os_util.h"

#include "de_model.h"
#include "de_ver_def.h"

#ifndef USE_VIDEO_FOR_FPGA
//#include "m14/base_addr_sw_m14.h"
#endif

#ifdef USE_KDRV_CODES_FOR_M14
#include "de_kapi.h"
#include "de_def.h"
#include "de_prm_def.h"
#include "hal/de_hal_def.h"
#include "de_cfg.h"
#include "de_drv.h"

#include "de_cfg_m14.h"
#include "de_ipc_def_m14.h"
#include "de_int_def_m14.h"
#include "de_reg_def_m14.h"
#include "de_reg_m14.h"
#include "de_prm_m14.h"

#include "de_ctr_reg_m14.h"		  // 0x0000, 0x1000, 0x2000, 0x3000, 0x4000
#include "de_cvi_reg_m14.h"		  // 0x0100, 0x0200
#include "de_pe0_reg_m14.h"		  // 0x0400, 0x2400
#include "de_mif_reg_m14.h"		  // 0x0800, 0x1b00, 0x2800, 0x3900, 0x5900
#include "de_msc_reg_m14.h"		  // 0x1100, 0x3100
#include "de_wcp_reg_m14.h"		  // 0x1200, 0x3200
#include "de_ssc_reg_m14.h"		  // 0x2100
#include "de_atp_reg_m14.h"	  	  // 0x3800
#include "de_cvd_reg_m14.h"		  // 0x4100
#include "de_vdi_reg_m14.h"		  // 0x4d00
#include "de_ipc_reg_m14.h"		  // 0x4e00
#include "de_dpp_reg_m14.h"		  // 0x5000
#include "de_osd_reg_m14.h"		  // 0x5100
#include "de_pe1_reg_m14.h"		  // 0x5300
#include "de_dvr_reg_m14.h"		  // 0x5c00
#include "de_vbi_reg_m14.h"		  // 0x1d00
#include "de_smux_reg_m14.h"		  // 0x1d00

#if 0
#include "de_comp_gen_reg_m14.h"
#include "de_dec3d_reg_m14.h"
#include "de_mvi_reg_m14.h"
#include "de_smux_reg_m14.h"
#include "de_vbi_reg_m14.h"
#include "de_vdo_reg_m14.h"
#endif

#ifdef USE_CTOP_CODES_FOR_M14
#include "../sys/sys_regs.h"
#endif

/*----------------------------------------------------------------------------------------
 *	 Constant Definitions
 *---------------------------------------------------------------------------------------*/
#define  SIZE_OF_IPC_FOR_CPU 16
#ifndef USE_VIDEO_FOR_FPGA
//#define ADDR_SW_CONTROLLED_BY_CFG
#endif
#define USE_VIDEO_MCU_RUN_IN_DDR0   0x00000000
#define USE_VIDEO_MCU_ROM_BASE_ADDR 0x50000000
#define USE_VIDEO_MCU_ROM_FW_OFFSET 0x00000000
#define DE_DDR_FIRMWARE_TAG_COUNT    2

/*----------------------------------------------------------------------------------------
 *	 Macro Definitions
 *---------------------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------------------
 *	 Type Definitions
 *---------------------------------------------------------------------------------------*/
#define NUM_OF_CVI_FIR_COEF 8

/*----------------------------------------------------------------------------------------
 *	 External Function Prototype Declarations
 *---------------------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------------------
 *	 External Variables
 *---------------------------------------------------------------------------------------*/
#ifdef USE_DE_FIRMWARE_DWONLOAD_IN_DRIVER
extern LX_DE_MEM_CFG_T *gpDeMem;
#endif
#ifdef INCLUDE_KDRV_BE
#include "../be/be_cfg.h"
extern BE_MEM_CFG_T *gpBeMem;
#endif
/*----------------------------------------------------------------------------------------
 *	 global Functions
 *---------------------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------------------
 *	 global Variables
 *---------------------------------------------------------------------------------------*/
DE_DEA_REG_M14_T gDE_DEA_M14;
DE_DEB_REG_M14_T gDE_DEB_M14;
DE_DEC_REG_M14_T gDE_DEC_M14;
DE_DED_REG_M14_T gDE_DED_M14;
DE_DEE_REG_M14_T gDE_DEE_M14;
DE_DEF_REG_M14_T gDE_DEF_M14;

DE_CVA_REG_M14_T gDE_CVA_M14;
DE_CVB_REG_M14_T gDE_CVB_M14;

DE_P0L_REG_M14_T gDE_P0L_M14;
DE_P0R_REG_M14_T gDE_P0R_M14;

DE_MIA_REG_M14_T gDE_MIA_M14;
DE_MIB_REG_M14_T gDE_MIB_M14;
DE_MIC_REG_M14_T gDE_MIC_M14;
DE_MID_REG_M14_T gDE_MID_M14;
DE_MIF_REG_M14_T gDE_MIF_M14;

DE_MSL_REG_M14_T gDE_MSL_M14;
DE_MSR_REG_M14_T gDE_MSR_M14;

DE_OVL_REG_M14_T gDE_OVL_M14;
DE_OVR_REG_M14_T gDE_OVR_M14;

DE_DPP_REG_M14_T gDE_DPP_M14;

DE_P1L_REG_M14_T gDE_P1L_M14;

DE_SSC_REG_M14_T gDE_SSC_M14;
DE_OSD_REG_M14_T gDE_OSD_M14;
DE_CVD_REG_M14_T gDE_CVD_M14;

DE_VDI_REG_M14_T gDE_VDC_M14;
DE_VDI_REG_M14_T gDE_VDD_M14;
DE_IPC_REG_M14_T gDE_IPC_M14;
DE_IPC1_REG_M14_T gDE_IPC1_M14;
DE_DVR_REG_M14_T gDE_DVR_M14;

// B0
DE_DEI_REG_M14B_T gDE_DEI_M14B;
DE_DEM_REG_M14B_T gDE_DEM_M14B;
DE_DEO_REG_M14B_T gDE_DEO_M14B;
DE_DEP_REG_M14B_T gDE_DEP_M14B;
DE_CVA_REG_M14B_T gDE_CVA_M14B;
DE_CVB_REG_M14B_T gDE_CVB_M14B;
DE_P0M_REG_M14B_T gDE_P0M_M14B;
DE_P0D_REG_M14B_T gDE_P0D_M14B;
DE_P0S_REG_M14B_T gDE_P0S_M14B;
DE_MII_REG_M14B_T gDE_MII_M14B;
DE_MIM_REG_M14B_T gDE_MIM_M14B;
DE_MIO_REG_M14B_T gDE_MIO_M14B;
DE_MIOSD_REG_M14B_T gDE_MIOSD_M14B;
DE_MSC_REG_M14B_T gDE_MSC_M14B;
DE_PE1_REG_M14B_T gDE_PE1_M14B;
DE_SSC_REG_M14B_T gDE_SSC_M14B;
DE_OSD_REG_M14B_T gDE_OSD_M14B;
DE_CVD_REG_M14B_T gDE_CVD_M14B;
DE_IPC_REG_M14B_T gDE_IPC_M14B;
DE_SMM_REG_M14B_T gDE_SMM_M14B;
DE_VBI_REG_M14_T gDE_VBI_M14;


LX_DE_IN_SRC_T	g_WinsrcMap_M14[2] = { LX_DE_IN_SRC_MVI,	LX_DE_IN_SRC_MVI};
UINT32			g_WinsrcPort_M14[2] = { 0, 0};

LX_DE_OPER_CONFIG_T		g_SrcOperType_M14 = LX_DE_OPER_ONE_WIN;
LX_DE_SUB_OPER_CONFIG_T	g_SrcSubOperType_M14 = LX_DE_SUB_OPER_OFF;
UINT16						g_SrcOperCtrlFlag_M14 = 0;
UINT16						g_SrcSubOperCtrlFlag_M14 = 0;

LX_DE_DISPLAY_DEVICE_T	g_Display_type_M14 = LX_DE_DIS_DEV_MAX;
LX_DE_DISPLAY_MIRROR_T	g_Display_mirror_M14 = LX_DE_DIS_MIRROR_MAX;
LX_DE_PANEL_TYPE_T 		g_Display_size_M14 = LX_PANEL_TYPE_MAX;
LX_DE_FRC_PATH_T		g_Frc_type_M14 = LX_DE_FRC_PATH_INTERNAL;
LX_DE_3D_CTRL_T			g_Trid_type_M14 = LX_DE_3D_CTRL_ON;

typedef struct {
	LX_DE_MULTI_SRC_T src;
	BOOLEAN used;
	UINT32 cvi_mux_sel;
	UINT32 exta_sel;
	UINT32 extb_sel;
}
LX_DE_SRC_CONFIG;

LX_DE_SRC_CONFIG sMultiSrc_map_M14[2][LX_DE_MULTI_IN_MAX + 1] =
{
	// A0
	{	/* NAME, on/off, cvi_mux_sel, exta_sel, extb_sel : (DEE_CVI_MUX_SEL) */
		{LX_DE_MULTI_IN_CVD_ADC,	FALSE,	 0x20, 1,	0}, 
		{LX_DE_MULTI_IN_CVD_HDMI,	TRUE,	 0x21, 1,	2},
		{LX_DE_MULTI_IN_CVD_MVI,	TRUE,	 0x21, 1,	1},
		{LX_DE_MULTI_IN_CVD_CPU,	TRUE,	 0x21, 1,	1},
		{LX_DE_MULTI_IN_CVD_CVD,	TRUE,	 0x22, 1,	1},
		{LX_DE_MULTI_IN_ADC_CVD,	FALSE,	 0x02, 0,	1},
		{LX_DE_MULTI_IN_ADC_HDMI,	TRUE,	 0x01, 0,	2},
		{LX_DE_MULTI_IN_ADC_MVI,	TRUE,	 0x01, 0,	1},
		{LX_DE_MULTI_IN_ADC_CPU,	TRUE,	 0x01, 0,	1},
		{LX_DE_MULTI_IN_ADC_ADC,	TRUE,	 0x00, 0,	0},
		{LX_DE_MULTI_IN_HDMI_CVD,	TRUE,	 0x12, 2,	1},
		{LX_DE_MULTI_IN_HDMI_ADC,	TRUE,	 0x10, 2,	0},
		{LX_DE_MULTI_IN_HDMI_MVI,	TRUE,	 0x10, 2,	0},
		{LX_DE_MULTI_IN_HDMI_CPU,	TRUE,	 0x10, 2,	0},
		{LX_DE_MULTI_IN_HDMI_HDMI,	TRUE,	 0x11, 2,	2},
		{LX_DE_MULTI_IN_MVI_CVD,	TRUE,	 0x02, 1,	1},
		{LX_DE_MULTI_IN_MVI_ADC,	TRUE,	 0x00, 1,	0},
		{LX_DE_MULTI_IN_MVI_HDMI,	TRUE,	 0x01, 1,	2},
		{LX_DE_MULTI_IN_MVI_CPU,	TRUE,	 0x01, 1,	2},
		{LX_DE_MULTI_IN_MVI_MVI,	TRUE,	 0x00, 1,	1},
		{LX_DE_MULTI_IN_CPU_CVD,	TRUE,	 0x02, 1,	1},
		{LX_DE_MULTI_IN_CPU_ADC,	TRUE,	 0x00, 1,	0},
		{LX_DE_MULTI_IN_CPU_HDMI,	TRUE,	 0x01, 1,	2},
		{LX_DE_MULTI_IN_CPU_MVI,	TRUE,	 0x01, 1,	2},
		{LX_DE_MULTI_IN_CPU_CPU,	TRUE,	 0x00, 1,	1},
		{LX_DE_MULTI_IN_MVA_MVB,	TRUE,	 0x00, 1,	1},
		{LX_DE_MULTI_IN_HDMIA_HDMIB,TRUE,	 0x34, 2,	3},
		{LX_DE_MULTI_IN_MAX,		TRUE,	 0x43, 1,	1}
	},
	// B0
	{	/* NAME, on/off, cvi_mux_sel, exta_sel, extb_sel : (DEE_CVI_MUX_SEL) */
		{LX_DE_MULTI_IN_CVD_ADC,	TRUE,	 0x20, 1,	0}, 
		{LX_DE_MULTI_IN_CVD_HDMI,	TRUE,	 0x21, 1,	2},
		{LX_DE_MULTI_IN_CVD_MVI,	TRUE,	 0x21, 1,	1},
		{LX_DE_MULTI_IN_CVD_CPU,	TRUE,	 0x21, 1,	1},
		{LX_DE_MULTI_IN_CVD_CVD,	TRUE,	 0x22, 1,	1},
		{LX_DE_MULTI_IN_ADC_CVD,	TRUE,	 0x02, 0,	1},
		{LX_DE_MULTI_IN_ADC_HDMI,	TRUE,	 0x01, 0,	2},
		{LX_DE_MULTI_IN_ADC_MVI,	TRUE,	 0x01, 0,	1},
		{LX_DE_MULTI_IN_ADC_CPU,	TRUE,	 0x01, 0,	1},
		{LX_DE_MULTI_IN_ADC_ADC,	TRUE,	 0x00, 0,	0},
		{LX_DE_MULTI_IN_HDMI_CVD,	TRUE,	 0x12, 2,	1},
		{LX_DE_MULTI_IN_HDMI_ADC,	TRUE,	 0x10, 2,	0},
		{LX_DE_MULTI_IN_HDMI_MVI,	TRUE,	 0x10, 2,	0},
		{LX_DE_MULTI_IN_HDMI_CPU,	TRUE,	 0x10, 2,	0},
		{LX_DE_MULTI_IN_HDMI_HDMI,	TRUE,	 0x11, 2,	2},
		{LX_DE_MULTI_IN_MVI_CVD,	TRUE,	 0x02, 1,	1},
		{LX_DE_MULTI_IN_MVI_ADC,	TRUE,	 0x00, 1,	0},
		{LX_DE_MULTI_IN_MVI_HDMI,	TRUE,	 0x01, 1,	2},
		{LX_DE_MULTI_IN_MVI_CPU,	TRUE,	 0x01, 1,	2},
		{LX_DE_MULTI_IN_MVI_MVI,	TRUE,	 0x00, 1,	1},
		{LX_DE_MULTI_IN_CPU_CVD,	TRUE,	 0x02, 1,	1},
		{LX_DE_MULTI_IN_CPU_ADC,	TRUE,	 0x00, 1,	0},
		{LX_DE_MULTI_IN_CPU_HDMI,	TRUE,	 0x01, 1,	2},
		{LX_DE_MULTI_IN_CPU_MVI,	TRUE,	 0x01, 1,	2},
		{LX_DE_MULTI_IN_CPU_CPU,	TRUE,	 0x00, 1,	1},
		{LX_DE_MULTI_IN_MVA_MVB,	TRUE,	 0x00, 1,	1},
		{LX_DE_MULTI_IN_HDMIA_HDMIB,TRUE,	 0x34, 2,	3},
		{LX_DE_MULTI_IN_MAX,		TRUE,	 0x43, 1,	1}
	}
};

/*----------------------------------------------------------------------------------------
 *	 Static Function Prototypes Declarations
 *---------------------------------------------------------------------------------------*/
int DE_REG_M14_UpdateVideoIrqStatus(VIDEO_INTR_TYPE_T intrType, UINT32 *pVideoIrqStatus);

/*----------------------------------------------------------------------------------------
 *	 Static Variables
 *---------------------------------------------------------------------------------------*/
static UINT32		   *spVideoIPCofCPU[2]	  = {NULL};
#ifdef USE_CTOP_CODES_FOR_M14
static DE_DPLL_SET_T sDisplayPll_M14[] = {
	{ DCLK_61_875	,{ 0 ,0x2 ,0x2 } },
	{ DCLK_65		,{ 0 ,0x2 ,0x2 } },
	{ DCLK_66_462	,{ 0 ,0x2 ,0x2 } },
	{ DCLK_66_528	,{ 0 ,0x2 ,0x2 } },
	{ DCLK_36_818	,{ 0 ,0x2 ,0x2 } },
	{ DCLK_36_855	,{ 0 ,0x2 ,0x2 } },
	{ DCLK_54		,{ 0 ,0x2 ,0x2 } },
	{ DCLK_54_054	,{ 0 ,0x2 ,0x2 } },
	{ DCLK_74_1758	,{ 0 ,0x2 ,0x2 } },
	{ DCLK_74_25	,{ 0 ,0x2 ,0x3 } },
	{ DCLK_80_109	,{ 0 ,0x2 ,0x2 } },
	{ DCLK_80_190	,{ 0 ,0x2 ,0x2 } },
	{ DCLK_81		,{ 0 ,0x2 ,0x2 } },
	{ DCLK_27		,{ 0 ,0x2 ,0x2 } },
	{ DCLK_13_5		,{ 0 ,0x2 ,0x2 } },
	{ DCLK_27_027	,{ 0 ,0x2 ,0x2 } },
	{ DCLK_13_5135	,{ 0 ,0x2 ,0x2 } },
	{ DCLK_148_3516 ,{ 0 ,0x2 ,0x2 } },
	{ DCLK_148_5	,{ 0x4 ,0xA ,0x2 } },
	{ DCLK_85_86	,{ 0 ,0x2 ,0x2 } },
};
#endif
static LX_DE_CVI_SRC_TYPE_T sCviSrcType;
static LX_DE_MULTI_WIN_SRC_T sDeMultiWinSrc = {0,0};
static LX_DE_CH_MEM_T *gpAdrPreW;
static LX_DE_CH_MEM_T *gpAdrGrap;

/*========================================================================================
 *	 Implementation Group
 *=======================================================================================*/

int DE_REG_M14_InitAddrSwitch(void)
{

	return 0;
}
/**
 * @callgraph
 * @callergraph
 *
 * @brief Initialize Reigerter Physical Address to Virtual Address and Make Shadow Register
 *
 * @return RET_OK(0)
 */
int DE_REG_M14_InitPHY2VIRT(void)
{
	int ret = RET_OK;

	if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
		gDE_DEI_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DEI_REG_M14B0_T));
		gDE_DEM_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DEM_REG_M14B0_T));
		gDE_DEO_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DEO_REG_M14B0_T));
		gDE_DEP_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DEP_REG_M14B0_T));
		gDE_CVA_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_CVA_REG_M14B0_T));
		gDE_CVB_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_CVB_REG_M14B0_T));
		gDE_P0M_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_P0M_REG_M14B0_T));
		gDE_P0D_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_P0D_REG_M14B0_T));
		gDE_P0S_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_P0S_REG_M14B0_T));
		gDE_MII_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MII_REG_M14B0_T));
		gDE_MIM_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MIM_REG_M14B0_T));
		gDE_MIO_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MIO_REG_M14B0_T));
		gDE_MIOSD_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MIOSD_REG_M14B0_T));
		gDE_MSC_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MSC_REG_M14B0_T));
		gDE_PE1_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_PE1_REG_M14B0_T));
		gDE_SSC_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_SSC_REG_M14B0_T));
		gDE_OSD_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_OSD_REG_M14B0_T));
		gDE_CVD_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_CVD_REG_M14B0_T));
		gDE_IPC_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_IPC_REG_M14B0_T));
		gDE_SMM_M14B.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_SMM_REG_M14B0_T));
		
		gDE_DVR_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DVR_REG_M14A0_T));
		gDE_VDC_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_VDI_REG_M14A0_T));
		gDE_VDD_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_VDI_REG_M14A0_T));
		gDE_VBI_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_VBI_REG_M14B0_T));
		
		gDE_DEI_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_DEI_REG_M14B_BASE, sizeof(DE_DEI_REG_M14B0_T));
		gDE_DEM_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_DEM_REG_M14B_BASE, sizeof(DE_DEM_REG_M14B0_T));
		gDE_DEO_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_DEO_REG_M14B_BASE, sizeof(DE_DEO_REG_M14B0_T));
		gDE_DEP_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_DEP_REG_M14B_BASE, sizeof(DE_DEP_REG_M14B0_T));
		gDE_CVA_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_CVA_REG_M14B_BASE, sizeof(DE_CVA_REG_M14B0_T));
		gDE_CVB_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_CVB_REG_M14B_BASE, sizeof(DE_CVB_REG_M14B0_T));
		gDE_P0M_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_P0M_REG_M14B_BASE, sizeof(DE_P0M_REG_M14B0_T));
		gDE_P0D_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_P0D_REG_M14B_BASE, sizeof(DE_P0D_REG_M14B0_T));
		gDE_P0S_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_P0S_REG_M14B_BASE, sizeof(DE_P0S_REG_M14B0_T));
		gDE_MII_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_MII_REG_M14B_BASE, sizeof(DE_MII_REG_M14B0_T));
		gDE_MIM_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_MIM_REG_M14B_BASE, sizeof(DE_MIM_REG_M14B0_T));
		gDE_MIO_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_MIO_REG_M14B_BASE, sizeof(DE_MIO_REG_M14B0_T));
		gDE_MIOSD_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_MIOSD_REG_M14B_BASE, sizeof(DE_MIOSD_REG_M14B0_T));
		gDE_MSC_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_MSC_REG_M14B_BASE, sizeof(DE_MSC_REG_M14B0_T));
		gDE_PE1_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_PE1_REG_M14B_BASE, sizeof(DE_PE1_REG_M14B0_T));
		gDE_SSC_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_SSC_REG_M14B_BASE, sizeof(DE_SSC_REG_M14B0_T));
		gDE_OSD_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_OSD_REG_M14B_BASE, sizeof(DE_OSD_REG_M14B0_T));
		gDE_CVD_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_CVD_REG_M14B_BASE, sizeof(DE_CVD_REG_M14B0_T));
		gDE_IPC_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_IPC_REG_M14B_BASE, sizeof(DE_IPC_REG_M14B0_T));
		gDE_SMM_M14B.phys.addr  = (volatile UINT32 *)ioremap(DE_SMM_REG_M14B_BASE, sizeof(DE_SMM_REG_M14B0_T));
		
		gDE_DVR_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_DVR_REG_M14_BASE, sizeof(DE_DVR_REG_M14A0_T));
		gDE_VDC_M14.phys.addr  = (volatile UINT32 *)ioremap(VDEC_CPC_IPC_BASE_B0, sizeof(DE_VDI_REG_M14A0_T));
		gDE_VDD_M14.phys.addr  = (volatile UINT32 *)ioremap(VDEC_CPD_IPC_BASE_B0, sizeof(DE_VDI_REG_M14A0_T));
		gDE_VBI_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_VBI_REG_M14B_BASE, sizeof(DE_VBI_REG_M14B0_T));

		gpDeMem = &gMemCfgDe[2];
		gpAdrPreW = &gMemCfgDePreW[2];
		gpAdrGrap = &gMemCfgDeGrap[2];
	} else if ( lx_chip_rev() >= LX_CHIP_REV(M14,A0) ) {
		gDE_DEA_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DEA_REG_M14A0_T));
		gDE_DEB_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DEB_REG_M14A0_T));
		gDE_DEC_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DEC_REG_M14A0_T));
		gDE_DED_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DED_REG_M14A0_T));
		gDE_DEE_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DEE_REG_M14A0_T));
		gDE_DEF_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DEF_REG_M14A0_T));

		gDE_CVA_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_CVA_REG_M14A0_T));
		gDE_CVB_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_CVB_REG_M14A0_T));

		gDE_P0L_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_P0L_REG_M14A0_T));
		gDE_P0R_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_P0R_REG_M14A0_T));

		gDE_MIA_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MIA_REG_M14A0_T));
		gDE_MIB_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MIB_REG_M14A0_T));
		gDE_MIC_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MIC_REG_M14A0_T));
		gDE_MID_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MID_REG_M14A0_T));
		gDE_MIF_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MIF_REG_M14A0_T));

		gDE_MSL_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MSL_REG_M14A0_T));
		gDE_MSR_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_MSR_REG_M14A0_T));

		gDE_OVL_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_OVL_REG_M14A0_T));
		gDE_OVR_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_OVR_REG_M14A0_T));

		gDE_DPP_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DPP_REG_M14A0_T));

		gDE_P1L_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_P1L_REG_M14A0_T));
		//gDE_P1R_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_P1R_REG_M14A0_T));

		gDE_SSC_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_SSC_REG_M14A0_T));
		//gDE_T3D_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_T3D_REG_M14A0_T));
		gDE_OSD_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_OSD_REG_M14A0_T));
		//gDE_ATP_M14.shdw.addr = (UINT32 *)OS_KMalloc(sizeof(DE_ATP_REG_M14A0_T));
		gDE_CVD_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_CVD_REG_M14A0_T));

		gDE_VDC_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_VDI_REG_M14A0_T));
		gDE_VDD_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_VDI_REG_M14A0_T));

		gDE_IPC_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_IPC_REG_M14A0_T));
		gDE_IPC1_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_IPC1_REG_M14A0_T));
		gDE_DVR_M14.shdw.addr  = (UINT32 *)OS_KMalloc(sizeof(DE_DVR_REG_M14A0_T));

		gDE_DEA_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_DEA_REG_M14_BASE, sizeof(DE_DEA_REG_M14A0_T));
		gDE_DEB_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_DEB_REG_M14_BASE, sizeof(DE_DEB_REG_M14A0_T));
		gDE_DEC_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_DEC_REG_M14_BASE, sizeof(DE_DEC_REG_M14A0_T));
		gDE_DED_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_DED_REG_M14_BASE, sizeof(DE_DED_REG_M14A0_T));
		gDE_DEE_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_DEE_REG_M14_BASE, sizeof(DE_DEE_REG_M14A0_T));
		gDE_DEF_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_DEF_REG_M14_BASE, sizeof(DE_DEE_REG_M14A0_T));

		gDE_CVA_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_CVA_REG_M14_BASE, sizeof(DE_CVA_REG_M14A0_T));
		gDE_CVB_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_CVB_REG_M14_BASE, sizeof(DE_CVB_REG_M14A0_T));

		gDE_P0L_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_P0L_REG_M14_BASE, sizeof(DE_P0L_REG_M14A0_T));
		gDE_P0R_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_P0R_REG_M14_BASE, sizeof(DE_P0R_REG_M14A0_T));

		gDE_MIA_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_MIA_REG_M14_BASE, sizeof(DE_MIA_REG_M14A0_T));
		gDE_MIB_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_MIB_REG_M14_BASE, sizeof(DE_MIB_REG_M14A0_T));
		gDE_MIC_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_MIC_REG_M14_BASE, sizeof(DE_MIC_REG_M14A0_T));
		gDE_MID_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_MID_REG_M14_BASE, sizeof(DE_MID_REG_M14A0_T));
		gDE_MIF_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_MIF_REG_M14_BASE, sizeof(DE_MIF_REG_M14A0_T));

		gDE_MSL_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_MSL_REG_M14_BASE, sizeof(DE_MSL_REG_M14A0_T));
		gDE_MSR_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_MSR_REG_M14_BASE, sizeof(DE_MSR_REG_M14A0_T));

		gDE_OVL_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_OVL_REG_M14_BASE, sizeof(DE_OVL_REG_M14A0_T));
		gDE_OVR_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_OVR_REG_M14_BASE, sizeof(DE_OVR_REG_M14A0_T));

		gDE_DPP_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_DPP_REG_M14_BASE, sizeof(DE_DPP_REG_M14A0_T));

		gDE_P1L_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_P1L_REG_M14_BASE, sizeof(DE_P1L_REG_M14A0_T));
		//gDE_P1R_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_P1R_REG_M14_BASE, sizeof(DE_P1R_REG_M14A0_T));

		gDE_SSC_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_SSC_REG_M14_BASE, sizeof(DE_SSC_REG_M14A0_T));
		//gDE_T3D_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_T3D_REG_M14_BASE, sizeof(DE_T3D_REG_M14A0_T));
		gDE_OSD_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_OSD_REG_M14_BASE, sizeof(DE_OSD_REG_M14A0_T));
		gDE_CVD_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_CVD_REG_M14_BASE, sizeof(DE_CVD_REG_M14A0_T));

		gDE_IPC_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_IPC_REG_M14_BASE, sizeof(DE_IPC_REG_M14A0_T));
		gDE_IPC1_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_IPC1_REG_M14_BASE, sizeof(DE_IPC1_REG_M14A0_T));
		gDE_DVR_M14.phys.addr  = (volatile UINT32 *)ioremap(DE_DVR_REG_M14_BASE, sizeof(DE_DVR_REG_M14A0_T));

		gDE_VDC_M14.phys.addr  = (volatile UINT32 *)ioremap(VDEC_CPC_IPC_BASE, sizeof(DE_VDI_REG_M14A0_T));
		gDE_VDD_M14.phys.addr  = (volatile UINT32 *)ioremap(VDEC_CPD_IPC_BASE, sizeof(DE_VDI_REG_M14A0_T));

		gpDeMem = &gMemCfgDe[1];
		gpAdrPreW = &gMemCfgDePreW[1];
		gpAdrGrap = &gMemCfgDeGrap[1];
	}


	spVideoIPCofCPU[0] = (UINT32 *)gDE_VDC_M14.phys.addr;
	spVideoIPCofCPU[1] = (UINT32 *)gDE_VDD_M14.phys.addr;

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief Free memory alocated in Shadow Register
 *
 * @return RET_OK(0)
 */
int DE_REG_M14_FreePHY2VIRT(void)
{
	if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
		OS_Free((void *)gDE_DEI_M14B.shdw.addr);
		OS_Free((void *)gDE_DEM_M14B.shdw.addr);
		OS_Free((void *)gDE_DEO_M14B.shdw.addr);
		OS_Free((void *)gDE_DEP_M14B.shdw.addr);
		OS_Free((void *)gDE_CVA_M14B.shdw.addr);
		OS_Free((void *)gDE_CVB_M14B.shdw.addr);
		OS_Free((void *)gDE_P0M_M14B.shdw.addr);
		OS_Free((void *)gDE_P0D_M14B.shdw.addr);
		OS_Free((void *)gDE_P0S_M14B.shdw.addr);
		OS_Free((void *)gDE_MII_M14B.shdw.addr);
		OS_Free((void *)gDE_MIM_M14B.shdw.addr);
		OS_Free((void *)gDE_MIO_M14B.shdw.addr);
		OS_Free((void *)gDE_MIOSD_M14B.shdw.addr);
		OS_Free((void *)gDE_MSC_M14B.shdw.addr);
		OS_Free((void *)gDE_PE1_M14B.shdw.addr);
		OS_Free((void *)gDE_SSC_M14B.shdw.addr);
		OS_Free((void *)gDE_OSD_M14B.shdw.addr);
		OS_Free((void *)gDE_CVD_M14B.shdw.addr);
		OS_Free((void *)gDE_IPC_M14B.shdw.addr);
		OS_Free((void *)gDE_SMM_M14B.shdw.addr);
		
		OS_Free((void *)gDE_VDC_M14.shdw.addr);
		OS_Free((void *)gDE_VDD_M14.shdw.addr);
		OS_Free((void *)gDE_DVR_M14.shdw.addr);
		OS_Free((void *)gDE_VBI_M14.shdw.addr);

		if (gDE_DEI_M14B.phys.addr) iounmap((void *)gDE_DEI_M14B.phys.addr);
		if (gDE_DEM_M14B.phys.addr) iounmap((void *)gDE_DEM_M14B.phys.addr);
		if (gDE_DEO_M14B.phys.addr) iounmap((void *)gDE_DEO_M14B.phys.addr);
		if (gDE_DEP_M14B.phys.addr) iounmap((void *)gDE_DEP_M14B.phys.addr);
		if (gDE_CVA_M14B.phys.addr) iounmap((void *)gDE_CVA_M14B.phys.addr);
		if (gDE_CVB_M14B.phys.addr) iounmap((void *)gDE_CVB_M14B.phys.addr);
		if (gDE_P0M_M14B.phys.addr) iounmap((void *)gDE_P0M_M14B.phys.addr);
		if (gDE_P0D_M14B.phys.addr) iounmap((void *)gDE_P0D_M14B.phys.addr);
		if (gDE_P0S_M14B.phys.addr) iounmap((void *)gDE_P0S_M14B.phys.addr);
		if (gDE_MII_M14B.phys.addr) iounmap((void *)gDE_MII_M14B.phys.addr);
		if (gDE_MIM_M14B.phys.addr) iounmap((void *)gDE_MIM_M14B.phys.addr);
		if (gDE_MIO_M14B.phys.addr) iounmap((void *)gDE_MIO_M14B.phys.addr);
		if (gDE_MIOSD_M14B.phys.addr) iounmap((void *)gDE_MIOSD_M14B.phys.addr);
		if (gDE_MSC_M14B.phys.addr) iounmap((void *)gDE_MSC_M14B.phys.addr);
		if (gDE_PE1_M14B.phys.addr) iounmap((void *)gDE_PE1_M14B.phys.addr);
		if (gDE_SSC_M14B.phys.addr) iounmap((void *)gDE_SSC_M14B.phys.addr);
		if (gDE_OSD_M14B.phys.addr) iounmap((void *)gDE_OSD_M14B.phys.addr);
		if (gDE_CVD_M14B.phys.addr) iounmap((void *)gDE_CVD_M14B.phys.addr);
		if (gDE_IPC_M14B.phys.addr) iounmap((void *)gDE_IPC_M14B.phys.addr);
		if (gDE_SMM_M14B.phys.addr) iounmap((void *)gDE_SMM_M14B.phys.addr);

		if (gDE_VDC_M14.phys.addr) iounmap((void *)gDE_VDC_M14.phys.addr);
		if (gDE_VDD_M14.phys.addr) iounmap((void *)gDE_VDD_M14.phys.addr);
		if (gDE_DVR_M14.phys.addr) iounmap((void *)gDE_DVR_M14.phys.addr);
		if (gDE_VBI_M14.phys.addr) iounmap((void *)gDE_VBI_M14.phys.addr);

	} else if ( lx_chip_rev() >= LX_CHIP_REV(M14,A0) ) {
		OS_Free((void *)gDE_DEA_M14.shdw.addr);
		OS_Free((void *)gDE_DEB_M14.shdw.addr);
		OS_Free((void *)gDE_DEC_M14.shdw.addr);
		OS_Free((void *)gDE_DED_M14.shdw.addr);
		OS_Free((void *)gDE_DEE_M14.shdw.addr);
		OS_Free((void *)gDE_DEF_M14.shdw.addr);

		OS_Free((void *)gDE_CVA_M14.shdw.addr);
		OS_Free((void *)gDE_CVB_M14.shdw.addr);

		OS_Free((void *)gDE_P0L_M14.shdw.addr);
		OS_Free((void *)gDE_P0R_M14.shdw.addr);

		OS_Free((void *)gDE_MIA_M14.shdw.addr);
		OS_Free((void *)gDE_MIB_M14.shdw.addr);
		OS_Free((void *)gDE_MIC_M14.shdw.addr);
		OS_Free((void *)gDE_MID_M14.shdw.addr);
		OS_Free((void *)gDE_MIF_M14.shdw.addr);

		OS_Free((void *)gDE_MSL_M14.shdw.addr);
		OS_Free((void *)gDE_MSR_M14.shdw.addr);

		OS_Free((void *)gDE_OVL_M14.shdw.addr);
		OS_Free((void *)gDE_OVR_M14.shdw.addr);

		OS_Free((void *)gDE_DPP_M14.shdw.addr);

		OS_Free((void *)gDE_P1L_M14.shdw.addr);
		//OS_Free((void *)gDE_P1R_M14.shdw.addr);

		OS_Free((void *)gDE_SSC_M14.shdw.addr);
		//OS_Free((void *)gDE_T3D_M14.shdw.addr);
		OS_Free((void *)gDE_OSD_M14.shdw.addr);
		//OS_Free((void *)gDE_ATP_M14.shdw.addr);
		OS_Free((void *)gDE_CVD_M14.shdw.addr);

		OS_Free((void *)gDE_VDC_M14.shdw.addr);
		OS_Free((void *)gDE_VDD_M14.shdw.addr);
		OS_Free((void *)gDE_IPC_M14.shdw.addr);
		OS_Free((void *)gDE_IPC1_M14.shdw.addr);
		OS_Free((void *)gDE_DVR_M14.shdw.addr);

		if (gDE_DEA_M14.phys.addr) iounmap((void *)gDE_DEA_M14.phys.addr);
		if (gDE_DEB_M14.phys.addr) iounmap((void *)gDE_DEB_M14.phys.addr);
		if (gDE_DEC_M14.phys.addr) iounmap((void *)gDE_DEC_M14.phys.addr);
		if (gDE_DED_M14.phys.addr) iounmap((void *)gDE_DED_M14.phys.addr);
		if (gDE_DEE_M14.phys.addr) iounmap((void *)gDE_DEE_M14.phys.addr);
		if (gDE_DEF_M14.phys.addr) iounmap((void *)gDE_DEF_M14.phys.addr);

		if (gDE_CVA_M14.phys.addr) iounmap((void *)gDE_CVA_M14.phys.addr);
		if (gDE_CVB_M14.phys.addr) iounmap((void *)gDE_CVB_M14.phys.addr);

		if (gDE_P0L_M14.phys.addr) iounmap((void *)gDE_P0L_M14.phys.addr);
		if (gDE_P0R_M14.phys.addr) iounmap((void *)gDE_P0R_M14.phys.addr);

		if (gDE_MIA_M14.phys.addr) iounmap((void *)gDE_MIA_M14.phys.addr);
		if (gDE_MIB_M14.phys.addr) iounmap((void *)gDE_MIB_M14.phys.addr);
		if (gDE_MIC_M14.phys.addr) iounmap((void *)gDE_MIC_M14.phys.addr);
		if (gDE_MID_M14.phys.addr) iounmap((void *)gDE_MID_M14.phys.addr);
		if (gDE_MIF_M14.phys.addr) iounmap((void *)gDE_MIF_M14.phys.addr);

		if (gDE_MSL_M14.phys.addr) iounmap((void *)gDE_MSL_M14.phys.addr);
		if (gDE_MSR_M14.phys.addr) iounmap((void *)gDE_MSR_M14.phys.addr);

		if (gDE_OVL_M14.phys.addr) iounmap((void *)gDE_OVL_M14.phys.addr);
		if (gDE_OVR_M14.phys.addr) iounmap((void *)gDE_OVR_M14.phys.addr);

		if (gDE_DPP_M14.phys.addr) iounmap((void *)gDE_DPP_M14.phys.addr);

		if (gDE_P1L_M14.phys.addr) iounmap((void *)gDE_P1L_M14.phys.addr);
		//if (gDE_P1R_M14.phys.addr) iounmap((void *)gDE_P1R_M14.phys.addr);

		if (gDE_SSC_M14.phys.addr) iounmap((void *)gDE_SSC_M14.phys.addr);
		//if (gDE_T3D_M14.phys.addr) iounmap((void *)gDE_T3D_M14.phys.addr);
		if (gDE_OSD_M14.phys.addr) iounmap((void *)gDE_OSD_M14.phys.addr);
		//if (gDE_ATP_M14.phys.addr) iounmap((void *)gDE_ATP_M14.phys.addr);
		if (gDE_CVD_M14.phys.addr) iounmap((void *)gDE_CVD_M14.phys.addr);

		if (gDE_VDC_M14.phys.addr) iounmap((void *)gDE_VDC_M14.phys.addr);
		if (gDE_VDD_M14.phys.addr) iounmap((void *)gDE_VDD_M14.phys.addr);
		if (gDE_IPC_M14.phys.addr) iounmap((void *)gDE_IPC_M14.phys.addr);
		if (gDE_IPC1_M14.phys.addr) iounmap((void *)gDE_IPC1_M14.phys.addr);
		if (gDE_DVR_M14.phys.addr) iounmap((void *)gDE_DVR_M14.phys.addr);
	}

	return RET_OK;
}

 /**
 * @callgraph
 * @callergraph
 *
 * @brief Get Status of Interrupt which is one of either MCU or CPU
 *
 * @param ipcType [IN] one of either MCU and CPU
 * @param pStatus [OUT] status pointer of Interrupt
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_IPC_M14_GetStatusReg(UINT32 mcu_id, VIDEO_IPC_TYPE_T ipcType, UINT32 *pStatus)
{
	int ret = RET_OK;
	UINT32 intrStatus = 0;

	switch(mcu_id)
	{
		case 0:
			switch (ipcType) {
				case VIDEO_IPC_MCU :
				case VIDEO_DMA_MCU :
				case VIDEO_JPG_MCU :
				case VIDEO_WEL_MCU :
				case VIDEO_WER_MCU :
					if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
						DE_IPC_M14B_RdFL(int_intr_status);
						*pStatus = DE_IPC_M14B_Rd(int_intr_status);
					} else {
						DE_IPC_M14_RdFL(int_intr_status);
						*pStatus = DE_IPC_M14_Rd(int_intr_status);
					}
					break;
				case VIDEO_IPC_CPU :
				case VIDEO_DMA_CPU :
				case VIDEO_JPG_CPU :
				case VIDEO_WEL_CPU :
				case VIDEO_WER_CPU :
					if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
						DE_IPC_M14B_RdFL(ext_intr_status);
						*pStatus = DE_IPC_M14B_Rd(ext_intr_status);
					} else {
						DE_IPC_M14_RdFL(ext_intr_status);
						*pStatus = DE_IPC_M14_Rd(ext_intr_status);
					}
					break;
				default :
					BREAK_WRONG(ipcType);
			}
			break;
		case 1:
			DE_IPC1_M14_RdFL(top_arm_intr_status);
			intrStatus = DE_IPC1_M14_Rd(top_arm_intr_status);
			if(ipcType == VIDEO_INT_HWI)
			{
				*pStatus = 0x000003FF & intrStatus;
			}
			if(ipcType == VIDEO_INT_SWI)
			{
				*pStatus = 0x003FFFFFF & (intrStatus >> MCU1_CPU_INT_SWI);
			}
			break;
		default:
			BREAK_WRONG(mcu_id);
			break;
	}
	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief make inerrupt status for watch dog either happen or clear
 *
 * @param turnOn [IN] determine to turn On or Off
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_WDG_M14_WakeUpReg(UINT32 mcu_id, BOOLEAN turnOn)
{
	if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
		if (turnOn) {
			DE_IPC_M14B_FLWf(ext_intr_event, wdg_interrupt_event, 1);
		} else {
			DE_IPC_M14B_FLWf(ext_intr_clear, wdg_interrupt_clear, 1);
		}
	} else {
		if (turnOn) {
			DE_IPC_M14_FLWf(ext_intr_event, wdg_interrupt_event, 1);
		} else {
			DE_IPC_M14_FLWf(ext_intr_clear, wdg_interrupt_clear, 1);
		}
	}

	return RET_OK;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief make interrupt be happen according to ipcType which is either of MCU or CPU
 *
 * @param ipcType [IN] one of either MCU and CPU
 * @param turnOn  [IN] maket Interrupt enable or clear
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_IPC_M14_WakeUpReg(UINT32 mcu_id, VIDEO_IPC_TYPE_T ipcType, BOOLEAN turnOn)
{
	int ret = RET_OK;

	turnOn &= 0x1;
	switch(mcu_id)
	{
		case 0:
			if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
				switch (ipcType) {
					case VIDEO_IPC_MCU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_IPC_CPU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_DMA_MCU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_DMA_CPU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_JPG_MCU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_JPG_CPU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_USB_MCU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_USB_CPU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_WEL_MCU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_WEL_CPU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_WER_MCU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_WER_CPU :
						if(turnOn) {
							DE_IPC_M14B_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14B_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						}
						break;
					default :
						BREAK_WRONG(ipcType);
				}
			} else {
				switch (ipcType) {
					case VIDEO_IPC_MCU :
						if(turnOn) {
							DE_IPC_M14_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_IPC_CPU :
						if(turnOn) {
							DE_IPC_M14_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_DMA_MCU :
						if(turnOn) {
							DE_IPC_M14_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_DMA_CPU :
						if(turnOn) {
							DE_IPC_M14_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_JPG_MCU :
						if(turnOn) {
							DE_IPC_M14_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_JPG_CPU :
						if(turnOn) {
							DE_IPC_M14_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_USB_MCU :
						if(turnOn) {
							DE_IPC_M14_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_USB_CPU :
						if(turnOn) {
							DE_IPC_M14_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_WEL_MCU :
						if(turnOn) {
							DE_IPC_M14_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_WEL_CPU :
						if(turnOn) {
							DE_IPC_M14_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_WER_MCU :
						if(turnOn) {
							DE_IPC_M14_FLWf(int_intr_event,\
									ipc_interrupt_event_mcu,\
									GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(int_intr_clear,\
									ipc_interrupt_clear_mcu,\
									GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						}
						break;
					case VIDEO_WER_CPU :
						if(turnOn) {
							DE_IPC_M14_FLWf(ext_intr_event,\
									ipc_interrupt_event_arm,\
									GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						} else {
							DE_IPC_M14_FLWf(ext_intr_clear,\
									ipc_interrupt_clear_arm,\
									GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						}
						break;
					default :
						BREAK_WRONG(ipcType);
				}
			}
			break;
		case 1:
			switch (ipcType)
			{
				case VIDEO_MCU_CPU_IPC :
					if (turnOn) {
						DE_IPC1_M14_RdFL(top_arm_intr_status);
						DE_IPC1_M14_Wr01(top_arm_intr_status, arm_swi_int_status, 1);
						DE_IPC1_M14_WrFL(top_arm_intr_status);
					}
					else
					{
						DE_IPC1_M14_RdFL(top_arm_intr_clr);
						DE_IPC1_M14_Wr01(top_arm_intr_clr, arm_swi_int_clear, 1);
						DE_IPC1_M14_WrFL(top_arm_intr_clr);
					}
					break;
				case VIDEO_MCU_CPU_ACK :
					if (turnOn) {
						DE_IPC1_M14_RdFL(top_arm_intr_status);
						DE_IPC1_M14_Wr01(top_arm_intr_status, arm_swi_int_status, 2);
						DE_IPC1_M14_WrFL(top_arm_intr_status);
					}
					else
					{
						DE_IPC1_M14_RdFL(top_arm_intr_clr);
						DE_IPC1_M14_Wr01(top_arm_intr_clr, arm_swi_int_clear, 2);
						DE_IPC1_M14_WrFL(top_arm_intr_clr);
					}
					break;
				case VIDEO_CPU_MCU_IPC :
					if (turnOn) {
						DE_IPC1_M14_RdFL(top_rc_intr_status);
						DE_IPC1_M14_Wr01(top_rc_intr_status, rc_swi_int_status, 1);
						DE_IPC1_M14_WrFL(top_rc_intr_status);
					}
					else
					{
						DE_IPC1_M14_RdFL(top_rc_intr_clr);
						DE_IPC1_M14_Wr01(top_rc_intr_clr, rc_swi_int_clear, 1);
						DE_IPC1_M14_WrFL(top_rc_intr_clr);
					}
					break;
				case VIDEO_CPU_MCU_ACK :
					if (turnOn) {
						DE_IPC1_M14_RdFL(top_rc_intr_status);
						DE_IPC1_M14_Wr01(top_rc_intr_status, rc_swi_int_status, 2);
						DE_IPC1_M14_WrFL(top_rc_intr_status);
					}
					else
					{
						DE_IPC1_M14_RdFL(top_rc_intr_clr);
						DE_IPC1_M14_Wr01(top_rc_intr_clr, rc_swi_int_clear, 2);
						DE_IPC1_M14_WrFL(top_rc_intr_clr);
					}
					break;
				case VIDEO_DE_MCU_IPC :
					if (turnOn) {
						DE_IPC1_M14_RdFL(top_de_intr_status);
						DE_IPC1_M14_Wr01(top_de_intr_status, de_swi_int_status, 1);
						DE_IPC1_M14_WrFL(top_de_intr_status);
					}
					else
					{
						DE_IPC1_M14_RdFL(top_de_intr_clr);
						DE_IPC1_M14_Wr01(top_de_intr_clr, de_swi_int_clear, 1);
						DE_IPC1_M14_WrFL(top_de_intr_clr);
					}
					break;
				case VIDEO_DE_MCU_ACK :
					if (turnOn) {
						DE_IPC1_M14_RdFL(top_de_intr_status);
						DE_IPC1_M14_Wr01(top_de_intr_status, de_swi_int_status, 2);
						DE_IPC1_M14_WrFL(top_de_intr_status);
					}
					else
					{
						DE_IPC1_M14_RdFL(top_de_intr_clr);
						DE_IPC1_M14_Wr01(top_de_intr_clr, de_swi_int_clear, 2);
						DE_IPC1_M14_WrFL(top_de_intr_clr);
					}
					break;
				default :
					break;
			}
			break;
		default:
			BREAK_WRONG(mcu_id);
			break;
	}
	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief make interrupt be happen according to ipcType which is either of MCU or CPU
 *
 * @param ipcType [IN] one of either MCU and CPU
 * @param turnOn  [IN] maket Interrupt enable or clear
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_IPC_M14_ClearStatus(UINT32 mcu_id, VIDEO_IPC_TYPE_T ipcType, UINT32 *pStatus)
{
	int ret = RET_OK;

	switch(mcu_id)
	{
		case 0:
			if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
				switch (ipcType) {
					case VIDEO_IPC_MCU :
						DE_IPC_M14B_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_IPC_CPU :
						DE_IPC_M14B_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_DMA_MCU :
						DE_IPC_M14B_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_DMA_CPU :
						DE_IPC_M14B_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_JPG_MCU :
						DE_IPC_M14B_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_JPG_CPU :
						DE_IPC_M14B_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_USB_MCU :
						DE_IPC_M14B_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_USB_CPU :
						DE_IPC_M14B_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_WEL_MCU :
						DE_IPC_M14B_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_WEL_CPU :
						DE_IPC_M14B_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_WER_MCU :
						DE_IPC_M14B_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_WER_CPU :
						DE_IPC_M14B_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						break;
					default :
						BREAK_WRONG(ipcType);
						break;
				}
			} else {
				switch (ipcType) {
					case VIDEO_IPC_MCU :
						DE_IPC_M14_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_IPC_CPU :
						DE_IPC_M14_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_IPC_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_DMA_MCU :
						DE_IPC_M14_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_DMA_CPU :
						DE_IPC_M14_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_DMA_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_JPG_MCU :
						DE_IPC_M14_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_JPG_CPU :
						DE_IPC_M14_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_JPG_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_USB_MCU :
						DE_IPC_M14_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_USB_CPU :
						DE_IPC_M14_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_USB_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_WEL_MCU :
						DE_IPC_M14_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_WEL_CPU :
						DE_IPC_M14_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_WEL_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_WER_MCU :
						DE_IPC_M14_FLWf(int_intr_clear,\
								ipc_interrupt_clear_mcu,\
								GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						break;
					case VIDEO_WER_CPU :
						DE_IPC_M14_FLWf(ext_intr_clear,\
								ipc_interrupt_clear_arm,\
								GET_PMSK(VIDEO_WER_INTERRUPT_ARM_BIT, 1));
						break;
					default :
						BREAK_WRONG(ipcType);
						break;
				}
			}
			break;
		case 1:
			{
				UINT32 intrClear = 0;

				if(ipcType == VIDEO_INT_HWI)
				{
					intrClear = 0x000003FF & *pStatus;
				}
				if(ipcType == VIDEO_INT_SWI)
				{
					intrClear = 0xFFFFFC00 & (*pStatus << MCU1_CPU_INT_SWI);
				}
				DE_IPC1_M14_RdFL(top_arm_intr_clr);
				DE_IPC1_M14_Wr(top_arm_intr_clr, intrClear);
				DE_IPC1_M14_WrFL(top_arm_intr_clr);
			}
			break;
		default:
			BREAK_WRONG(mcu_id);
			break;
	}
	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief Write Register
 *
 * @param addr [IN] accessing for register
 * @param value [IN] acccesing for register
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_WD(UINT32 addr, UINT32 value)
{
	UINT32 recvAddr;
	UINT32 currAddr;
	UINT32 currValue;
	UINT32 nextValue;
	UINT32 dBit;
	UINT32 wBit;
	UINT32 virtAddr = 0;

	do {
		recvAddr = addr;
		if		(recvAddr <= 0x6000) recvAddr += DTVSOC_DE_M14_BASE;
		else if (recvAddr <= 0xffff) recvAddr += DTVSOC_DE_M14_BASE;
		currAddr = recvAddr;
		currAddr >>= 2;
		currAddr <<= 2;

		virtAddr = (UINT32)ioremap(currAddr, 0x8);
		if (currAddr == recvAddr) {
			REG_WD(virtAddr, value);
			break;
		}
		currValue = REG_RD(virtAddr);
		nextValue = REG_RD((virtAddr+4));

		dBit = (recvAddr - currAddr)<<3;
		wBit = (32 - dBit);

		currValue  = GET_BITS(currValue ,0	  ,dBit);
		currValue += GET_PVAL(value		,dBit ,wBit);

		nextValue  = GET_PVAL(nextValue ,dBit ,wBit);
		nextValue += GET_BITS(value		,0	  ,dBit);
		REG_WD(virtAddr		,currValue);
		REG_WD((virtAddr+4) ,nextValue);
	} while (0);
	if (virtAddr) iounmap((void *)virtAddr);

		return RET_OK;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief Write Register
 *
 * @param addr [IN] accessing for register
 *
 * @return value of register
 */
UINT32 DE_REG_M14_RD(UINT32 addr)
{
	UINT32 value;
	UINT32 recvAddr;
	UINT32 currAddr;
	UINT32 nextValue;
	UINT32 dBit;
	UINT32 wBit;
	UINT32 virtAddr = 0;

	do {
		recvAddr = addr;
		if		(recvAddr <= 0x6000) recvAddr += DTVSOC_DE_M14_BASE;
		else if (recvAddr <= 0xffff) recvAddr += DTVSOC_DE_M14_BASE;

		currAddr = recvAddr;
		currAddr >>= 2;
		currAddr <<= 2;
		virtAddr = (UINT32)ioremap(currAddr, 0x8);

		value = REG_RD(virtAddr);
		if (currAddr == recvAddr) break;

		nextValue = REG_RD(virtAddr+4);
		dBit = (recvAddr - currAddr)<<3;
		wBit = (32 - dBit);
		value  = GET_BITS(value, dBit, wBit);
		value += GET_PVAL(nextValue, wBit, dBit);
	} while (0);
	if (virtAddr) iounmap((void *)virtAddr);

	return value;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief set Frame rate of Display
 *
 * @param fr_rate [IN] value of Frame rate of Display
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_SetFrRate(DE_DPLL_CLK_T dclk)
{
	int ret = RET_OK;
#ifdef USE_CTOP_CODES_FOR_M14
#ifdef USE_KDRV_CODES_FOR_M14
	DE_DPLL_DIV_T *pDisplayPll = NULL;
	int i;

	do {
		for (i=0;i<ARRAY_SIZE(sDisplayPll_M14);i++) {
			if (sDisplayPll_M14[i].clk != dclk) continue;
			pDisplayPll =  &sDisplayPll_M14[i].div;
			break;
		}
		CHECK_KNULL(pDisplayPll);
#if 1 //default  de = 148.5 MHz , dpll = 297MHz
		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
			CTOP_CTRL_M14B0_RdFL(LEFT, ctr93);
			CTOP_CTRL_M14B0_Wr01(LEFT, ctr93, disp_nsc_ctrl, pDisplayPll->dpllM);
			CTOP_CTRL_M14B0_Wr01(LEFT, ctr93, disp_npc_ctrl, pDisplayPll->dpllN);
			CTOP_CTRL_M14B0_WrFL(LEFT, ctr93);
		} else {
			CTOP_CTRL_M14_RdFL(ctr83);
			CTOP_CTRL_M14_Wr01(ctr83, disp_nsc_ctrl, pDisplayPll->dpllM);
			CTOP_CTRL_M14_Wr01(ctr83, disp_npc_ctrl, pDisplayPll->dpllN);
			CTOP_CTRL_M14_WrFL(ctr83);
		}
#endif
	} while (0);
#endif
#endif
	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief get Frame rate of Display
 *
 * @param pFrRate [OUT] value of Frame rate of Display
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_GetFrRate(LX_DE_FR_RATE_T *pstParams)
{
	int ret = RET_OK;

	pstParams->isForceFreeRun = FALSE;
	pstParams->fr_rate = 30;

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief set background color (non-active region color).
 *
 * @param [IN] structure pointer to carry infomation about non-active region color
 *
 * @return RET_OK(0)
 */
int DE_REG_M14_SetBgColor(LX_DE_COLOR_T *pBackColor)
{
	int ret = RET_OK;

	if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {

	}
	else {
		DE_OVL_M14_RdFL(ovl_ov_ctrl2);

		pBackColor->r >>= 4;
		pBackColor->b >>= 4;
		DE_OVL_M14_Wr01(ovl_ov_ctrl2, back_color_cr, pBackColor->r);
		DE_OVL_M14_Wr01(ovl_ov_ctrl2, back_color_cb, pBackColor->b);
		DE_OVL_M14_Wr01(ovl_ov_ctrl2, back_color_yy, pBackColor->g);

		DE_OVL_M14_WrFL(ovl_ov_ctrl2);
	}

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief Set blank color of selected window
 *
 * @param pWinBlank [IN] structure pointer to carry information about window Id, whether Turn On or Off and blank color
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_SetWinBlank(LX_DE_SET_WIN_BLANK_T *pWinBlank)
{
	int ret = RET_OK;

	do {
		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
		
		}
		else {
			DE_OVL_M14_RdFL(ovl_ov_ctrl4);
			switch (pWinBlank->win_id) {
				case LX_DE_WIN_MAIN :
					DE_OVL_M14_Wr01(ovl_ov_ctrl4, w0_dark_en, pWinBlank->bEnable);
					break;
				case LX_DE_WIN_SUB :
					DE_OVL_M14_Wr01(ovl_ov_ctrl4, w1_dark_en, pWinBlank->bEnable);
					break;
				default :
					BREAK_WRONG(pWinBlank->win_id);
			}
			if (ret) break;
			DE_OVL_M14_WrFL(ovl_ov_ctrl4);

			pWinBlank->win_color.r >>= 4;
			pWinBlank->win_color.b >>= 4;
			DE_OVR_M14_RdFL(ovr_ov_ctrl2);
			DE_OVR_M14_Wr01(ovr_ov_ctrl2, dark_color_cr, pWinBlank->win_color.r);
			DE_OVR_M14_Wr01(ovr_ov_ctrl2, dark_color_cb, pWinBlank->win_color.b);
			DE_OVR_M14_Wr01(ovr_ov_ctrl2, dark_color_yy, pWinBlank->win_color.g);
			DE_OVR_M14_WrFL(ovr_ov_ctrl2);
		}
	} while (0);

	return ret;
}

BOOLEAN DE_REG_M14_CheckIrq4Vsync(UINT32 mcu_id)
{
	int ret;
	M14A0_DEC_DE_INTR_FLAG_CPU_T		 dec_de_intr_flag_cpu;				  // 0x4004
	M14A0_DEB_INTR_REG_T				 deb_intr_reg;						  // 0x1080
	M14B0_INTR_CPU_FLAG_T                de_intr_flag_cpu;
	M14B0_DEI_INTR_REG_T                 dei_intr_reg;
	UINT32 videoIntrDe;
	BOOLEAN vsyncIrq;

	do {
		vsyncIrq = 0;
		ret = DE_REG_M14_UpdateVideoIrqStatus(VIDEO_INTR_TYPE_FUNC, &videoIntrDe);
		if (ret) break;

		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
			de_intr_flag_cpu  = *(M14B0_INTR_CPU_FLAG_T	*)&videoIntrDe;
			if (!de_intr_flag_cpu.dei_mcu_intr_cpu) break;
			ret = DE_REG_M14_UpdateVideoIrqStatus(VIDEO_INTR_TYPE_DEI, &videoIntrDe);
			dei_intr_reg = *(M14B0_DEI_INTR_REG_T *)&videoIntrDe;
			if(!dei_intr_reg.intr_src_pulse3) break;
		} else {
			dec_de_intr_flag_cpu  = *(M14A0_DEC_DE_INTR_FLAG_CPU_T	*)&videoIntrDe;
			if (!dec_de_intr_flag_cpu.deb_dec_intr_cpu) break;
			ret = DE_REG_M14_UpdateVideoIrqStatus(VIDEO_INTR_TYPE_DEB, &videoIntrDe);
			if (ret) break;

			deb_intr_reg = *(M14A0_DEB_INTR_REG_T *)&videoIntrDe;
			if (!deb_intr_reg.disp_intr_for_cpu) break;
		}
		vsyncIrq = 1;
	} while (0);

	return vsyncIrq;
}

int DE_REG_M14_UpdateVideoIrqStatus(VIDEO_INTR_TYPE_T intrType, UINT32 *pVideoIrqStatus)
{
	int ret = RET_OK;
	UINT32 intrReg;
	UINT32 intrMux;

	do {
		CHECK_KNULL(pVideoIrqStatus);
		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
			switch (intrType) {
				case VIDEO_INTR_TYPE_DEI :
					DE_DEI_M14B_RdFL(intr_reg);
					DE_DEI_M14B_Wr(intr_reg, 1 << 3); // clear only src_pulse3 interrupt
					DE_DEI_M14B_WrFL(intr_reg);
					*pVideoIrqStatus = DE_DEI_M14B_Rd(intr_reg);
					break;
				case VIDEO_INTR_TYPE_DEM :
					DE_DEM_M14B_RdFL(intr_reg);
					DE_DEM_M14B_WrFL(intr_reg);
					*pVideoIrqStatus = DE_DEM_M14B_Rd(intr_reg);
					break;
				case VIDEO_INTR_TYPE_DEO :
					DE_DEO_M14B_RdFL(intr_reg);
					DE_DEO_M14B_WrFL(intr_reg);
					*pVideoIrqStatus = DE_DEO_M14B_Rd(intr_reg);
					break;
				case VIDEO_INTR_TYPE_DPP :
					DE_DEP_M14B_RdFL(intr_reg);
					DE_DEP_M14B_WrFL(intr_reg);
					*pVideoIrqStatus = DE_DEP_M14B_Rd(intr_reg);
					break;
				case VIDEO_INTR_TYPE_FUNC :
					DE_IPC_M14B_RdFL(intr_cpu_flag);
					*pVideoIrqStatus = DE_IPC_M14B_Rd(intr_cpu_flag) \
									   + VIDEO_INTR_TYPE_DEI;
					break;
				default :
					BREAK_WRONG(intrType);
			}
		} else {
			switch (intrType) {
				case VIDEO_INTR_TYPE_DEA :
					DE_DEA_M14_RdFL(dea_intr_reg);
					DE_DEA_M14_WrFL(dea_intr_reg);
					*pVideoIrqStatus = DE_DEA_M14_Rd(dea_intr_reg);
					break;
				case VIDEO_INTR_TYPE_DEB :
					DE_DEB_M14_RdFL(deb_intr_reg);
					DE_DEB_M14_RdFL(deb_intr_mux);
					intrReg = DE_DEB_M14_Rd(deb_intr_reg);
					intrMux = DE_DEB_M14_Rd(deb_intr_mux);
#ifdef USE_LINUX_KERNEL
					intrReg &=	intrMux;
#else
					intrReg &= ~intrMux;
#endif
					DE_DEB_M14_Wr(deb_intr_reg, intrReg);
					DE_DEB_M14_WrFL(deb_intr_reg);
					*pVideoIrqStatus = DE_DEB_M14_Rd(deb_intr_reg);
					break;
				case VIDEO_INTR_TYPE_DEC :
					DE_DEC_M14_RdFL(dec_intr_reg);
					DE_DEC_M14_WrFL(dec_intr_reg);
					*pVideoIrqStatus = DE_DEC_M14_Rd(dec_intr_reg);
					break;
				case VIDEO_INTR_TYPE_DED :
					DE_DED_M14_RdFL(ded_intr_reg);
					DE_DED_M14_WrFL(ded_intr_reg);
					*pVideoIrqStatus = DE_DED_M14_Rd(ded_intr_reg);
					break;
				case VIDEO_INTR_TYPE_DEE :
					DE_DEE_M14_RdFL(dee_intr_reg);
					DE_DEE_M14_WrFL(dee_intr_reg);
					*pVideoIrqStatus = DE_DEE_M14_Rd(dee_intr_reg);
					break;
				case VIDEO_INTR_TYPE_FUNC :
					DE_DEE_M14_RdFL(dec_de_intr_flag_cpu);
					*pVideoIrqStatus = DE_DEE_M14_Rd(dec_de_intr_flag_cpu);
					break;
				default :
					BREAK_WRONG(intrType);
			}
		}
	} while (0);

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief copy frame buffer of certain block size and position.
 *
 * @param arg [IN] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_SetCviVideoFrameBuffer(LX_DE_CVI_RW_VIDEO_FRAME_T *pstParams)
{
	int ret = RET_OK;
#ifdef USE_FRAME_COPY_TO_NFS_FILE
    OS_FILE_T   fw_file;
    char filePath[200] = "/home/jaemo.kim/res/lglib/kdrv/";
    char fileName[200];
#endif
	LX_DE_GRAB_COLOR_T *pFrameColor = NULL;
	UINT8  *pFrameAddrY8 = NULL;
	UINT8  *pFrameAddrC8 = NULL;
	UINT8  *pFrameAddrY2 = NULL;
	UINT8  *pFrameAddrC2 = NULL;
	UINT16 phyFrameAddrY8;
	UINT16 phyFrameAddrC8;
	UINT16 phyFrameAddrY2;
	UINT16 phyFrameAddrC2;

	UINT32 grabX;
	UINT32 grabY;
	UINT32 grabW;
	UINT32 grabH;
	UINT32 frameW;
	UINT32 frameH;
	UINT32 offsetY;
	UINT32 offsetC;
	UINT32 startY;
	UINT32 pixelG8;
	UINT32 pixelB8;
	UINT32 pixelR8;
	UINT32 pixelG2;
	UINT32 pixelB2;
	UINT32 pixelR2;
	UINT8  pixelY2;
	UINT8  pixelC2;
	UINT32 x;
	UINT32 y;
	UINT32 posY;
	UINT32 posC;
	UINT32 divY;
	UINT32 remY;
	UINT32 divC;
	UINT32 remC;
	UINT32 framSize;
	UINT32 grabSize;
	UINT32 grabStepW;
	UINT32 bankPrewY;
	UINT32 bankPrewC;
	UINT32 bankOffsetY;
	UINT32 bankOffsetC;
	UINT32 grabBaseAddr;
	UINT32 smuxSample;
	UINT8 colorDepth;
	UINT32 phyAddrY8;
	UINT32 phyAddrC8;
	UINT32 phyAddrY2;
	UINT32 phyAddrC2;

	do {
		CHECK_KNULL(pstParams);

		phyFrameAddrY8 = GET_BITS(pstParams->region.realPixelGrabW ,16 ,16);
		phyFrameAddrY2 = GET_BITS(pstParams->region.realPixelGrabW ,0  ,16);
		phyFrameAddrC8 = GET_BITS(pstParams->region.realPixelGrabH ,16 ,16);
		phyFrameAddrC2 = GET_BITS(pstParams->region.realPixelGrabH ,0  ,16);

		grabW		   = GET_BITS(pstParams->region.pixelGrabW	   ,16 ,16);
		grabH		   = GET_BITS(pstParams->region.pixelGrabW	   ,0  ,16);
		grabX		   = GET_BITS(pstParams->region.pixelGrabH	   ,16 ,16);
		grabY		   = GET_BITS(pstParams->region.pixelGrabH	   ,0  ,16);
		frameW		   = GET_BITS(pstParams->region.pixelGrabX	   ,16 ,16);
		frameH		   = GET_BITS(pstParams->region.pixelGrabX	   ,0  ,16);

		smuxSample	   = GET_BITS(pstParams->region.pixelGrabY	   ,12 ,4);
		bankPrewY	   = GET_BITS(pstParams->region.colorSpace	   ,4  ,4);
		bankPrewC	   = GET_BITS(pstParams->region.colorSpace	   ,0  ,4);
		grabStepW	   = GET_BITS(pstParams->bReadOnOff			   ,16 ,16);
		colorDepth	   = GET_BITS(pstParams->region.colorDepth 	   ,0  ,4);

		grabSize = grabW  * grabH;
		framSize = frameW * frameH;
		if (!grabSize) break;
		if (!framSize) break;

		grabBaseAddr = GET_SVAL(pstParams->region.colorDepth,4,4,28);
		bankOffsetY  = bankPrewY * PIXEL_PER_BANK;
		bankOffsetC  = bankPrewC * PIXEL_PER_BANK;
		phyAddrY8 = (CONV_MEM_ROW2BYTE(phyFrameAddrY8) + bankOffsetY) | grabBaseAddr;
		phyAddrY2 = (CONV_MEM_ROW2BYTE(phyFrameAddrY2) + bankOffsetY) | grabBaseAddr;
		phyAddrC8 = (CONV_MEM_ROW2BYTE(phyFrameAddrC8) + bankOffsetC) | grabBaseAddr;
		phyAddrC2 = (CONV_MEM_ROW2BYTE(phyFrameAddrC2) + bankOffsetC) | grabBaseAddr;

		pFrameAddrY8 = (UINT8 *)ioremap(phyAddrY8, framSize);
		pFrameAddrY2 = (UINT8 *)ioremap(phyAddrY2, framSize/4);
		pFrameAddrC8 = (UINT8 *)ioremap(phyAddrC8, framSize*smuxSample);
		pFrameAddrC2 = (UINT8 *)ioremap(phyAddrC2, framSize/4*smuxSample);

#ifdef USE_FRAME_COPY_TO_NFS_FILE
		do {
			sprintf(fileName, "%sVideo_Prew__%dx%d.Y.img",filePath, frameW, frameH);
			DE_PRINT("Writing %s\n", fileName);
			if ( RET_OK != OS_OpenFile( &fw_file, fileName, O_CREAT|O_RDWR|O_LARGEFILE, 0666 ) )
			{
				DE_PRINT("<error> can't open fw_file (%s)\n", fileName);
				if (ret) BREAK_WRONG(ret);
			}
			ret = OS_WriteFile(&fw_file, (char *)pFrameAddrY8, framSize);
			if (ret != framSize) BREAK_WRONG(ret);
			ret = OS_CloseFile( &fw_file );
			if (ret) BREAK_WRONG(ret);
			DE_PRINT("Done %s\n", fileName);

			sprintf(fileName, "%sVideo_Prew__%dx%d.C.img",filePath, frameW, frameH);
			DE_PRINT("Writing %s\n", fileName);
			if ( RET_OK != OS_OpenFile( &fw_file, fileName, O_CREAT|O_RDWR|O_LARGEFILE, 0666 ) )
			{
				DE_PRINT("<error> can't open fw_file (%s)\n", fileName);
				BREAK_WRONG(ret);
			}
			ret = OS_WriteFile(&fw_file, (char *)pFrameAddrC8, framSize*smuxSample);
			if (ret != framSize*smuxSample) BREAK_WRONG(ret);
			ret = OS_CloseFile( &fw_file );
			if (ret) BREAK_WRONG(ret);
			DE_PRINT("Done %s\n", fileName);
		} while (0);
		if (ret) BREAK_WRONG(ret);
#endif
		grabSize = 0;
		offsetY  = 0;
		offsetC  = 0;
		DE_TRACE("X/Y/W/H(%d/%d/%d/%d)\n", grabX,grabY,grabW,grabH);
		DE_TRACE("frameW[%d]frameH[%d]grabStepW[%d]smuxSample[%d]colorDepth[%d]\n", \
				frameW, frameH, grabStepW, smuxSample, colorDepth);
		for (y=0;y<grabH;y++) {
			startY = (grabY + y) * frameW + grabX;
			grabSize = y * grabStepW;
			for (x=0;x<grabW;x++) {
				pFrameColor = &pstParams->color[grabSize+x];
				posY  = offsetY + (startY + x);
				posC  = offsetC + (startY + x) * smuxSample;
				posC &= GET_RMSK(0,1);
				if (GET_BITS(pstParams->bReadOnOff,0,1)) {
					pixelG8 = pFrameAddrY8[posY+0];
					pixelB8 = pFrameAddrC8[posC+0];
					pixelR8 = pFrameAddrC8[posC+1];
					pFrameColor->pixelGrabY  = GET_SVAL(pixelG8, 0,8,2);
					pFrameColor->pixelGrabCb = GET_SVAL(pixelB8, 0,8,2);
					pFrameColor->pixelGrabCr = GET_SVAL(pixelR8, 0,8,2);
				} else {
					pixelG8 = GET_BITS(pFrameColor->pixelGrabY	,2,8);
					pixelB8 = GET_BITS(pFrameColor->pixelGrabCb ,2,8);
					pixelR8 = GET_BITS(pFrameColor->pixelGrabCr ,2,8);
					pFrameAddrY8[posY+0] = pixelG8;
					pFrameAddrC8[posC+0] = pixelB8;
					pFrameAddrC8[posC+1] = pixelR8;
				}
				
				DE_TRACE("startY/posY/posC[%d/%d/%d]\n", startY, posY, posC);

				if (!colorDepth) continue;
				divY = posY/4;
				remY = posY%4;
				divC = posC/4;
				remC = posC%4;

				if (GET_BITS(pstParams->bReadOnOff,0,1)) {
					pixelY2 = pFrameAddrY2[divY];
					pixelC2 = pFrameAddrC2[divC];
					pixelG2 = GET_BITS(pixelY2, (remY+0)*2, 2);
					pixelB2 = GET_BITS(pixelC2, (remC+0)*2, 2);
					pixelR2 = GET_BITS(pixelC2, (remC+1)*2, 2);

					pFrameColor->pixelGrabY  |= GET_SVAL(pixelG2, 0,2,0);
					pFrameColor->pixelGrabCb |= GET_SVAL(pixelB2, 0,2,0);
					pFrameColor->pixelGrabCr |= GET_SVAL(pixelR2, 0,2,0);
				} else {
					pixelG2 = GET_BITS(pFrameColor->pixelGrabY	,0,2);
					pixelB2 = GET_BITS(pFrameColor->pixelGrabCb ,0,2);
					pixelR2 = GET_BITS(pFrameColor->pixelGrabCr ,0,2);

					pixelY2 = pFrameAddrY2[divY];
					pixelC2 = pFrameAddrC2[divC];
					pixelY2 |= GET_SVAL(pixelG2, 0, 2, (remY+0)*2);
					pixelC2 |= GET_SVAL(pixelB2, 0, 2, (remC+0)*2);
					pixelC2 |= GET_SVAL(pixelR2, 0, 2, (remC+1)*2);
					pFrameAddrY2[divY] = pixelY2;
					pFrameAddrC2[divC] = pixelC2;
				}
			}
		}
		pstParams->region.realPixelGrabW = grabW;
		pstParams->region.realPixelGrabH = grabH;
		pstParams->region.colorSpace	 = 0;
	} while (0);

	if(pFrameAddrY8) iounmap(pFrameAddrY8);
	if(pFrameAddrC8) iounmap(pFrameAddrC8);
	if(pFrameAddrY2) iounmap(pFrameAddrY2);
	if(pFrameAddrC2) iounmap(pFrameAddrC2);

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief copy frame buffer of certain block size and position.
 *
 * @param arg [IN] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_SetCviRWFrameBuffer(LX_DE_CVI_RW_VIDEO_FRAME_T *pstParams,\
									LX_DE_CVI_RW_PREW_FRAME_T *prewInfo)
{
	int ret = RET_OK;
	LX_DE_GRAB_COLOR_T *pFrameColor = NULL;
	UINT8  *pFrameAddrY8 = NULL;
	UINT8  *pFrameAddrC8 = NULL;
	UINT8  *pFrameAddrY2 = NULL;
	UINT8  *pFrameAddrC2 = NULL;

	UINT32 grabX;
	UINT32 grabY;
	UINT32 grabW;
	UINT32 grabH;
	UINT32 frameW;
	UINT32 frameH;
	UINT32 offsetY;
	UINT32 offsetC;
	UINT32 startY;
	UINT32 pixelG8;
	UINT32 pixelB8;
	UINT32 pixelR8;
	UINT32 pixelG2;
	UINT32 pixelB2;
	UINT32 pixelR2;
	UINT8  pixelY2;
	UINT8  pixelC2;
	UINT32 x;
	UINT32 y;
	UINT32 posY;
	UINT32 posC;
	UINT32 divY;
	UINT32 remY;
	UINT32 divC;
	UINT32 remC;
	UINT32 framSize;
	UINT32 grabSize;
	UINT32 grabStepW;
	UINT32 smuxSample;
	UINT8 colorDepth;
	UINT32 phyAddrY8;
	UINT32 phyAddrC8;
	UINT32 phyAddrY2;
	UINT32 phyAddrC2;
	UINT32 stride;

	do {
		CHECK_KNULL(pstParams);
		CHECK_KNULL(prewInfo);


		phyAddrY8 = prewInfo->frameAddr.phyFrameAddrY8;
		phyAddrY2 = prewInfo->frameAddr.phyFrameAddrY2;
		phyAddrC8 = prewInfo->frameAddr.phyFrameAddrC8;
		phyAddrC2 = prewInfo->frameAddr.phyFrameAddrC2;
		stride    = prewInfo->frameAddr.stride;
		smuxSample= (UINT32)prewInfo->csample;
		frameW	  = prewInfo->rect.w;
		frameH	  = prewInfo->rect.h;

		grabX     = pstParams->region.pixelGrabX;
		grabY     = pstParams->region.pixelGrabY;
		grabW     = pstParams->region.pixelGrabW;
		grabH     = pstParams->region.pixelGrabH;
		colorDepth= pstParams->region.colorDepth;

		DE_TRACE("## Command info.\n");
		DE_TRACE("readOnOff[%d]\n", pstParams->bReadOnOff);
		DE_TRACE("win[%d] x/y/w/h %d/%d/%d/%d\n",\
				pstParams->region.win_id, \
				pstParams->region.pixelGrabX,\
				pstParams->region.pixelGrabY,\
				pstParams->region.pixelGrabW,\
				pstParams->region.pixelGrabH);
		DE_TRACE("color depth(8/10)[%d],space(yuv/rgb)[%d]\n",\
				pstParams->region.colorDepth,\
				pstParams->region.colorSpace);
		DE_TRACE("## PREW info.\n");
		DE_TRACE("stride %d, color(420/422/444) [%d]\n",\
				prewInfo->frameAddr.stride,\
				prewInfo->csample);
		DE_TRACE("rect w/h [%d/%d]\n", prewInfo->rect.w, prewInfo->rect.h);
		DE_TRACE("frame address Y8/Y2[0x%08x/0x%08x] C8/C2[0x%08x/0x%08x]\n",\
				prewInfo->frameAddr.phyFrameAddrY8,\
				prewInfo->frameAddr.phyFrameAddrY2,\
				prewInfo->frameAddr.phyFrameAddrC8,\
				prewInfo->frameAddr.phyFrameAddrC2);
		
		framSize  = frameW * frameH;
		if(framSize > 1920*1080*2)
		{
			DE_WARN("Invalid cvi frame size !!! W/H(%d/%d)\n",\
				frameW, frameH);
			break;
		}

		pFrameAddrY8 = (UINT8 *)ioremap(phyAddrY8, framSize);
		pFrameAddrY2 = (UINT8 *)ioremap(phyAddrY2, framSize/4);
		pFrameAddrC8 = (UINT8 *)ioremap(phyAddrC8, framSize*smuxSample);
		pFrameAddrC2 = (UINT8 *)ioremap(phyAddrC2, framSize/4*smuxSample);

		offsetY  = 0;
		offsetC  = 0;
		grabStepW = grabW;

		DE_TRACE("X/Y/W/H(%d/%d/%d/%d)\n", grabX,grabY,grabW,grabH);
		DE_TRACE("frameW[%d]frameH[%d]grabStepW[%d]smuxSample[%d]colorDepth[%d]\n", \
				frameW, frameH, grabStepW, smuxSample, colorDepth);

		if(((grabX + grabW) >= frameW) || ((grabY + grabH) >= frameH))
		{
			DE_WARN("Invalid grab position !!! X/Y/W/H(%d/%d/%d/%d)\n",\
				grabX,grabY,grabW,grabH);
			break;
		}

		for(y=0;y<grabH;y++)
		{
//			DE_TRACE("Y[%d]\n", y);
			startY = (grabY + y) * stride + grabX;
			grabSize = y * grabStepW;
			for(x=0;x<grabW;x++)
			{
//				DE_TRACE("X[%d] ", x);
				pFrameColor = &pstParams->color[grabSize+x];
				posY  = offsetY + (startY + x);
				posC  = offsetC + (startY + x) * smuxSample;
				posC &= GET_RMSK(0,1);
				if(pstParams->bReadOnOff) {
					pixelG8 = pFrameAddrY8[posY+0];
					pixelB8 = pFrameAddrC8[posC+0];
					pixelR8 = pFrameAddrC8[posC+1];
//					DE_TRACE("GBR8[%d/%d/%d]\n", pixelG8, pixelB8, pixelR8);
					pFrameColor->pixelGrabY  = GET_SVAL(pixelG8, 0,8,2);
					pFrameColor->pixelGrabCb = GET_SVAL(pixelB8, 0,8,2);
					pFrameColor->pixelGrabCr = GET_SVAL(pixelR8, 0,8,2);
				} else {
					pixelG8 = GET_BITS(pFrameColor->pixelGrabY	,2,8);
					pixelB8 = GET_BITS(pFrameColor->pixelGrabCb ,2,8);
					pixelR8 = GET_BITS(pFrameColor->pixelGrabCr ,2,8);
					pFrameAddrY8[posY+0] = pixelG8;
					pFrameAddrC8[posC+0] = pixelB8;
					pFrameAddrC8[posC+1] = pixelR8;
				}

//				DE_TRACE("startY/posY/posC[%d/%d/%d]\n", startY, posY, posC);

				if (!colorDepth) continue;
				divY = posY/4;
				remY = posY%4;
				divC = posC/4;
				remC = posC%4;
#if 0
				DE_TRACE("divY/remY/divC/remC [%d/%d/%d/%d]\n",\
						divY,remY,divC,remC);
#endif
				if (pstParams->bReadOnOff) {
					pixelY2 = pFrameAddrY2[divY];
					pixelC2 = pFrameAddrC2[divC];
					pixelG2 = GET_BITS(pixelY2, (remY+0)*2, 2);
					pixelB2 = GET_BITS(pixelC2, (remC+0)*2, 2);
					pixelR2 = GET_BITS(pixelC2, (remC+1)*2, 2);
//					DE_TRACE("GBR2[%d/%d/%d]\n", pixelG2, pixelB2, pixelR2);

					pFrameColor->pixelGrabY  |= GET_SVAL(pixelG2, 0,2,0);
					pFrameColor->pixelGrabCb |= GET_SVAL(pixelB2, 0,2,0);
					pFrameColor->pixelGrabCr |= GET_SVAL(pixelR2, 0,2,0);
#if 0
					DE_TRACE("YCbCr[%d/%d/%d]\n", pFrameColor->pixelGrabY,\
							pFrameColor->pixelGrabCb, \
							pFrameColor->pixelGrabCr);
#endif
				} else {
					pixelG2 = GET_BITS(pFrameColor->pixelGrabY	,0,2);
					pixelB2 = GET_BITS(pFrameColor->pixelGrabCb ,0,2);
					pixelR2 = GET_BITS(pFrameColor->pixelGrabCr ,0,2);

					pixelY2 = pFrameAddrY2[divY];
					pixelC2 = pFrameAddrC2[divC];
					pixelY2 |= GET_SVAL(pixelG2, 0, 2, (remY+0)*2);
					pixelC2 |= GET_SVAL(pixelB2, 0, 2, (remC+0)*2);
					pixelC2 |= GET_SVAL(pixelR2, 0, 2, (remC+1)*2);
					pFrameAddrY2[divY] = pixelY2;
					pFrameAddrC2[divC] = pixelC2;
				}
			}
		}
		pstParams->region.realPixelGrabW = grabW;
		pstParams->region.realPixelGrabH = grabH;
		pstParams->region.colorSpace	 = 0;
	} while (0);

	if(pFrameAddrY8) iounmap(pFrameAddrY8);
	if(pFrameAddrC8) iounmap(pFrameAddrC8);
	if(pFrameAddrY2) iounmap(pFrameAddrY2);
	if(pFrameAddrC2) iounmap(pFrameAddrC2);

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief Set Information from which source is comming
 *
 * @param arg [IN] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_SetWinPortSrc(LX_DE_INPUT_CFG_T *pstParams)
{
	int ret = RET_OK;
	LX_DE_MULTI_SRC_T multiSrc = LX_DE_MULTI_IN_MAX;
	LX_DE_SRC_CONFIG  *src_cfg = NULL;
	LX_DE_WIN_ID_T win_id = LX_DE_WIN_MAIN;
	LX_DE_WIN_ID_T other_win_id = LX_DE_WIN_SUB;
	LX_DE_IN_SRC_T in_port = LX_DE_IN_SRC_MVI;
	UINT32 cvi_mux_sel = 0;
	UINT32 exta_sel = 0;
	UINT32 extb_sel = 0;
	UINT32 cvd54_select = 0x0;
	UINT32 scart_mode_enable = 0x0;
	UINT32 i = 0;
	UINT32 srcPort = 0;

	if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
		src_cfg = sMultiSrc_map_M14[1];
	} else {
		src_cfg = sMultiSrc_map_M14[0];
	}

	do {
		CHECK_KNULL(src_cfg);
		CHECK_KNULL(pstParams);

		win_id  = pstParams->win_id;
		in_port = pstParams->inputSrc;
		srcPort = pstParams->inputSrcPort;
		if(in_port == LX_DE_IN_SRC_NONE) break;
		switch (win_id)
		{
			case LX_DE_WIN_MAIN :
				{
					if(in_port == g_WinsrcMap_M14[LX_DE_WIN_MAIN]) return ret;

					if(in_port == LX_DE_IN_SRC_CVBS ||in_port == LX_DE_IN_SRC_ATV || in_port == LX_DE_IN_SRC_SCART)
					{
						switch (g_WinsrcMap_M14[LX_DE_WIN_SUB]) {
							case LX_DE_IN_SRC_VGA :
							case LX_DE_IN_SRC_YPBPR :
								multiSrc = LX_DE_MULTI_IN_CVD_ADC;
								break;
							case LX_DE_IN_SRC_HDMI :
								multiSrc = LX_DE_MULTI_IN_CVD_HDMI;
								break;
							case LX_DE_IN_SRC_ATV :
							case LX_DE_IN_SRC_CVBS :
							case LX_DE_IN_SRC_SCART :
								multiSrc = LX_DE_MULTI_IN_CVD_CVD;
								break;
							case LX_DE_IN_SRC_MVI :
								multiSrc = LX_DE_MULTI_IN_CVD_MVI;
								break;
							case LX_DE_IN_SRC_CPU :
								multiSrc = LX_DE_MULTI_IN_CVD_CPU;
								break;
							default :
								break;
						}
					}

					if(in_port == LX_DE_IN_SRC_YPBPR || in_port == LX_DE_IN_SRC_VGA)
					{
						switch (g_WinsrcMap_M14[LX_DE_WIN_SUB]) {
							case LX_DE_IN_SRC_ATV :
							case LX_DE_IN_SRC_CVBS :
							case LX_DE_IN_SRC_SCART :
								multiSrc = LX_DE_MULTI_IN_ADC_CVD;
								break;
							case LX_DE_IN_SRC_HDMI :
								multiSrc = LX_DE_MULTI_IN_ADC_HDMI;
								break;
							case LX_DE_IN_SRC_VGA :
							case LX_DE_IN_SRC_YPBPR :
								multiSrc = LX_DE_MULTI_IN_ADC_ADC;
								break;
							case LX_DE_IN_SRC_MVI :
								multiSrc = LX_DE_MULTI_IN_ADC_MVI;
								break;
							case LX_DE_IN_SRC_CPU :
								multiSrc = LX_DE_MULTI_IN_ADC_CPU;
								break;
							default :
								break;
						}
					}

					if(in_port == LX_DE_IN_SRC_HDMI)
					{
						switch (g_WinsrcMap_M14[LX_DE_WIN_SUB]) {
							case LX_DE_IN_SRC_ATV :
							case LX_DE_IN_SRC_CVBS :
							case LX_DE_IN_SRC_SCART:
								multiSrc = LX_DE_MULTI_IN_HDMI_CVD;
								break;
							case LX_DE_IN_SRC_VGA :
							case LX_DE_IN_SRC_YPBPR :
								multiSrc = LX_DE_MULTI_IN_HDMI_ADC;
								break;
							case LX_DE_IN_SRC_HDMI :
								multiSrc = LX_DE_MULTI_IN_HDMI_HDMI;
								break;
							case LX_DE_IN_SRC_MVI :
								multiSrc = LX_DE_MULTI_IN_HDMI_MVI;
								break;
							case LX_DE_IN_SRC_CPU :
								multiSrc = LX_DE_MULTI_IN_HDMI_CPU;
								break;
							default :
								break;
						}
					}

					if(in_port == LX_DE_IN_SRC_MVI)
					{
						switch (g_WinsrcMap_M14[LX_DE_WIN_SUB]) {
							case LX_DE_IN_SRC_ATV :
							case LX_DE_IN_SRC_CVBS :
							case LX_DE_IN_SRC_SCART :
								multiSrc = LX_DE_MULTI_IN_MVI_CVD;
								break;
							case LX_DE_IN_SRC_VGA :
							case LX_DE_IN_SRC_YPBPR :
								multiSrc = LX_DE_MULTI_IN_MVI_ADC;
								break;
							case LX_DE_IN_SRC_HDMI :
								multiSrc = LX_DE_MULTI_IN_MVI_HDMI;
								break;
							case LX_DE_IN_SRC_MVI :
								multiSrc = LX_DE_MULTI_IN_MVI_MVI;
								break;
							case LX_DE_IN_SRC_CPU :
								multiSrc = LX_DE_MULTI_IN_MVI_CPU;
								break;
							default :
								break;
						}
					}

					if(in_port == LX_DE_IN_SRC_CPU)
					{
						switch (g_WinsrcMap_M14[LX_DE_WIN_SUB]) {
							case LX_DE_IN_SRC_ATV :
							case LX_DE_IN_SRC_CVBS :
							case LX_DE_IN_SRC_SCART :
								multiSrc = LX_DE_MULTI_IN_CPU_CVD;
								break;
							case LX_DE_IN_SRC_VGA :
							case LX_DE_IN_SRC_YPBPR :
								multiSrc = LX_DE_MULTI_IN_CPU_ADC;
								break;
							case LX_DE_IN_SRC_HDMI :
								multiSrc = LX_DE_MULTI_IN_CPU_HDMI;
								break;
							case LX_DE_IN_SRC_MVI :
								multiSrc = LX_DE_MULTI_IN_CPU_MVI;
								break;
							case LX_DE_IN_SRC_CPU :
								multiSrc = LX_DE_MULTI_IN_CPU_CPU;
								break;
							default :
								break;
						}
					}

					g_WinsrcMap_M14[LX_DE_WIN_MAIN] = in_port;
					g_WinsrcPort_M14[LX_DE_WIN_MAIN] = srcPort;
					other_win_id = LX_DE_WIN_SUB;
				}
				break;
			case LX_DE_WIN_SUB :
				{
					if(in_port == g_WinsrcMap_M14[LX_DE_WIN_SUB]) return ret;

					if(in_port == LX_DE_IN_SRC_CVBS ||in_port == LX_DE_IN_SRC_ATV || in_port == LX_DE_IN_SRC_SCART)
					{
						switch (g_WinsrcMap_M14[LX_DE_WIN_MAIN]) {
							case LX_DE_IN_SRC_VGA :
							case LX_DE_IN_SRC_YPBPR :
								multiSrc = LX_DE_MULTI_IN_ADC_CVD;
								break;
							case LX_DE_IN_SRC_HDMI :
								multiSrc = LX_DE_MULTI_IN_HDMI_CVD;
								break;
							case LX_DE_IN_SRC_MVI :
								multiSrc = LX_DE_MULTI_IN_MVI_CVD;
								break;
							case LX_DE_IN_SRC_ATV:
							case LX_DE_IN_SRC_CVBS :
							case LX_DE_IN_SRC_SCART :
								multiSrc = LX_DE_MULTI_IN_CVD_CVD;
								break;
							case LX_DE_IN_SRC_CPU :
								multiSrc = LX_DE_MULTI_IN_CPU_CVD;
								break;
							default :
								break;
						}
					}

					if(in_port == LX_DE_IN_SRC_YPBPR || in_port == LX_DE_IN_SRC_VGA)
					{
						switch (g_WinsrcMap_M14[LX_DE_WIN_MAIN]) {
							case LX_DE_IN_SRC_ATV :
							case LX_DE_IN_SRC_CVBS :
							case LX_DE_IN_SRC_SCART :
								multiSrc = LX_DE_MULTI_IN_CVD_ADC;
								break;
							case LX_DE_IN_SRC_HDMI :
								multiSrc = LX_DE_MULTI_IN_HDMI_ADC;
								break;
							case LX_DE_IN_SRC_MVI :
								multiSrc = LX_DE_MULTI_IN_MVI_ADC;
								break;
							case LX_DE_IN_SRC_VGA :
							case LX_DE_IN_SRC_YPBPR :
								multiSrc = LX_DE_MULTI_IN_ADC_ADC;
								break;
							case LX_DE_IN_SRC_CPU :
								multiSrc = LX_DE_MULTI_IN_CPU_ADC;
								break;
							default :
								break;
						}
					}

					if(in_port == LX_DE_IN_SRC_HDMI)
					{
						switch (g_WinsrcMap_M14[LX_DE_WIN_MAIN]) {
							case LX_DE_IN_SRC_ATV :
							case LX_DE_IN_SRC_CVBS :
							case LX_DE_IN_SRC_SCART :
								multiSrc = LX_DE_MULTI_IN_CVD_HDMI;
								break;
							case LX_DE_IN_SRC_VGA :
							case LX_DE_IN_SRC_YPBPR :
								multiSrc = LX_DE_MULTI_IN_ADC_HDMI;
								break;
							case LX_DE_IN_SRC_MVI :
								multiSrc = LX_DE_MULTI_IN_MVI_HDMI;
								break;
							case LX_DE_IN_SRC_HDMI :
								multiSrc = LX_DE_MULTI_IN_HDMI_HDMI;
								break;
							case LX_DE_IN_SRC_CPU :
								multiSrc = LX_DE_MULTI_IN_CPU_HDMI;
								break;
							default :
								break;
						}
					}

					if(in_port == LX_DE_IN_SRC_MVI)
					{
						switch (g_WinsrcMap_M14[LX_DE_WIN_MAIN]) {
							case LX_DE_IN_SRC_ATV :
							case LX_DE_IN_SRC_CVBS :
							case LX_DE_IN_SRC_SCART :
								multiSrc = LX_DE_MULTI_IN_CVD_MVI;
								break;
							case LX_DE_IN_SRC_VGA :
							case LX_DE_IN_SRC_YPBPR :
								multiSrc = LX_DE_MULTI_IN_ADC_MVI;
								break;
							case LX_DE_IN_SRC_HDMI :
								multiSrc = LX_DE_MULTI_IN_HDMI_MVI;
								break;
							case LX_DE_IN_SRC_MVI :
								multiSrc = LX_DE_MULTI_IN_MVI_MVI;
								break;
							case LX_DE_IN_SRC_CPU :
								multiSrc = LX_DE_MULTI_IN_CPU_MVI;
							default :
								break;
						}
					}

					if(in_port == LX_DE_IN_SRC_CPU)
					{
						switch (g_WinsrcMap_M14[LX_DE_WIN_MAIN]) {
							case LX_DE_IN_SRC_ATV :
							case LX_DE_IN_SRC_CVBS :
							case LX_DE_IN_SRC_SCART :
								multiSrc = LX_DE_MULTI_IN_CVD_CPU;
								break;
							case LX_DE_IN_SRC_VGA :
							case LX_DE_IN_SRC_YPBPR :
								multiSrc = LX_DE_MULTI_IN_ADC_CPU;
								break;
							case LX_DE_IN_SRC_HDMI :
								multiSrc = LX_DE_MULTI_IN_HDMI_CPU;
								break;
							case LX_DE_IN_SRC_MVI :
								multiSrc = LX_DE_MULTI_IN_MVI_CPU;
								break;
							case LX_DE_IN_SRC_CPU :
								multiSrc = LX_DE_MULTI_IN_CPU_CPU;
							default :
								break;
						}
					}

					g_WinsrcMap_M14[LX_DE_WIN_SUB] = in_port;
					g_WinsrcPort_M14[LX_DE_WIN_SUB] = srcPort;
					other_win_id = LX_DE_WIN_MAIN;
				}
				break;
			default :
				BREAK_WRONG(win_id);
		}
		if (ret) break;

		for (i = LX_DE_MULTI_IN_CVD_ADC; i < LX_DE_MULTI_IN_MAX; i++)
		{
			if (src_cfg[i].src  != multiSrc) continue;
			if (src_cfg[i].used != TRUE)
			{
				DE_WARN("Invalid combination for current chip - main/sub[%d/%d]\n",\
						g_WinsrcMap_M14[LX_DE_WIN_MAIN], g_WinsrcMap_M14[LX_DE_WIN_SUB]);
				return RET_ERROR;
			}

			cvi_mux_sel = src_cfg[i].cvi_mux_sel;
			exta_sel = src_cfg[i].exta_sel;
			extb_sel = src_cfg[i].extb_sel;
		}

		if (multiSrc >= LX_DE_MULTI_IN_MAX)
		{
			ret = RET_ERROR;
			DE_WARN("\nInvalid mapping \n\n");
		}

		DE_PRINT("win_id[%d] in_port[%d] main/sub[%d/%d] \n",
				win_id, in_port, g_WinsrcMap_M14[LX_DE_WIN_MAIN], g_WinsrcMap_M14[LX_DE_WIN_SUB]);
		DE_PRINT(" => NONE(0)/VGA(1)/YPBPR(2)/ATV(3)/CVD(4)/SCART(5)/HDMI(6)/MVI(7)/CPU(8)\n");
		DE_PRINT(" => multiSrc[%d] cvi_mux_sel[0x%02X] exta_sel[%d] extb_sel[%d]\n",
				multiSrc, cvi_mux_sel, exta_sel, extb_sel);

		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
			DE_DEI_M14B_RdFL(ctrl_mux_cv);
			DE_DEI_M14B_Wr01(ctrl_mux_cv, sel_cvia_input, (cvi_mux_sel & 0xF0) >> 4);
			DE_DEI_M14B_Wr01(ctrl_mux_cv, sel_cvib_input, (cvi_mux_sel & 0x0F) >> 0);
			DE_DEI_M14B_WrFL(ctrl_mux_cv);
#ifdef USE_CTOP_CODES_FOR_M14
			CTOP_CTRL_M14B0_RdFL(DEI, ctr00);
			CTOP_CTRL_M14B0_Wr01(DEI, ctr00, exta_sel, exta_sel);
			CTOP_CTRL_M14B0_Wr01(DEI, ctr00, extb_sel, extb_sel);
			CTOP_CTRL_M14B0_WrFL(DEI, ctr00);
#endif
		} else {
			if( pstParams->inputSrc == LX_DE_IN_SRC_SCART || g_WinsrcMap_M14[other_win_id] == LX_DE_IN_SRC_SCART) {	// for SCART RGB inputs
				cvd54_select = 0x1;
				scart_mode_enable = 0x1;
				DE_PRINT("SCART RGB Mode\n");
			}
			else {
				cvd54_select = 0x0;
				scart_mode_enable = 0x0;
				DE_PRINT("Non SCART RGB Mode\n");
			}
			DE_DEE_M14_RdFL(dee_cvi_mux_sel);
			DE_DEE_M14_Wr01(dee_cvi_mux_sel, cvia_input_sel, (cvi_mux_sel & 0xF0) >> 4);
			DE_DEE_M14_Wr01(dee_cvi_mux_sel, cvib_input_sel, (cvi_mux_sel & 0x0F) >> 0);
			DE_DEE_M14_Wr01(dee_cvi_mux_sel, lvds_type_sel, 0); // 0:VESA, 1:JEIDA
			DE_DEE_M14_Wr01(dee_cvi_mux_sel, cvd_input_mux_sel, 0); // 0:ADC output, 1:CVE output
			DE_DEE_M14_Wr01(dee_cvi_mux_sel, cvd_scart_en, scart_mode_enable);
			DE_DEE_M14_WrFL(dee_cvi_mux_sel);
#ifdef USE_CTOP_CODES_FOR_M14
			CTOP_CTRL_M14_RdFL(ctr26);
			CTOP_CTRL_M14_Wr01(ctr26, exta_sel, exta_sel);
			CTOP_CTRL_M14_Wr01(ctr26, extb_sel, extb_sel);
			CTOP_CTRL_M14_Wr01(ctr26, cvd54_sel, cvd54_select);
			CTOP_CTRL_M14_WrFL(ctr26);
#endif
		}
	} while(0);

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief Set information which is comming from CVI port
 *
 * @param arg [IN] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_SetCviSrcType(LX_DE_CVI_SRC_TYPE_T *pstParams)
{
	int ret = RET_OK;
	UINT32 cviSampling = 0;
	UINT32 xsize_divide = 0;
	UINT32 lvds_speed = 0x1;
	//UINT32 exta_sel = 0;
	//UINT32 extb_sel = 0;

	do {
		CHECK_KNULL(pstParams);
		memcpy(&sCviSrcType, pstParams, sizeof(LX_DE_CVI_SRC_TYPE_T));
		if( (pstParams->cvi_input_src == LX_DE_CVI_SRC_ATV) || (pstParams->cvi_input_src == LX_DE_CVI_SRC_CVBS) || (pstParams->cvi_input_src == LX_DE_CVI_SRC_SCART) ) {	// for CVD inputs
			//LVDS IF SEL
			// Set to High Speed Mode (ADC clock is over 72MHz)
#ifdef	USE_CTOP_CODES_FOR_M14
			if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {

			} else {
				CTOP_CTRL_M14A0_RdFL(ctr93);
				CTOP_CTRL_M14A0_Wr01(ctr93, rx0_sel_speed_en, lvds_speed);
				CTOP_CTRL_M14A0_WrFL(ctr93);
			}
#endif
			DE_TRACE("CVD Set LVDS SPEED to [%d]\n", lvds_speed);
		}
		else if (pstParams->cvi_input_src == LX_DE_CVI_SRC_YPBPR) {
			if(pstParams->size_offset.vsize < 650) // for SD Videos (bitrates less than 27MHz)
				lvds_speed = 0x0;
			else
				lvds_speed = 0x1;

#ifdef	USE_CTOP_CODES_FOR_M14
			if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {

			} else {
				CTOP_CTRL_M14A0_RdFL(ctr93);
				CTOP_CTRL_M14A0_Wr01(ctr93, rx0_sel_speed_en, lvds_speed);
				CTOP_CTRL_M14A0_WrFL(ctr93);
			}
#endif
			DE_TRACE("ADC Set LVDS SPEED to [%d]\n", lvds_speed);
		}

		switch (pstParams->sampling) {
			case LX_DE_CVI_NORMAL_SAMPLING :
				cviSampling  = 0;
				xsize_divide = 0;
				break;
			case LX_DE_CVI_DOUBLE_SAMPLING :
				cviSampling  = 1;
				xsize_divide = 1;
				break;
			case LX_DE_CVI_QUAD_SAMPLING :
				cviSampling  = 3;
				xsize_divide = 2;
				break;
			default :
				BREAK_WRONG(pstParams->sampling);
		}
		if (ret) break;

		switch (pstParams->cvi_channel) {
			case LX_DE_CVI_CH_A :
				if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {

				} else {
#ifdef USE_CTOP_CODES_FOR_M14
					CTOP_CTRL_M14_RdFL(ctr26);
					CTOP_CTRL_M14_Wr01(ctr26, msclk_sel, xsize_divide);
					CTOP_CTRL_M14_WrFL(ctr26);
#endif
#ifndef USE_DE_CVI_ACCESS_REGISTER_ON_MCU_PART
					DE_CVA_M14_RdFL(cva_dig_filt_ctrl3);
					DE_CVA_M14_RdFL(cva_misc_ctrl);
					DE_CVA_M14_Wr01(cva_dig_filt_ctrl3, fir_en,		(!cviSampling)?0:1);
					DE_CVA_M14_WfCM(cva_dig_filt_ctrl3, fir_y_en,	  cviSampling, 0x1);
					DE_CVA_M14_Wr01(cva_dig_filt_ctrl3, fir_sampling_rate, cviSampling);
					DE_CVA_M14_Wr01(cva_misc_ctrl, xsize_divide, xsize_divide);
					DE_CVA_M14_WrFL(cva_dig_filt_ctrl3);
					DE_CVA_M14_WrFL(cva_misc_ctrl);
#endif
				}
				break;
			case LX_DE_CVI_CH_B :
				if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {

				} else {
#ifdef USE_CTOP_CODES_FOR_M14
					CTOP_CTRL_M14_RdFL(ctr26);
					CTOP_CTRL_M14_Wr01(ctr26, ssclk_sel, xsize_divide);
					CTOP_CTRL_M14_WrFL(ctr26);
#endif
#ifndef USE_DE_CVI_ACCESS_REGISTER_ON_MCU_PART
					DE_CVB_M14_RdFL(cvb_dig_filt_ctrl3);
					DE_CVB_M14_RdFL(cvb_misc_ctrl);
					DE_CVB_M14_Wr01(cvb_dig_filt_ctrl3, fir_en,		(!cviSampling)?0:1);
					DE_CVB_M14_WfCM(cvb_dig_filt_ctrl3, fir_y_en,	   cviSampling, 0x1);
					DE_CVB_M14_Wr01(cvb_dig_filt_ctrl3, fir_sampling_rate, cviSampling);
					DE_CVB_M14_Wr01(cvb_misc_ctrl, xsize_divide, xsize_divide);
					DE_CVB_M14_WrFL(cvb_dig_filt_ctrl3);
					DE_CVB_M14_WrFL(cvb_misc_ctrl);
#endif
				}
				break;
			default :
				BREAK_WRONG(pstParams->cvi_channel);
		}
		if (ret) break;
	} while (0);
	
	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief set Frame rate of Display
 *
 * @param fr_rate [IN] value of Frame rate of Display
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_Init(LX_DE_PANEL_TYPE_T *pstParams)
{
	DE_REG_M14_InitAddrSwitch();

	g_Display_size_M14 = *pstParams;

	return RET_OK;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief set de VCS parameter.
 *
 * @param arg [OUT] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_SetVcs(LX_DE_VCS_IPC_T *pstParams)
{
	int ret = RET_OK;
	int channel;
	int inx;

	do {
		CHECK_KNULL(pstParams);
		channel = GET_BITS(pstParams->inx, 31,	1);
		inx		= GET_BITS(pstParams->inx,	0, 30);
		if (inx > SIZE_OF_IPC_FOR_CPU ) BREAK_WRONG(inx);
		spVideoIPCofCPU[channel][inx] = pstParams->data;
	} while (0);

	return ret;
}

int DE_REG_M14_GPIO_Init(void)
{
#ifdef	USE_CTOP_CODES_FOR_M14
#ifdef USE_VIDEO_UART2_FOR_MCU
	if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
		CTOP_CTRL_M14B0_RdFL(LEFT, ctr95);
		CTOP_CTRL_M14B0_RdFL(LEFT, ctr96);
		CTOP_CTRL_M14B0_Wr01(LEFT, ctr96, uart0_sel, 2); // UART0 = cpu0
		CTOP_CTRL_M14B0_Wr01(LEFT, ctr96, uart1_sel, 1); // UART1 = de
		CTOP_CTRL_M14B0_Wr01(LEFT, ctr96, uart2_sel, 2); // UART2 = cpu1
		CTOP_CTRL_M14B0_Wr01(LEFT, ctr96, rx_sel_hdpmcu0, 1); // 2:DE from UART1
		CTOP_CTRL_M14B0_Wr01(LEFT, ctr95, jtag1_sel, 3); // jtag1 = de
		CTOP_CTRL_M14B0_WrFL(LEFT, ctr95);
		CTOP_CTRL_M14B0_WrFL(LEFT, ctr96);
	} else {
		CTOP_CTRL_M14_RdFL(ctr58);
		CTOP_CTRL_M14_RdFL(ctr32);
		CTOP_CTRL_M14_Wr01(ctr58, uart0_sel, 2);	   // UART0 -> CPU0
		CTOP_CTRL_M14_Wr01(ctr58, uart1_sel, 1);	   // UART1 -> DE
		CTOP_CTRL_M14_Wr01(ctr58, uart2_sel, 2);	   // UART2 -> CPU1
		CTOP_CTRL_M14_Wr01(ctr58, rx_sel_hdpmcu0, 1);	   // UART1 -> DE
		CTOP_CTRL_M14_Wr01(ctr32, jtag1_sel, 3);	   // JTAG1 -> DE
		CTOP_CTRL_M14_WrFL(ctr32);
		CTOP_CTRL_M14_WrFL(ctr58);
	}
#endif
#endif
	return 0;
}

int DE_REG_M14_HDMI_Init(void)
{
	return 0;
}

int DE_REG_M14_LVDS_Init(void)
{
	/* CLOCK - dco fcw */
	if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {

	} else {
		DE_DEA_M14_FLWr(dea_dco_fcw, 0x0011745D);
	}

	return 0;
}

int DE_REG_M14_MISC_Init(void)
{
	return 0;
}

int DE_REG_M14_OSD_Init(void)
{
	return 0;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief set uart for MCU or CPU
 *
 * @param arg [IN] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_Uart0_Switch(int whichUart)
{
	int ret = RET_OK;

#ifdef	USE_CTOP_CODES_FOR_M14
#ifdef USE_DE_SWITCH_UART
	if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
		CTOP_CTRL_M14B0_RdFL(LEFT, ctr95);
		CTOP_CTRL_M14B0_RdFL(LEFT, ctr96);
		switch (whichUart)
		{
			case 0 :
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr96, uart0_sel, 2); // UART0 = cpu0
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr96, uart1_sel, 1); // UART1 = de
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr96, rx_sel_hdpmcu0, 1); // 2:DE from UART1
				break;
			case 1 :
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr96, uart0_sel, 1); // UART0 = de
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr96, uart1_sel, 2); // UART1 = cpu0
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr96, rx_sel_hdpmcu0, 0); // 0:DE from UART0
				break;
			case 0x80 :
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr95, jtag1_sel, 2); // jtag1 = aud (default)
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr95, jtag0_sel, 3); // jtag0 = de
				DE_PRINT("JTAG-1=aud\n");
				break;
			case 0x81 :
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr95, jtag1_sel, 3); // jtag1 = de
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr95, jtag0_sel, 2); // jtag0 = aud
				DE_PRINT("JTAG-1=de\n");
				break;
			case 0x82 :
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr95, jtag0_sel, 0); // jtag0 = cpu
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr95, jtag1_sel, 3); // jtag1 = de
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr95, jtag_de_sel, 0); // jtag1 = de
				DE_PRINT("JTAG-0=cpu\n");
				break;
			case 0x83 :
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr95, jtag0_sel, 3); // jtag0 = de
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr95, jtag1_sel, 0); // jtag1 = cpu
				CTOP_CTRL_M14B0_Wr01(LEFT, ctr95, jtag_de_sel, 1); // jtag0 = de
				DE_PRINT("JTAG-0=de\n");
				break;
			default :
				BREAK_WRONG(whichUart);
				break;
		}
		CTOP_CTRL_M14B0_WrFL(LEFT, ctr95);
		CTOP_CTRL_M14B0_WrFL(LEFT, ctr96);
	} else {
		CTOP_CTRL_M14_RdFL(ctr58);
		CTOP_CTRL_M14_RdFL(ctr32);
		switch (whichUart)
		{
			case 0 :
				CTOP_CTRL_M14_Wr01(ctr58, uart0_sel, 2); // UART0 = cpu0
				CTOP_CTRL_M14_Wr01(ctr58, uart1_sel, 1); // UART1 = de
				CTOP_CTRL_M14_Wr01(ctr58, rx_sel_hdpmcu0, 1); // 2:DE from UART1
				break;
			case 1 :
				CTOP_CTRL_M14_Wr01(ctr58, uart0_sel, 1); // UART0 = de
				CTOP_CTRL_M14_Wr01(ctr58, uart1_sel, 2); // UART1 = cpu0
				CTOP_CTRL_M14_Wr01(ctr58, rx_sel_hdpmcu0, 0); // 0:DE from UART0
				break;
			case 0x80 :
				CTOP_CTRL_M14_Wr01(ctr32, jtag1_sel, 2); // jtag1 = aud (default)
				break;
			case 0x81 :
				CTOP_CTRL_M14_Wr01(ctr32, jtag1_sel, 3); // jtag1 = de
				break;
			default :
				BREAK_WRONG(whichUart);
				break;
		}
		CTOP_CTRL_M14_WrFL(ctr58);
		CTOP_CTRL_M14_WrFL(ctr32);
	}
#endif
#endif
	return ret;
}

#ifdef USE_DE_FIRMWARE_DWONLOAD_IN_DRIVER
int DE_REG_M14_FW_Download(LX_DE_FW_DWLD_T *pstParams)
{
	int ret = RET_OK;
	char						*lpAddr = NULL;
	LX_DE_CH_MEM_T				*pFwMem = NULL;
	BOOLEAN						run_stall = 0;
#if !defined(USE_DE_FIRMWARE_RUN_IN_PAK_M14)
	BOOLEAN						tx_done = 0;
	UINT32						edma_ctrl;
#endif
	UINT32						fwBaseAddr;
	UINT32 						fwSize;
	UINT32 						*pPreWBase;
	UINT32 						*pTagBase = NULL;
	UINT32                      tag_address;
	LX_DE_IPC_SYSTEM_T          tag_info;
#define SYSTEM_MAGIC_WORD           0xDECAFE

	do {
		CHECK_KNULL(pstParams);
		if (!pstParams->size) break;
		if (!pstParams->pData) break;

#ifdef USE_DE_FIRMWARE_DOWNLOAD_FROM_LBUS
		pFwMem = &gMemCfgDeFW[2];         // firmware on L-BUS 
#else
		pFwMem = (LX_DE_CH_MEM_T *)&gpDeMem->fw[0];
#endif
		CHECK_KNULL(pFwMem);

		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
			tag_address = DE_IPC_FRM_M14B_BASE;
			tag_info.de_grab_base  = ( gpAdrGrap->fw_size == 0 ) ? 0 : \
									 ((gpAdrGrap->fw_base + 0x7FFC ) & 0xFFFF8000);
			tag_info.de_prew_base  = ( gpAdrPreW->fw_size == 0 ) ? 0 : \
									 ( gpAdrPreW->fw_base );
#ifdef USE_SEPERATED_BE_MEM_M14B0
#ifdef INCLUDE_KDRV_BE
			tag_info.be_frame_base = gpBeMem->fw[0].fw_base;
#else
			tag_info.be_frame_base = 0;
#endif
#else
			tag_info.be_frame_base = 0;
#endif
#ifdef USE_DE_FIRMWARE_DOWNLOAD_FROM_LBUS
			tag_info.de_shared_base = gpDeMem->fw[0].fw_base; 
#else
			tag_info.de_shared_base = gMemCfgDeFW[2].fw_base + \
						  VIDEO_M14_FIRMWARE_MEM_SIZE_WEB_OS;
#endif
			DE_IPC_M14B_RdFL(set_ctrl0);
			DE_IPC_M14B_Rd01(set_ctrl0, run_stall, run_stall);
			
			if (!run_stall) break;
#ifdef	USE_CTOP_CODES_FOR_M14

#endif
			DE_IPC_M14B_Wr01(set_ctrl0, run_stall, 1);
			DE_IPC_M14B_Wr01(set_ctrl0, mcu_sw_reset, 1);
			DE_IPC_M14B_WrFL(set_ctrl0);
			
			// check-this !!!   DE_IPC_M14B_FLWr(atlas_port_sel, 0xBA98);
		} else {
			tag_address = DE_IPC_FRM_M14_BASE;
			tag_info.de_grab_base  = (gpAdrGrap->fw_base + 0x7FFC) & 0xFFFF8000; // for Row align (32KB)
			tag_info.de_prew_base  = gpAdrPreW->fw_base;
			tag_info.be_frame_base = 0;
			tag_info.de_shared_base = gpDeMem->fw[0].fw_base + \
						  VIDEO_M14_FIRMWARE_MEM_SIZE_WEB_OS;

			DE_IPC_M14_RdFL(set_ctrl0);
			DE_IPC_M14_Rd01(set_ctrl0, run_stall, run_stall);
			// do not check run_stall status for re-download
			//if (!run_stall) break;
#ifdef	USE_CTOP_CODES_FOR_M14
			CTOP_CTRL_M14_RdFL(ctr25);
			CTOP_CTRL_M14_Wr01(ctr25, swrst_dee_de_dp, 1);
			CTOP_CTRL_M14_WrFL(ctr25);
			CTOP_CTRL_M14_Wr01(ctr25, swrst_dee_de_dp, 0);
			CTOP_CTRL_M14_WrFL(ctr25);
#endif
			DE_IPC_M14_Wr01(set_ctrl0, run_stall, 1);
			DE_IPC_M14_Wr01(set_ctrl0, sw_reset, 0);
			DE_IPC_M14_WrFL(set_ctrl0);

			DE_IPC_M14_FLWr(atlas_port_sel, 0x1345);
		}

#ifdef USE_VIDEO_FOR_FPGA
		tag_info.system_info   = (SYSTEM_MAGIC_WORD << 8) | 2/*1:ASIC,2:FPGA*/;
#else
		tag_info.system_info   = (SYSTEM_MAGIC_WORD << 8) | 1/*1:ASIC,2:FPGA*/;
#endif
		tag_info.firmware_base = pFwMem->fw_base;
		tag_info.de_frame_base = gpDeMem->frame_base;

		// tagging prew & grab buffer
		pPreWBase = (UINT32 *)ioremap((gpDeMem->frame_base-DE_DDR_FIRMWARE_TAG_COUNT*sizeof(UINT32)), DE_DDR_FIRMWARE_TAG_COUNT*sizeof(UINT32));
		if(pPreWBase)
		{
			pPreWBase[0] = tag_info.de_grab_base;
			pPreWBase[1] = tag_info.de_prew_base;
			DE_NOTI("Tag to FW (Grab & Prew base) -  0:0x%08X , 1:0x%08X (at 0x%08x)\n", \
					pPreWBase[0], pPreWBase[1], \
					(gpDeMem->frame_base-DE_DDR_FIRMWARE_TAG_COUNT*sizeof(UINT32)));
			iounmap((void*)pPreWBase);
		}

		// tagging magic , fw base and frame base
		pTagBase = (UINT32*)ioremap(tag_address, DTVSOC_IPC_FROM_CPU_SIZE);
		if(pTagBase)
		{
			pTagBase[0] = tag_info.system_info;
			pTagBase[1] = tag_info.firmware_base;
			pTagBase[2] = tag_info.de_frame_base;
			pTagBase[3] = tag_info.de_grab_base;
			pTagBase[4] = tag_info.de_prew_base;
			pTagBase[5] = tag_info.be_frame_base;
			pTagBase[6] = tag_info.de_shared_base;

			DE_NOTI("Tag to FW (fw & frame base) -  0:0x%08X , 1:0x%08X , 2:0x%08X (at 0x%08x)\n", \
					pTagBase[0], pTagBase[1], pTagBase[2], tag_address);
			DE_NOTI("         grab/prew/be_frame -  3:0x%08x , 4:0x%08x , 5:0x%08x \n",\
					pTagBase[3], pTagBase[4], pTagBase[5]);
			DE_NOTI("         shared mem         -  6:0x%08x \n", pTagBase[6]);
		}

		fwBaseAddr = pFwMem->fw_base;
		fwSize     = pFwMem->fw_size;
		if (fwSize < pstParams->size) fwSize = pstParams->size;
		fwSize  = GET_RDUP(fwSize, 4);
#if defined(USE_VIDEO_MCU_RUN_IN_DDR0) && (USE_VIDEO_MCU_RUN_IN_DDR0 > USE_VIDEO_MCU_ROM_BASE_ADDR)
		lpAddr	= (char *)ioremap((USE_VIDEO_MCU_RUN_IN_DDR0+USE_VIDEO_MCU_ROM_FW_OFFSET), pstParams->size);
#else
		lpAddr	= (char *)ioremap((fwBaseAddr+USE_VIDEO_MCU_ROM_FW_OFFSET), pstParams->size);
#endif
		CHECK_KNULL(lpAddr);
		memset(lpAddr, 0, pstParams->size);
		memcpy(lpAddr, pstParams->pData, pstParams->size);
		dmac_map_area((void*)lpAddr, pstParams->size, DMA_TO_DEVICE);
		outer_clean_range(\
				fwBaseAddr+USE_VIDEO_MCU_ROM_FW_OFFSET,\
				fwBaseAddr+USE_VIDEO_MCU_ROM_FW_OFFSET + pstParams->size );
		if (lpAddr) iounmap((void*)lpAddr);
		switch (pstParams->inx) {
#if !defined(USE_DE_FIRMWARE_RUN_IN_PAK_M14)
			case 2 :
			case 1 :
				if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
				// NULL
				} else {
					if (1 == pstParams->inx)
					{
#ifdef USE_DE_FIRMWARE_LOAD_DRM_IRM_EACH
						DE_IPC_M14_FLWr(tx_dst_addr, 0x40000000);
#else
						break;
#endif
					} else
					{
						DE_IPC_M14_FLWr(tx_dst_addr, 0x3ffe0000);
					}
					DE_IPC_M14_FLWr(tx_src_addr, fwBaseAddr);
					DE_IPC_M14_FLWr(tx_length,	 (pstParams->size + sizeof(UINT32) -1)/sizeof(UINT32));
					DE_IPC_M14_FLWr(edma_ctrl,	 0x3);
					while (1) {
						DE_IPC_M14_FLRd(edma_ctrl, edma_ctrl);
						DE_IPC_M14_FLRf(edma_ctrl, tx_done, tx_done);
						msleep(1); // wait ddr to mcu-iram transition
						if (tx_done) break;
						msleep(1);
					}
				}
#if   defined(USE_DE_FIRMWARE_RUN_IN_ROM_M14)
				DE_NOTI("Loading DE_FW_ROM_%s\n", (1==pstParams->inx)?"IRM":"DRM");
				break;
#elif defined(USE_DE_FIRMWARE_RUN_IN_DDR_M14)
				DE_NOTI("Loading DE_FW_DDR_%s\n", (1==pstParams->inx)?"IRM":"DRM");
				break;
#elif defined(USE_DE_FIRMWARE_LOAD_DRM_IRM_EACH)
				DE_NOTI("Loading DE_FW_RAM_%s\n", (1==pstParams->inx)?"IRM":"DRM");
				if (1==pstParams->inx) break;
#else
				DE_NOTI("Loading DE_FW_DIRAM\n");
#endif
#endif
#if defined(USE_DE_FIRMWARE_RUN_IN_ROM_M14) || defined(USE_DE_FIRMWARE_RUN_IN_DDR_M14) || defined(USE_DE_FIRMWARE_RUN_IN_PAK_M14)
			case 3 :
#endif
				if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
					UINT32 tag_clear_count = 0;
#if     defined(USE_DE_FIRMWARE_RUN_IN_PAK_M14)
					DE_NOTI("Loading DE_FW_PAK_ADR5\n");
					if (fwBaseAddr < USE_VIDEO_MCU_ROM_BASE_ADDR) BREAK_WRONG(fwBaseAddr);
					DE_IPC_M14B_FLWr(srom_boot_offset1, fwBaseAddr);
					DE_IPC_M14B_FLWr(srom_boot_offset2, fwBaseAddr);
					DE_IPC_M14B_Wr01(set_ctrl0, start_vector_sel, 0);
					DE_IPC_M14B_Wr01(set_ctrl0, mcu_sw_reset, 0);
#elif   defined(USE_DE_FIRMWARE_RUN_IN_ROM_M14)
					DE_NOTI("Loading DE_FW_ROM_ADR5\n");
#if defined(USE_VIDEO_MCU_RUN_IN_DDR0) && (USE_VIDEO_MCU_RUN_IN_DDR0 > USE_VIDEO_MCU_ROM_BASE_ADDR)
					DE_NOTI("FW_BASE_ADDR is %x\n", USE_VIDEO_MCU_RUN_IN_DDR0);
					DE_IPC_M14B_FLWr(srom_boot_offset1, USE_VIDEO_MCU_RUN_IN_DDR0);
#else
					if (fwBaseAddr < USE_VIDEO_MCU_ROM_BASE_ADDR) BREAK_WRONG(fwBaseAddr);
					DE_IPC_M14B_FLWr(srom_boot_offset1, fwBaseAddr);
#endif
#elif defined(USE_DE_FIRMWARE_RUN_IN_DDR_M14)
					DE_IPC_M14B_FLWr(atlas_port_sel, 0xBA98);
					DE_NOTI("Loading DE_FW_DDR_ADR6\n");
#endif
					msleep(1); // wait ddr to ddr transition
					DE_IPC_M14B_Wr01(set_ctrl0, run_stall, 0);
					DE_IPC_M14B_WrFL(set_ctrl0);

					CHECK_KNULL(pTagBase);
					do {
						// check clearing the ipc register 
						if(pTagBase[0] == 0) break;
						msleep(1);
						tag_clear_count++;
					}while(tag_clear_count < 20);
					//DE_NOTI("Running mcu [tag_clear_count=%d]\n",tag_clear_count);
				} else {
#if     defined(USE_DE_FIRMWARE_RUN_IN_PAK_M14)
					DE_NOTI("Loading DE_FW_PAK_ADR5\n");
					if (fwBaseAddr < USE_VIDEO_MCU_ROM_BASE_ADDR) BREAK_WRONG(fwBaseAddr);
					DE_IPC_M14_FLWr(srom_boot_offset, (fwBaseAddr - USE_VIDEO_MCU_ROM_BASE_ADDR));
					DE_IPC_M14_Wr01(set_ctrl0, start_vector_sel, 0);
					DE_IPC_M14_Wr01(set_ctrl0, sw_reset, 1);
#elif   defined(USE_DE_FIRMWARE_RUN_IN_ROM_M14)
					DE_NOTI("Loading DE_FW_ROM_ADR5\n");
#if defined(USE_VIDEO_MCU_RUN_IN_DDR0) && (USE_VIDEO_MCU_RUN_IN_DDR0 > USE_VIDEO_MCU_ROM_BASE_ADDR)
					DE_NOTI("FW_BASE_ADDR is %x\n", USE_VIDEO_MCU_RUN_IN_DDR0);
					DE_IPC_M14_FLWr(srom_boot_offset, (USE_VIDEO_MCU_RUN_IN_DDR0 - USE_VIDEO_MCU_ROM_BASE_ADDR));
#else
					if (fwBaseAddr < USE_VIDEO_MCU_ROM_BASE_ADDR) BREAK_WRONG(fwBaseAddr);
					DE_IPC_M14_FLWr(srom_boot_offset, (fwBaseAddr - USE_VIDEO_MCU_ROM_BASE_ADDR));
#endif
#elif defined(USE_DE_FIRMWARE_RUN_IN_DDR_M14)
					DE_IPC_M14_FLWr(atlas_port_sel, 0x1434);
					DE_NOTI("Loading DE_FW_DDR_ADR6\n");
#endif
					msleep(1); // wait ddr to ddr transition
					DE_IPC_M14_Wr01(set_ctrl0, run_stall, 0);
					DE_IPC_M14_WrFL(set_ctrl0);
				}
			default :
				break;
		}
	} while (0);

	if(pTagBase) iounmap((void*)pTagBase);
	
	return ret;
}
#endif

int DE_REG_M14_FW_Verify(LX_DE_FW_DWLD_T *pstParams)
{
	int ret = RET_OK;
	char						*lpAddr = NULL;
	LX_DE_CH_MEM_T				*pFwMem = NULL;
	BOOLEAN						run_stall = 0;
	UINT32						fwBaseAddr;
	UINT32 						fwSize;
	UINT32                      i;
	UINT32                      mismatch_count = 0;

	do {
		CHECK_KNULL(pstParams);
		if (!pstParams->size) break;
		if (!pstParams->pData) break;

		DE_PRINT("Verify start\n");
		
		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
			DE_IPC_M14B_RdFL(set_ctrl0);
			DE_IPC_M14B_Rd01(set_ctrl0, run_stall, run_stall);
			DE_IPC_M14B_Wr01(set_ctrl0, run_stall, 1);
			DE_IPC_M14B_WrFL(set_ctrl0);
		} else {
			DE_IPC_M14_RdFL(set_ctrl0);
			DE_IPC_M14_Rd01(set_ctrl0, run_stall, run_stall);
			DE_IPC_M14_Wr01(set_ctrl0, run_stall, 1);
			DE_IPC_M14_WrFL(set_ctrl0);
		}

#ifdef USE_DE_FIRMWARE_DOWNLOAD_FROM_LBUS
		pFwMem = &gMemCfgDeFW[2];         // firmware on L-BUS 
#else
		pFwMem = (LX_DE_CH_MEM_T *)&gpDeMem->fw[0];
#endif
		CHECK_KNULL(pFwMem);

		fwBaseAddr = pFwMem->fw_base;
		fwSize     = pFwMem->fw_size;
		if (fwSize < pstParams->size) fwSize = pstParams->size;
		fwSize  = GET_RDUP(fwSize, 4);
#if defined(USE_VIDEO_MCU_RUN_IN_DDR0) && (USE_VIDEO_MCU_RUN_IN_DDR0 > USE_VIDEO_MCU_ROM_BASE_ADDR)
		lpAddr	= (char *)ioremap((USE_VIDEO_MCU_RUN_IN_DDR0+USE_VIDEO_MCU_ROM_FW_OFFSET), pstParams->size);
#else
		lpAddr	= (char *)ioremap((fwBaseAddr+USE_VIDEO_MCU_ROM_FW_OFFSET), pstParams->size);
#endif
		CHECK_KNULL(lpAddr);
		for(i=0;i<pstParams->size;i++)
		{
			if(lpAddr[i] != pstParams->pData[i])
			{
				mismatch_count++;
				if(mismatch_count <= 4)
				{
					DE_ERROR("[%d]  : origin 0x%02x , read 0x%02x\n", i, pstParams->pData[i], lpAddr[i]);
				}
			}
		}		
		
		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
			DE_IPC_M14B_RdFL(set_ctrl0);
			DE_IPC_M14B_Rd01(set_ctrl0, run_stall, run_stall);
			DE_IPC_M14B_Wr01(set_ctrl0, run_stall, 0);
			DE_IPC_M14B_WrFL(set_ctrl0);
		} else {
			DE_IPC_M14_RdFL(set_ctrl0);
			DE_IPC_M14_Rd01(set_ctrl0, run_stall, run_stall);
			DE_IPC_M14_Wr01(set_ctrl0, run_stall, 0);
			DE_IPC_M14_WrFL(set_ctrl0);
		}

		if(mismatch_count) ret = RET_ERROR;

		DE_PRINT("Verify done.  base[0x%08x] size[%d] mismatch count [%d]\n",\
				fwBaseAddr, fwSize, mismatch_count);
	} while(0);

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief send color space conversion matrix and offset for each external source information.
 *
 * @param [IN] structure pointer to carry infomation about cvi FIR filter
 *
 * @return RET_OK(0)
 */
int DE_REG_M14_SetCviFir(LX_DE_CVI_FIR_T *pstParams)
{
	int ret = RET_OK;
	DE_PARAM_TYPE_T tableId;
	UINT32 firTable[ARRAY_SIZE(pstParams->fir_coef)+ARRAY_SIZE(pstParams->fir_coef_CbCr)];
	UINT32 inx = 0;
	int i;

	do {
		CHECK_KNULL(pstParams);
		switch (pstParams->cvi_channel) {
			case LX_DE_CVI_CH_A :
				tableId = DE_CVM_FIR_COEF;
				break;
			case LX_DE_CVI_CH_B :
				tableId = DE_CVS_FIR_COEF;
				break;
			default :
				BREAK_WRONG(pstParams->cvi_channel);
		}
		if (ret) break;
		for (i=0;i<ARRAY_SIZE(pstParams->fir_coef);i++) firTable[inx++] = pstParams->fir_coef[i];
		for (i=0;i<ARRAY_SIZE(pstParams->fir_coef_CbCr);i++) firTable[inx++] = pstParams->fir_coef_CbCr[i];

#ifdef USE_PARM_CODES_FOR_M14
		ret = DE_PRM_M14_LoadTable(tableId, DE_PARAM_WRITE, pstParams->isEnable, firTable, inx);
#endif
	} while (0);

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief set captured video test pattern generator to mono-tone color.
 *
 * @param [IN] structure pointer to carry infomation about captured test pattern generator parameter.
 *
 * @return RET_OK(0)
 */
int DE_REG_M14_SetCviTpg(LX_DE_CVI_TPG_T *pstParams)
{
	int ret = RET_OK;
	unsigned char ptn_type;

	do {
		CHECK_KNULL(pstParams);
		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {

		} else {
			//(TRUE==pstParams->isPtnOn)?(ptn_type = 0x1):(ptn_type= 0x0); // one color pattern or bypass
			ptn_type = (TRUE==pstParams->isPtnOn)?0x1:0x0; // one color pattern or bypass

			switch (pstParams->cvi_channel) {
				case LX_DE_CVI_CH_A :
					DE_CVA_M14_RdFL(cva_misc_ctrl);
					DE_CVA_M14_Wr01(cva_misc_ctrl, pattern_type,   ptn_type);
					DE_CVA_M14_WfCM(cva_misc_ctrl, pattern_csc,    (TRUE==pstParams->isGBR),   0x1);
					DE_CVA_M14_WfCM(cva_misc_ctrl, write_inhibit,  (TRUE==pstParams->isFrzOn), 0x1);
					DE_CVA_M14_Wr01(cva_misc_ctrl, pattern_detail, pstParams->ptnColor);
					DE_CVA_M14_WrFL(cva_misc_ctrl);
					break;
				case LX_DE_CVI_CH_B :
					DE_CVB_M14_RdFL(cvb_misc_ctrl);
					DE_CVB_M14_Wr01(cvb_misc_ctrl, pattern_type,   ptn_type);
					DE_CVB_M14_WfCM(cvb_misc_ctrl, pattern_csc,    (TRUE==pstParams->isGBR),   0x1);
					DE_CVB_M14_WfCM(cvb_misc_ctrl, write_inhibit,  (TRUE==pstParams->isFrzOn), 0x1);
					DE_CVB_M14_Wr01(cvb_misc_ctrl, pattern_detail, pstParams->ptnColor);
					DE_CVB_M14_WrFL(cvb_misc_ctrl);
					break;
				default :
					BREAK_WRONG(pstParams->cvi_channel);
			}
		}
		if (ret) break;
	} while (0);

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief set captured video color sampling mode(sub sampling or 3 tap filtering).
 *
 * @param [IN] structure pointer to carry infomation about captured color sampling parameter.
 *
 * @return RET_OK(0)
 */
int DE_REG_M14_SetCviCsampleMode(LX_DE_CSAMPLE_MODE_T *pstParams)
{
	int ret = RET_OK;

	do {
		CHECK_KNULL(pstParams);

		switch (pstParams->cvi_channel) {
			case LX_DE_CVI_CH_A :
				if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {

				} else {
					DE_CVA_M14_WfCM(cva_dig_filt_ctrl3, fir_c_en, (TRUE==pstParams->is3tap), 0x1);
				}
				break;
			case LX_DE_CVI_CH_B :
				if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {

				} else {
					DE_CVB_M14_WfCM(cvb_dig_filt_ctrl3, fir_c_en, (TRUE==pstParams->is3tap), 0x1);
				}
				break;
			default :
				BREAK_WRONG(pstParams->cvi_channel);
		}
		if (ret) break;
	} while (0);

	return ret;
}

int DE_REG_M14_ResetDE(BOOLEAN bReset)
{
	int ret = RET_OK;

#ifdef USE_DE_DOES_RESET_IN_SUSPEND_RESUME
	bReset = (bReset)?TRUE:FALSE;
#if 0//def	USE_CTOP_CODES_FOR_M14
	if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
		CTOP_CTRL_M14_FLWr(ctr05_swrs_of_de, bReset?GET_PMSK(0,32):0);
		CTOP_CTRL_M14_RdFL(ctr06_swrst);
		CTOP_CTRL_M14_WfCM(ctr06_swrst, swrst_de_vd   ,bReset, 1);
		CTOP_CTRL_M14_WfCM(ctr06_swrst, swrst_de_apb  ,bReset, 1);
		CTOP_CTRL_M14_WfCM(ctr06_swrst, swrst_cvda    ,bReset, 1);
		CTOP_CTRL_M14_WrFL(ctr06_swrst);
	}
#endif
#endif
	return ret;
}

BOOLEAN DE_REG_M14_IPCisAlive(void)
{
	BOOLEAN isFwDownloaded = FALSE;
	if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
		DE_IPC_M14B_FLRf(int_intr_enable, ipc_interrupt_enable_mcu, isFwDownloaded);
	} else {
		DE_IPC_M14_FLRf(int_intr_enable, ipc_interrupt_enable_mcu, isFwDownloaded);
	}
#ifdef USE_IPC_CONTROL_INTERRUPT_A_BIT
	return isFwDownloaded;
#else
	return GET_BITS(isFwDownloaded, VIDEO_IPC_INTERRUPT_ARM_BIT, 1);
#endif
}

int DE_REG_M14_SetUdMode(BOOLEAN *pstParams)
{
	int ret = RET_ERROR;
	DE_WARN("Not support.\n");
	return ret;
}

int DE_REG_M14_SetVTM(LX_DE_VTM_FRAME_INFO_T *pstParams)
{
	int ret = RET_OK;

	do {
		CHECK_KNULL(pstParams);
#ifdef USE_DE_FIRMWARE_DOWNLOAD_FROM_LBUS
		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
			pstParams->address = gpDeMem->fw[0].fw_base;
		} else {
			pstParams->address = gpDeMem->fw[0].fw_base + \
						  VIDEO_M14_FIRMWARE_MEM_SIZE_WEB_OS;
		}
#else
		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
			pstParams->address = gMemCfgDeFW[2].fw_base;
		} else {
			pstParams->address = gpDeMem->fw[0].fw_base + \
						  VIDEO_M14_FIRMWARE_MEM_SIZE_WEB_OS;
		}
#endif
		DE_TRACE("VTM shared mem - address 0x%08x , size %d\n", \
				pstParams->address,	VIDEO_M14_FIRMWARE_MEM_SIZE_WEB_OS);
	} while (0);

	return ret;
}

int DE_REG_M14_GetVTM(LX_DE_VTM_FRAME_INFO_T *pstParams)
{
	int ret = RET_OK;

	do {
		CHECK_KNULL(pstParams);
/*
		if(pstParams->win_id  ==  0)
			ret = VIDEO_WEL_WaitVsync();
		else if(pstParams->win_id  ==  1)
			ret = VIDEO_WER_WaitVsync();
		else
			ret = RET_INVALID_PARAMS;
*/		
	} while (0);

	return ret;
}

int DE_REG_M14_SelectMultiWinSrc(LX_DE_MULTI_WIN_SRC_T *pstParams)
{
	int ret = RET_OK;

	do {
		CHECK_KNULL(pstParams);
		sDeMultiWinSrc = *pstParams;
	} while (0);

	return ret;
}

/**
 * control vsync interrupt from de hardware
 */
int DE_REG_M14_InitInterrupt(UINT32 mcu_id, BOOLEAN intr_en)
{
	switch(mcu_id)
	{
		case 0:
			if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
#ifdef USE_B0_INTERRUPT
				DE_DEI_M14B_RdFL(msrc3_sync_mux_ctrl);
				DE_DEI_M14B_Wr01(msrc3_sync_mux_ctrl, mvi_cvi_select, 1); /*0:cvi,1:mvi*/
				DE_DEI_M14B_Wr01(msrc3_sync_mux_ctrl, mvi_select, 1);     /*0:mvi,1:cpu*/
				DE_DEI_M14B_WrFL(msrc3_sync_mux_ctrl);

				DE_DEI_M14B_RdFL(mem3_sync_period);
				DE_DEI_M14B_Wr01(mem3_sync_period, mem_sync_period, 0x192D50);/* 0x64B540(30Hz) -> 0x192D50(120Hz) */
				DE_DEI_M14B_WrFL(mem3_sync_period);
				
				
				DE_DEI_M14B_RdFL(intr_mux);
				DE_DEI_M14B_RdFL(intr_mask);
				DE_DEI_M14B_Wr01(intr_mux, mux_src_pulse3, 1);             /* to cpu */
				DE_DEI_M14B_Wr01(intr_mask, mask_src_pulse3, intr_en?0:1); /* 0:unmask */
				DE_DEI_M14B_WrFL(intr_mux);
				DE_DEI_M14B_WrFL(intr_mask);
#endif
			} else {
				DE_DEB_M14_RdFL(deb_intr_mask);
				DE_DEB_M14_Wr01(deb_intr_mask, mask_disp_for_cpu, intr_en?0:1);
				DE_DEB_M14_WrFL(deb_intr_mask);
			}
			break;
		case 1:
			if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {

			} else {
				DE_IPC1_M14_RdFL(top_arm_intr_en);
				DE_IPC1_M14_RdFL(top_rc_intr_en);
				DE_IPC1_M14_RdFL(top_de_intr_en);

				DE_IPC1_M14_Wr01(top_arm_intr_en, arm_swi_int_en, MCU1_SWI_IPC | MCU1_SWI_ACK);
				DE_IPC1_M14_Wr(top_rc_intr_en,  0);
				DE_IPC1_M14_Wr(top_de_intr_en,  0);

				DE_IPC1_M14_WrFL(top_arm_intr_en);
				DE_IPC1_M14_WrFL(top_rc_intr_en);
				DE_IPC1_M14_WrFL(top_de_intr_en);
			}
			break;
		default:
			break;
	}
	return RET_OK;
}

/**
 * get irq number
 */
int DE_REG_M14_GetIrqNum(UINT32 mcu_id, UINT32 *ipc_irq_num, UINT32 *sync_irq_num)
{
	switch(mcu_id)
	{
		case 0:
			if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
				*ipc_irq_num  = M14_B0_IRQ_DE_IDS_M0;
				*sync_irq_num = M14_B0_IRQ_DE_IDS;
			} else {
				*ipc_irq_num  = M14_IRQ_IPC_BCPU;
				*sync_irq_num = M14_IRQ_DE_BCPU;
			}
			break;
		case 1:
			if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
				*ipc_irq_num  = M14_B0_IRQ_DE_IDS_M1;
				*sync_irq_num = 0; // not used
			} else {
				*ipc_irq_num  = M14_IRQ_BVE0;
				*sync_irq_num = M14_IRQ_BVE1;
			}
			break;
		default:
			return RET_ERROR;
			break;
	}

	return RET_OK;
}

/**
 * set debug data
 */
int DE_REG_M14_SetDebug(LX_DE_SET_DBG_T *pstParams)
{
	int ret = RET_OK;

#ifndef USE_DE_CVI_DELAY_ON_MCU_PART
	UINT32 line_width = 0;
	UINT32 syncPosition = 0;
#endif

	do {
		CHECK_KNULL(pstParams);
		switch (pstParams->type) {
			case LX_DE_DBG_PIXEL_SHIFT :
#ifndef USE_DE_CVI_DELAY_ON_MCU_PART
				{
					if (pstParams->win_id == 0)
					{
						if (pstParams->bParam == 1)
						{
							DE_CVA_M14_RdFL(cva_top_ctrl);
							DE_CVA_M14_Wr01(cva_top_ctrl, yc_delay_mode_r, 1);
							DE_CVA_M14_Wr01(cva_top_ctrl, yc_delay_mode_g, 3);
							DE_CVA_M14_Wr01(cva_top_ctrl, yc_delay_mode_b, 3);
							DE_CVA_M14_WrFL(cva_top_ctrl);
						}
						else
						{
							DE_CVA_M14_RdFL(cva_top_ctrl);
							DE_CVA_M14_Wr01(cva_top_ctrl, yc_delay_mode_r, 0);
							DE_CVA_M14_Wr01(cva_top_ctrl, yc_delay_mode_g, 0);
							DE_CVA_M14_Wr01(cva_top_ctrl, yc_delay_mode_b, 0);
							DE_CVA_M14_WrFL(cva_top_ctrl);
						}
					}
					else
					{
						if (pstParams->bParam == 1)
						{
							DE_CVB_M14_RdFL(cvb_top_ctrl);
							DE_CVB_M14_Wr01(cvb_top_ctrl, yc_delay_mode_r, 0x1);
							DE_CVB_M14_Wr01(cvb_top_ctrl, yc_delay_mode_g, 0x3);
							DE_CVB_M14_Wr01(cvb_top_ctrl, yc_delay_mode_b, 0x3);
							DE_CVB_M14_WrFL(cvb_top_ctrl);
						}
						else
						{
							DE_CVB_M14_RdFL(cvb_top_ctrl);
							DE_CVB_M14_Wr01(cvb_top_ctrl, yc_delay_mode_r, 0x0);
							DE_CVB_M14_Wr01(cvb_top_ctrl, yc_delay_mode_g, 0x0);
							DE_CVB_M14_Wr01(cvb_top_ctrl, yc_delay_mode_b, 0x0);
							DE_CVB_M14_WrFL(cvb_top_ctrl);
						}
					}
				}
#endif
				break;

			case LX_DE_DBG_SYNC_POSITION :
#ifndef USE_DE_CVI_DELAY_ON_MCU_PART
				if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
				} else {
					if (pstParams->win_id == 0)
					{
						if (pstParams->bParam == 1)
						{
							DE_CVA_M14_RdFL(cva_size_detect_read);
							DE_CVA_M14_Rd01(cva_size_detect_read, line_width_read, line_width);
							syncPosition = pstParams->u32Param - pstParams->u32ParamOne;		// vTotal - vActive
							syncPosition = ( syncPosition * line_width) >> 3;
						}
						else
						{
							syncPosition = 0;
						}

						DE_DEA_M14_RdFL(dea_msrc_sync_dly);
						DE_DEA_M14_Wr01(dea_msrc_sync_dly, dea_msrc_sync_dly, syncPosition);
						DE_DEA_M14_WrFL(dea_msrc_sync_dly);
					}
					else
					{
						if (pstParams->bParam == 1)
						{
							DE_CVB_M14_RdFL(cvb_size_detect_read);
							DE_CVB_M14_Rd01(cvb_size_detect_read, line_width_read, line_width);
							syncPosition = pstParams->u32Param - pstParams->u32ParamOne;		// vTotal - vActive
							syncPosition = ( syncPosition * line_width) >> 3;
						}
						else
						{
							syncPosition = 0;
						}

						DE_DEC_M14_RdFL(dec_msrc_sync_dly);
						DE_DEC_M14_Wr01(dec_msrc_sync_dly, dec_msrc_sync_dly, syncPosition);
						DE_DEC_M14_WrFL(dec_msrc_sync_dly);
					}
				}
#endif
				break;

			case LX_DE_DBG_SCALER_TPG :
				if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
				} else {
					if (pstParams->win_id == 0)
					{
						DE_OVL_M14_RdFL(ovl_ov_ctrl4);
						DE_OVL_M14_Wr01(ovl_ov_ctrl4, w0_dark_en, (pstParams->bParam == 1)? 1:0);
						DE_OVL_M14_WrFL(ovl_ov_ctrl4);
					}
					else
					{
						// PIP
						DE_OVL_M14_RdFL(ovl_ov_ctrl4);
						DE_OVL_M14_Wr01(ovl_ov_ctrl4, w1_dark_en, (pstParams->bParam == 1)? 1:0);
						DE_OVL_M14_WrFL(ovl_ov_ctrl4);

						// UD & 3D
						DE_OVR_M14_RdFL(ovr_ov_ctrl4);
						DE_OVR_M14_Wr01(ovr_ov_ctrl4, w0_dark_en, (pstParams->bParam == 1)? 1:0);
						DE_OVR_M14_WrFL(ovr_ov_ctrl4);
					}
				}
				break;
			case LX_DE_DBG_VTM_TEST :
				if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
				} else {
					if(pstParams->bParam)
						DE_REG_M14_WD(DE_OVR_REG_M14_BASE + 0x14, 0x021C03C0); // OVR win size = 960x540
					else
						DE_REG_M14_WD(DE_OVR_REG_M14_BASE + 0x14, 0x0);
				}
				break;
			case LX_DE_DBG_CVI_RESET :			// ON MCU Part
			default :
				break;
		}
	} while (0);
	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief Set Information from which source is comming
 *
 * @param arg [IN] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_SetInterfaceConfig(LX_DE_IF_CONFIG_T *pstParams)
{
	int ret = RET_OK;

	do {
		CHECK_KNULL(pstParams);

		switch (pstParams->config_type) {
			case LX_DE_CONFIG_TYPE_ALL :
				g_Display_type_M14 = pstParams->display_type;
				g_Display_mirror_M14 = pstParams->display_mirror;
				g_Frc_type_M14 = pstParams->frc_type;
				g_Trid_type_M14 = pstParams->trid_type;
				break;
			case LX_DE_CONFIG_TYPE_DISPLAY_DEVICE :
				g_Display_type_M14 = pstParams->display_type;
				break;
			case LX_DE_CONFIG_TYPE_DISPLAY_MIRROR:
				g_Display_mirror_M14 = pstParams->display_mirror;
				break;
			case LX_DE_CONFIG_TYPE_FRC :
				g_Frc_type_M14 = pstParams->frc_type;
				break;
			case LX_DE_CONFIG_TYPE_3D :
				g_Trid_type_M14 = pstParams->trid_type;
				break;
			case LX_DE_CONFIG_TYPE_MAX :
			default :
				BREAK_WRONG(pstParams->config_type);
		}
	} while (0);

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief Set Information from which source is comming
 *
 * @param arg [IN] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_GetSystemStatus(LX_DE_SYS_STATUS_T *pstParams)
{
	int ret = RET_OK;

	do {
		CHECK_KNULL(pstParams);

		switch (pstParams->status_type) {
			case LX_DE_SYS_STATUS_ALL :
				pstParams->display_type = g_Display_type_M14;
				pstParams->display_mirror = g_Display_mirror_M14;
				pstParams->frc_type = g_Frc_type_M14;
				pstParams->trid_type = g_Trid_type_M14;
				pstParams->fc_mem = 0;
				pstParams->display_size = g_Display_size_M14;				
				break;
			case LX_DE_SYS_STATUS_DISPALY_DEVICE :
				pstParams->display_type = g_Display_type_M14;
				break;
			case LX_DE_SYS_STATUS_DISPALY_MIRROR:
				pstParams->display_mirror = g_Display_mirror_M14;
				break;				
			case LX_DE_SYS_STATUS_FRC :
				pstParams->frc_type = g_Frc_type_M14;
				break;
			case LX_DE_SYS_STATUS_3D :
				pstParams->trid_type = g_Trid_type_M14;
				break;
			case LX_DE_SYS_STATUS_FC_MEM:
				pstParams->fc_mem = 0;
				break;
			case LX_DE_SYS_STATUS_DISPALY_SIZE:
				pstParams->display_size = g_Display_size_M14;
				break;
			case LX_DE_SYS_STATUS_MAX :
			default :
				BREAK_WRONG(pstParams->status_type);
		}

	} while (0);

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief Set Information from which source is comming
 *
 * @param arg [IN] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_GetSourceStatus(LX_DE_SRC_STATUS_T *pstParams)
{
	int ret = RET_OK;

	do {
		CHECK_KNULL(pstParams);

		switch (pstParams->status_type) {
			case LX_DE_SRC_STATUS_ALL :
				pstParams->inSrc[LX_DE_WIN_MAIN] = g_WinsrcMap_M14[LX_DE_WIN_MAIN];
				pstParams->inSrcPort[LX_DE_WIN_MAIN] = g_WinsrcPort_M14[LX_DE_WIN_MAIN];
				pstParams->inSrc[LX_DE_WIN_SUB]	 = g_WinsrcMap_M14[LX_DE_WIN_SUB];
				pstParams->inSrcPort[LX_DE_WIN_SUB] = g_WinsrcPort_M14[LX_DE_WIN_SUB];

				pstParams->operType= g_SrcOperType_M14;
				pstParams->operCtrlFlag = g_SrcOperCtrlFlag_M14;
					
				pstParams->subOperType =  g_SrcSubOperType_M14;
				pstParams->subOperCtrlFlag = g_SrcSubOperCtrlFlag_M14;
				break;
			case LX_DE_SRC_STATUS_INPUT_SRC :
				pstParams->inSrc[LX_DE_WIN_MAIN] = g_WinsrcMap_M14[LX_DE_WIN_MAIN];
				pstParams->inSrcPort[LX_DE_WIN_MAIN] = g_WinsrcPort_M14[LX_DE_WIN_MAIN];
				pstParams->inSrc[LX_DE_WIN_SUB] = g_WinsrcMap_M14[LX_DE_WIN_SUB];
				pstParams->inSrcPort[LX_DE_WIN_SUB] = g_WinsrcPort_M14[LX_DE_WIN_SUB];
				break;
			case LX_DE_SRC_STATUS_OPER :
				pstParams->operType  = g_SrcOperType_M14;
				pstParams->operCtrlFlag = g_SrcOperCtrlFlag_M14;
				break;

			case LX_DE_SRC_STATUS_SUB_OPER :
				pstParams->subOperType =  g_SrcSubOperType_M14;
				pstParams->subOperCtrlFlag = g_SrcSubOperCtrlFlag_M14;
				break;

			case LX_DE_SRC_STATUS_MAX :
			default :
				BREAK_WRONG(pstParams->status_type);
		}
	} while (0);

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief Set Information from which source is comming
 *
 * @param arg [IN] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_SetOperation(LX_DE_OPERATION_CTRL_T *pstParams)
{
	int ret = RET_OK;
	LX_DE_OPER_CONFIG_T	type = LX_DE_OPER_ONE_WIN;
	UINT16 flag = 0;

	do {
		CHECK_KNULL(pstParams);

		switch (pstParams->operation) {
			case LX_DE_OPER_ONE_WIN :
				type = LX_DE_OPER_ONE_WIN;
				break;

			case LX_DE_OPER_TWO_WIN :
				if(pstParams->multiCtrl != FALSE)		type = LX_DE_OPER_TWO_WIN;
				flag = pstParams->multiCtrl;
				break;
			case LX_DE_OPER_3D :
				if(pstParams->ctrl3D.run_mode != LX_DE_3D_RUNMODE_OFF && pstParams->ctrl3D.run_mode != LX_DE_3D_RUNMODE_MAX)
				{
					type = LX_DE_OPER_3D;
					flag = pstParams->ctrl3D.in_img_fmt;
				}
				break;

			case LX_DE_OPER_UD :
				if(pstParams->udCtrl != LX_DE_UD_OFF && pstParams->udCtrl != LX_DE_UD_MAX)
				{
					type = LX_DE_OPER_UD;
					flag = pstParams->udCtrl;
				}
				break;

			case LX_DE_OPER_VENC :
#if 0
				if(pstParams->vencCtrl.bOnOff != FALSE) {
					type = LX_DE_OPER_VENC;
					enable = TRUE;
				}
				break;
#endif
			case LX_DE_OPER_MAX :
			default :
				BREAK_WRONG(pstParams->operation);
		}

		if (ret == RET_OK)
		{
			g_SrcOperType_M14 = type;
			g_SrcOperCtrlFlag_M14 = flag;
		}
	} while (0);

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief Set Information from which source is comming
 *
 * @param arg [IN] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_SetSubOperation(LX_DE_SUB_OPERATION_CTRL_T *pstParams)
{
	int ret = RET_OK;
	UINT16 flag = 0;
	LX_DE_SUB_OPER_CONFIG_T	type = LX_DE_SUB_OPER_OFF;
	
	do {
		CHECK_KNULL(pstParams);

		switch (pstParams->operation) {
			case LX_DE_SUB_OPER_OFF :
				type = LX_DE_SUB_OPER_OFF;
				break;
			case LX_DE_SUB_OPER_CAPTURE:
				if (pstParams->capture_enable != 0)
					type = LX_DE_SUB_OPER_CAPTURE;	
				flag = pstParams->capture_enable;
				break;
			case LX_DE_SUB_OPER_VENC:
				if (pstParams->vencCtrl.bOnOff != 0)
					type = LX_DE_SUB_OPER_VENC;
				flag = pstParams->vencCtrl.bOnOff;
				break;
			case LX_DE_SUB_OPER_SCART_OUT:
				if (pstParams->capture_enable != 0)
					type = LX_DE_SUB_OPER_SCART_OUT;
				flag = pstParams->capture_enable;
				break;
			case LX_DE_SUB_OPER_MAX :
			default :
				BREAK_WRONG(pstParams->operation);
		}
	} while (0);

	if (ret == RET_OK)
	{
		g_SrcSubOperType_M14 = type;
		g_SrcSubOperCtrlFlag_M14 = flag;
	}

	return ret;
}

/**
 * @callgraph
 * @callergraph
 *
 * @brief get fir coefficient for cvi
 *
 * @param arg [IN] address of buffer to be carried
 *
 * @return RET_OK(0) if success, none zero for otherwise
 */
int DE_REG_M14_GetFIR(LX_DE_CVI_SRC_TYPE_T *pstParams, LX_DE_CVI_FIR_T *fir)
{
	int ret = RET_OK;
	int i = 0;
	UINT16 coef_FIR_Y_Normal[] = {256, 0, 0, 0, 0, 0, 0, 0};
	UINT16 coef_FIR_Y_Double[] = {256, 0, 0, 0, 0, 0, 0, 0};
	UINT16 coef_FIR_Y_Quad[]   = {64, 56, 34, 12, 0, -6, 0, 0};	// 55 >> 56 --> sum 254 >> 256
	UINT16 coef_FIR_M14_CVD_CbCr_Normal[] = {160, 49, -1, 0, 0, 0};// CVI FIR Filter for 1 pixel & 422
	UINT16 coef_FIR_CbCr_Normal[] = {128, 74, 0, -11, 0, 1};// CVI FIR Filter for 1 pixel & 422
	UINT16 coef_FIR_CbCr_Double[] = {160, 0, 49, 0, -1, 0};	// 55 >> 56 --> sum 254 >> 256
	UINT16 coef_FIR_CbCr_Quad[] = {64, 56, 34, 12, 0, -6};

	// 20131021. new set released
	UINT16 coef_FIR_Y_Normal_B0[] = {256, 0, 0, 0, 0, 0, 0, 0}; 
	UINT16 coef_FIR_Y_Double_B0[] = {256, 0, 0, 0, 0, 0, 0, 0};
	UINT16 coef_FIR_Y_Quad_B0[]   = {62, 54, 32, 11, 0, 0, 0, 0};
	UINT16 coef_FIR_M14_CVD_CbCr_Normal_B0[] ={156, 50, 0, 0, 0, 0};
	UINT16 coef_FIR_CbCr_Normal_B0[] = {126, 65, 0, 0, 0, 0}; 
	UINT16 coef_FIR_CbCr_Double_B0[] = {160, 0 ,48, 0, 0, 0};
//	UINT16 coef_FIR_CbCr_Quad_B0[]   = {64, 54, 32, 10, 0, 0};
	UINT16 coef_FIR_CbCr_HDMI_444[] ={256, 0, 0, 0, 0, 0};
	
	do {
		CHECK_KNULL(pstParams);

		fir->cvi_channel = pstParams->cvi_channel;

		if ( lx_chip_rev() >= LX_CHIP_REV(M14,B0) ) {
			switch (pstParams->sampling) {
				case LX_DE_CVI_NORMAL_SAMPLING:
					fir->isEnable = TRUE;
					for (i=0; i<NUM_OF_CVI_FIR_COEF; i++) {
						fir->fir_coef[i] = coef_FIR_Y_Normal_B0[i];

						if (i<(NUM_OF_CVI_FIR_COEF-2)) {
							if (pstParams->cvi_input_src == LX_DE_CVI_SRC_ATV || pstParams->cvi_input_src == LX_DE_CVI_SRC_CVBS)
								fir->fir_coef_CbCr[i] = coef_FIR_M14_CVD_CbCr_Normal_B0[i];
							else if (pstParams->cvi_input_src == LX_DE_CVI_SRC_HDMI && pstParams->sc_c_sample == LX_DE_SCALER_444)
								fir->fir_coef_CbCr[i] = coef_FIR_CbCr_HDMI_444[i];
							else
								fir->fir_coef_CbCr[i] = coef_FIR_CbCr_Normal_B0[i];
						}
					} break;
					
				case LX_DE_CVI_DOUBLE_SAMPLING:
					fir->isEnable = TRUE;
					for (i=0; i<NUM_OF_CVI_FIR_COEF; i++) {
						fir->fir_coef[i] = coef_FIR_Y_Double_B0[i];
						if (i<(NUM_OF_CVI_FIR_COEF-2)) {
							if (pstParams->cvi_input_src == LX_DE_CVI_SRC_HDMI && pstParams->sc_c_sample == LX_DE_SCALER_444)
								fir->fir_coef_CbCr[i] = coef_FIR_CbCr_HDMI_444[i];
							else
								fir->fir_coef_CbCr[i] = coef_FIR_CbCr_Double_B0[i];
						}
					} break;

				case LX_DE_CVI_QUAD_SAMPLING:
					fir->isEnable = TRUE;
					for (i=0; i<NUM_OF_CVI_FIR_COEF; i++) {
						fir->fir_coef[i] = coef_FIR_Y_Quad_B0[i];
						if (i<(NUM_OF_CVI_FIR_COEF-2)) {
							if (pstParams->cvi_input_src == LX_DE_CVI_SRC_HDMI && pstParams->sc_c_sample == LX_DE_SCALER_444)
								fir->fir_coef_CbCr[i] = coef_FIR_CbCr_HDMI_444[i];
							else
								fir->fir_coef_CbCr[i] = coef_FIR_CbCr_Double_B0[i];
						}
					} break;

				default:
					BREAK_WRONG(pstParams->sampling);
			}
		}else {
			switch (pstParams->sampling) {
				case LX_DE_CVI_NORMAL_SAMPLING:
					fir->isEnable = TRUE;
					for (i=0; i<NUM_OF_CVI_FIR_COEF; i++) {
						fir->fir_coef[i] = coef_FIR_Y_Normal[i];

						if (i<(NUM_OF_CVI_FIR_COEF-2)) {
							if (pstParams->cvi_input_src == LX_DE_CVI_SRC_ATV || pstParams->cvi_input_src == LX_DE_CVI_SRC_CVBS)
								fir->fir_coef_CbCr[i] = coef_FIR_M14_CVD_CbCr_Normal[i];
							else
								fir->fir_coef_CbCr[i] = coef_FIR_CbCr_Normal[i];
						}
					}
					break;
					
				case LX_DE_CVI_DOUBLE_SAMPLING:
					fir->isEnable = TRUE;
					for (i=0; i<NUM_OF_CVI_FIR_COEF; i++) {
						fir->fir_coef[i] = coef_FIR_Y_Double[i];
						if (i<(NUM_OF_CVI_FIR_COEF-2))
							fir->fir_coef_CbCr[i] = coef_FIR_CbCr_Double[i];
					}
					break;

				case LX_DE_CVI_QUAD_SAMPLING:
					fir->isEnable = TRUE;
					for (i=0; i<NUM_OF_CVI_FIR_COEF; i++) {
						fir->fir_coef[i] = coef_FIR_Y_Quad[i];
						if (i<(NUM_OF_CVI_FIR_COEF-2))
							fir->fir_coef_CbCr[i] = coef_FIR_CbCr_Quad[i];
					}
					break;

				default:
					BREAK_WRONG(pstParams->sampling);
			}
		}
	} while (0);

	return ret;
}

#ifndef KDRV_GLOBAL_LINK
#ifdef USE_PQL_REG_DEFINED_IN_DE
EXPORT_SYMBOL(gDE_P0L_M14);
EXPORT_SYMBOL(gDE_P1L_M14);
EXPORT_SYMBOL(gDE_P0R_M14);
//EXPORT_SYMBOL(gDE_P1R_M14);
#endif
#endif
#endif
/**  @} */
