ncverilog testbench.v alu.v +define+ALL +access+rw 
