{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719449739701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719449739701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 04:25:39 2024 " "Processing started: Thu Jun 27 04:25:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719449739701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719449739701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off parking_management_system -c parking_management_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off parking_management_system -c parking_management_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719449739701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1719449740007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parking_management_system.v 1 1 " "Found 1 design units, including 1 entities, in source file parking_management_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 parking_management_system " "Found entity 1: parking_management_system" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719449740042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719449740042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "parking_management_system " "Elaborating entity \"parking_management_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719449740066 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(32) " "Verilog HDL assignment warning at parking_management_system.v(32): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740073 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(33) " "Verilog HDL assignment warning at parking_management_system.v(33): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740073 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(34) " "Verilog HDL assignment warning at parking_management_system.v(34): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740073 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(55) " "Verilog HDL assignment warning at parking_management_system.v(55): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740075 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(63) " "Verilog HDL assignment warning at parking_management_system.v(63): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740075 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(69) " "Verilog HDL assignment warning at parking_management_system.v(69): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740075 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(70) " "Verilog HDL assignment warning at parking_management_system.v(70): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740075 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(86) " "Verilog HDL assignment warning at parking_management_system.v(86): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740075 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(87) " "Verilog HDL assignment warning at parking_management_system.v(87): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740076 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(93) " "Verilog HDL assignment warning at parking_management_system.v(93): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740076 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(94) " "Verilog HDL assignment warning at parking_management_system.v(94): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740076 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(110) " "Verilog HDL assignment warning at parking_management_system.v(110): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740076 "|parking_management_system"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 parking_management_system.v(111) " "Verilog HDL assignment warning at parking_management_system.v(111): truncated value with size 32 to match size of target (10)" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1719449740076 "|parking_management_system"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 12 -1 0 } } { "parking_management_system.v" "" { Text "E:/SUT/4th semster/Digital System Disign/Project/parking_management_system.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1719449740718 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1719449740718 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1719449740870 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1719449741022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719449741287 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719449741287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719449741686 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719449741686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719449741686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719449741686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719449741727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 27 04:25:41 2024 " "Processing ended: Thu Jun 27 04:25:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719449741727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719449741727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719449741727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719449741727 ""}
