// Copyright 2017 NVIDIA Corporation
// 
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
// 
// 1. Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
// 
// 2. Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation and
// or other materials provided with the distribution.
// 
// 3. Neither the name of the copyright holder nor the names of its contributors
// may be used to endorse or promote products derived from this software without
// specific prior written permission.
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
// IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
// INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
// BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF
// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
// OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
// OF THE POSSIBILITY OF SUCH DAMAGE.

#ifndef ___ARNVDLA_H_INC_
#define ___ARNVDLA_H_INC_

// Register NVDLA_GLB_S_NVDLA_HW_VERSION_0
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0                  _MK_ADDR_CONST(0x0)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_SECURE                   0x0
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_DUAL                     0x0
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_SCR                      0
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_WORD_COUNT                       0x1
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_RESET_VAL                        _MK_MASK_CONST(0x303031)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MAJOR_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MAJOR_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_GLB_S_NVDLA_HW_VERSION_0_MAJOR_SHIFT)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MAJOR_RANGE                      7:0
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MAJOR_WOFFSET                    0x0
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MAJOR_DEFAULT                    _MK_MASK_CONST(0x31)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MAJOR_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MAJOR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MAJOR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MAJOR_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MAJOR_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MINOR_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MINOR_FIELD                      _MK_FIELD_CONST(0xffff, NVDLA_GLB_S_NVDLA_HW_VERSION_0_MINOR_SHIFT)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MINOR_RANGE                      23:8
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MINOR_WOFFSET                    0x0
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MINOR_DEFAULT                    _MK_MASK_CONST(0x3030)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MINOR_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MINOR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MINOR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MINOR_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_NVDLA_HW_VERSION_0_MINOR_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_GLB_S_INTR_MASK_0
#define NVDLA_GLB_S_INTR_MASK_0                 _MK_ADDR_CONST(0x4)
#define NVDLA_GLB_S_INTR_MASK_0_SECURE                  0x0
#define NVDLA_GLB_S_INTR_MASK_0_DUAL                    0x0
#define NVDLA_GLB_S_INTR_MASK_0_SCR                     0
#define NVDLA_GLB_S_INTR_MASK_0_WORD_COUNT                      0x1
#define NVDLA_GLB_S_INTR_MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_RESET_MASK                      _MK_MASK_CONST(0x3f03ff)
#define NVDLA_GLB_S_INTR_MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_READ_MASK                       _MK_MASK_CONST(0x3f03ff)
#define NVDLA_GLB_S_INTR_MASK_0_WRITE_MASK                      _MK_MASK_CONST(0x3f03ff)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK0_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK0_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK0_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK0_RANGE                    0:0
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK0_WOFFSET                  0x0
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK0_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK1_SHIFT                    _MK_SHIFT_CONST(1)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK1_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK1_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK1_RANGE                    1:1
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK1_WOFFSET                  0x0
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK1_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_SDP_DONE_MASK1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK0_SHIFT                    _MK_SHIFT_CONST(2)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK0_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK0_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK0_RANGE                    2:2
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK0_WOFFSET                  0x0
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK0_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK1_SHIFT                    _MK_SHIFT_CONST(3)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK1_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK1_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK1_RANGE                    3:3
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK1_WOFFSET                  0x0
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK1_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDP_DONE_MASK1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK0_SHIFT                    _MK_SHIFT_CONST(4)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK0_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK0_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK0_RANGE                    4:4
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK0_WOFFSET                  0x0
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK0_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK1_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK1_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK1_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK1_RANGE                    5:5
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK1_WOFFSET                  0x0
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK1_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_PDP_DONE_MASK1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK0_SHIFT                   _MK_SHIFT_CONST(6)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK0_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK0_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK0_RANGE                   6:6
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK0_WOFFSET                 0x0
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK0_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK0_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK0_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK1_SHIFT                   _MK_SHIFT_CONST(7)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK1_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK1_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK1_RANGE                   7:7
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK1_WOFFSET                 0x0
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK1_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK1_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_BDMA_DONE_MASK1_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK0_SHIFT                  _MK_SHIFT_CONST(8)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK0_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK0_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK0_RANGE                  8:8
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK0_WOFFSET                        0x0
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK0_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK0_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK0_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK1_SHIFT                  _MK_SHIFT_CONST(9)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK1_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK1_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK1_RANGE                  9:9
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK1_WOFFSET                        0x0
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK1_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK1_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_RUBIK_DONE_MASK1_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK0_SHIFT                       _MK_SHIFT_CONST(16)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK0_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK0_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK0_RANGE                       16:16
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK0_WOFFSET                     0x0
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK0_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK0_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK0_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK1_SHIFT                       _MK_SHIFT_CONST(17)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK1_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK1_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK1_RANGE                       17:17
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK1_WOFFSET                     0x0
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK1_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK1_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_DAT_DONE_MASK1_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK0_SHIFT                        _MK_SHIFT_CONST(18)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK0_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK0_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK0_RANGE                        18:18
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK0_WOFFSET                      0x0
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK1_SHIFT                        _MK_SHIFT_CONST(19)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK1_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK1_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK1_RANGE                        19:19
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK1_WOFFSET                      0x0
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK1_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CDMA_WT_DONE_MASK1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK0_SHIFT                   _MK_SHIFT_CONST(20)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK0_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK0_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK0_RANGE                   20:20
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK0_WOFFSET                 0x0
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK0_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK0_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK0_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK1_SHIFT                   _MK_SHIFT_CONST(21)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK1_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK1_SHIFT)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK1_RANGE                   21:21
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK1_WOFFSET                 0x0
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK1_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK1_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_MASK_0_CACC_DONE_MASK1_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_GLB_S_INTR_SET_0
#define NVDLA_GLB_S_INTR_SET_0                  _MK_ADDR_CONST(0x8)
#define NVDLA_GLB_S_INTR_SET_0_SECURE                   0x0
#define NVDLA_GLB_S_INTR_SET_0_DUAL                     0x0
#define NVDLA_GLB_S_INTR_SET_0_SCR                      0
#define NVDLA_GLB_S_INTR_SET_0_WORD_COUNT                       0x1
#define NVDLA_GLB_S_INTR_SET_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_RESET_MASK                       _MK_MASK_CONST(0x3f03ff)
#define NVDLA_GLB_S_INTR_SET_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_WRITE_MASK                       _MK_MASK_CONST(0x3f03ff)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET0_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET0_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET0_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET0_RANGE                      0:0
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET0_WOFFSET                    0x0
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET1_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET1_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET1_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET1_RANGE                      1:1
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET1_WOFFSET                    0x0
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_SDP_DONE_SET1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET0_SHIFT                      _MK_SHIFT_CONST(2)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET0_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET0_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET0_RANGE                      2:2
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET0_WOFFSET                    0x0
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET1_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET1_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET1_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET1_RANGE                      3:3
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET1_WOFFSET                    0x0
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDP_DONE_SET1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET0_SHIFT                      _MK_SHIFT_CONST(4)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET0_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET0_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET0_RANGE                      4:4
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET0_WOFFSET                    0x0
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET1_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET1_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET1_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET1_RANGE                      5:5
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET1_WOFFSET                    0x0
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_PDP_DONE_SET1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET0_SHIFT                     _MK_SHIFT_CONST(6)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET0_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET0_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET0_RANGE                     6:6
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET0_WOFFSET                   0x0
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET0_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET0_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET1_SHIFT                     _MK_SHIFT_CONST(7)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET1_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET1_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET1_RANGE                     7:7
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET1_WOFFSET                   0x0
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET1_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET1_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_BDMA_DONE_SET1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET0_SHIFT                    _MK_SHIFT_CONST(8)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET0_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET0_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET0_RANGE                    8:8
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET0_WOFFSET                  0x0
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET0_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET1_SHIFT                    _MK_SHIFT_CONST(9)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET1_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET1_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET1_RANGE                    9:9
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET1_WOFFSET                  0x0
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET1_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_RUBIK_DONE_SET1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET0_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET0_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET0_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET0_RANGE                 16:16
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET0_WOFFSET                       0x0
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET0_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET0_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET0_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET1_SHIFT                 _MK_SHIFT_CONST(17)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET1_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET1_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET1_RANGE                 17:17
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET1_WOFFSET                       0x0
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET1_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET1_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_DAT_DONE_SET1_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET0_SHIFT                  _MK_SHIFT_CONST(18)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET0_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET0_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET0_RANGE                  18:18
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET0_WOFFSET                        0x0
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET0_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET0_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET0_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET1_SHIFT                  _MK_SHIFT_CONST(19)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET1_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET1_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET1_RANGE                  19:19
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET1_WOFFSET                        0x0
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET1_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET1_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CDMA_WT_DONE_SET1_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET0_SHIFT                     _MK_SHIFT_CONST(20)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET0_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET0_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET0_RANGE                     20:20
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET0_WOFFSET                   0x0
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET0_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET0_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET1_SHIFT                     _MK_SHIFT_CONST(21)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET1_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET1_SHIFT)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET1_RANGE                     21:21
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET1_WOFFSET                   0x0
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET1_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET1_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_SET_0_CACC_DONE_SET1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_GLB_S_INTR_STATUS_0
#define NVDLA_GLB_S_INTR_STATUS_0                       _MK_ADDR_CONST(0xc)
#define NVDLA_GLB_S_INTR_STATUS_0_SECURE                        0x0
#define NVDLA_GLB_S_INTR_STATUS_0_DUAL                  0x0
#define NVDLA_GLB_S_INTR_STATUS_0_SCR                   0
#define NVDLA_GLB_S_INTR_STATUS_0_WORD_COUNT                    0x1
#define NVDLA_GLB_S_INTR_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x3f03ff)
#define NVDLA_GLB_S_INTR_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3f03ff)
#define NVDLA_GLB_S_INTR_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x3f03ff)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS0_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS0_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS0_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS0_RANGE                        0:0
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS0_WOFFSET                      0x0
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS1_SHIFT                        _MK_SHIFT_CONST(1)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS1_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS1_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS1_RANGE                        1:1
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS1_WOFFSET                      0x0
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS1_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_SDP_DONE_STATUS1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS0_SHIFT                        _MK_SHIFT_CONST(2)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS0_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS0_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS0_RANGE                        2:2
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS0_WOFFSET                      0x0
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS1_SHIFT                        _MK_SHIFT_CONST(3)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS1_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS1_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS1_RANGE                        3:3
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS1_WOFFSET                      0x0
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS1_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDP_DONE_STATUS1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS0_SHIFT                        _MK_SHIFT_CONST(4)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS0_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS0_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS0_RANGE                        4:4
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS0_WOFFSET                      0x0
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS1_SHIFT                        _MK_SHIFT_CONST(5)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS1_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS1_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS1_RANGE                        5:5
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS1_WOFFSET                      0x0
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS1_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_PDP_DONE_STATUS1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS0_SHIFT                       _MK_SHIFT_CONST(6)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS0_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS0_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS0_RANGE                       6:6
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS0_WOFFSET                     0x0
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS0_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS0_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS0_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS1_SHIFT                       _MK_SHIFT_CONST(7)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS1_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS1_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS1_RANGE                       7:7
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS1_WOFFSET                     0x0
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS1_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS1_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_BDMA_DONE_STATUS1_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS0_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS0_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS0_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS0_RANGE                      8:8
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS0_WOFFSET                    0x0
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS1_SHIFT                      _MK_SHIFT_CONST(9)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS1_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS1_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS1_RANGE                      9:9
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS1_WOFFSET                    0x0
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_RUBIK_DONE_STATUS1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS0_SHIFT                   _MK_SHIFT_CONST(16)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS0_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS0_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS0_RANGE                   16:16
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS0_WOFFSET                 0x0
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS0_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS0_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS0_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS0_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS1_SHIFT                   _MK_SHIFT_CONST(17)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS1_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS1_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS1_RANGE                   17:17
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS1_WOFFSET                 0x0
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS1_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS1_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_DAT_DONE_STATUS1_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS0_SHIFT                    _MK_SHIFT_CONST(18)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS0_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS0_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS0_RANGE                    18:18
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS0_WOFFSET                  0x0
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS0_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS1_SHIFT                    _MK_SHIFT_CONST(19)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS1_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS1_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS1_RANGE                    19:19
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS1_WOFFSET                  0x0
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS1_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CDMA_WT_DONE_STATUS1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS0_SHIFT                       _MK_SHIFT_CONST(20)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS0_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS0_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS0_RANGE                       20:20
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS0_WOFFSET                     0x0
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS0_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS0_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS0_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS1_SHIFT                       _MK_SHIFT_CONST(21)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS1_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS1_SHIFT)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS1_RANGE                       21:21
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS1_WOFFSET                     0x0
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS1_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS1_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GLB_S_INTR_STATUS_0_CACC_DONE_STATUS1_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_GEC_FEATURE_0
#define NVDLA_GEC_FEATURE_0                     _MK_ADDR_CONST(0x1000)
#define NVDLA_GEC_FEATURE_0_SECURE                      0x0
#define NVDLA_GEC_FEATURE_0_DUAL                        0x0
#define NVDLA_GEC_FEATURE_0_SCR                         0
#define NVDLA_GEC_FEATURE_0_WORD_COUNT                  0x1
#define NVDLA_GEC_FEATURE_0_RESET_VAL                   _MK_MASK_CONST(0x430003)
#define NVDLA_GEC_FEATURE_0_RESET_MASK                  _MK_MASK_CONST(0xffff003f)
#define NVDLA_GEC_FEATURE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_FEATURE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_FEATURE_0_READ_MASK                   _MK_MASK_CONST(0xffff003f)
#define NVDLA_GEC_FEATURE_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SHIFT                       _MK_SHIFT_CONST(16)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_FIELD                       _MK_FIELD_CONST(0xffff, NVDLA_GEC_FEATURE_0_NUM_ERR_SHIFT)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_RANGE                       31:16
#define NVDLA_GEC_FEATURE_0_NUM_ERR_WOFFSET                     0x0
#define NVDLA_GEC_FEATURE_0_NUM_ERR_DEFAULT                     _MK_MASK_CONST(0x43)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GEC_FEATURE_0_NUM_ERR_SLICES_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SLICES_FIELD                        _MK_FIELD_CONST(0x3f, NVDLA_GEC_FEATURE_0_NUM_ERR_SLICES_SHIFT)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SLICES_RANGE                        5:0
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SLICES_WOFFSET                      0x0
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SLICES_DEFAULT                      _MK_MASK_CONST(0x3)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SLICES_DEFAULT_MASK                 _MK_MASK_CONST(0x3f)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SLICES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SLICES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SLICES_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_FEATURE_0_NUM_ERR_SLICES_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_GEC_SWRESET_0
#define NVDLA_GEC_SWRESET_0                     _MK_ADDR_CONST(0x1004)
#define NVDLA_GEC_SWRESET_0_SECURE                      0x0
#define NVDLA_GEC_SWRESET_0_DUAL                        0x0
#define NVDLA_GEC_SWRESET_0_SCR                         0
#define NVDLA_GEC_SWRESET_0_WORD_COUNT                  0x1
#define NVDLA_GEC_SWRESET_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_SWRESET_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_SWRESET_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_SWRESET_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_SWRESET_0_READ_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_SWRESET_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_SWRESET_0_SWRST_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_GEC_SWRESET_0_SWRST_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_SWRESET_0_SWRST_SHIFT)
#define NVDLA_GEC_SWRESET_0_SWRST_RANGE                 0:0
#define NVDLA_GEC_SWRESET_0_SWRST_WOFFSET                       0x0
#define NVDLA_GEC_SWRESET_0_SWRST_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_SWRESET_0_SWRST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_SWRESET_0_SWRST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_SWRESET_0_SWRST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_SWRESET_0_SWRST_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_SWRESET_0_SWRST_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_GEC_MISSIONERR_TYPE_0
#define NVDLA_GEC_MISSIONERR_TYPE_0                     _MK_ADDR_CONST(0x1008)
#define NVDLA_GEC_MISSIONERR_TYPE_0_SECURE                      0x0
#define NVDLA_GEC_MISSIONERR_TYPE_0_DUAL                        0x0
#define NVDLA_GEC_MISSIONERR_TYPE_0_SCR                         0
#define NVDLA_GEC_MISSIONERR_TYPE_0_WORD_COUNT                  0x1
#define NVDLA_GEC_MISSIONERR_TYPE_0_RESET_VAL                   _MK_MASK_CONST(0x5)
#define NVDLA_GEC_MISSIONERR_TYPE_0_RESET_MASK                  _MK_MASK_CONST(0x3f)
#define NVDLA_GEC_MISSIONERR_TYPE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_TYPE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_TYPE_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define NVDLA_GEC_MISSIONERR_TYPE_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_TYPE_0_CODE_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_GEC_MISSIONERR_TYPE_0_CODE_FIELD                  _MK_FIELD_CONST(0x3f, NVDLA_GEC_MISSIONERR_TYPE_0_CODE_SHIFT)
#define NVDLA_GEC_MISSIONERR_TYPE_0_CODE_RANGE                  5:0
#define NVDLA_GEC_MISSIONERR_TYPE_0_CODE_WOFFSET                        0x0
#define NVDLA_GEC_MISSIONERR_TYPE_0_CODE_DEFAULT                        _MK_MASK_CONST(0x5)
#define NVDLA_GEC_MISSIONERR_TYPE_0_CODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define NVDLA_GEC_MISSIONERR_TYPE_0_CODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_TYPE_0_CODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_TYPE_0_CODE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_TYPE_0_CODE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_GEC_CURRENT_COUNTER_VALUE_0
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0                       _MK_ADDR_CONST(0x100c)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_SECURE                        0x0
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_DUAL                  0x0
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_SCR                   0
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_WORD_COUNT                    0x1
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_RESET_MASK                    _MK_MASK_CONST(0x1ff)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_READ_MASK                     _MK_MASK_CONST(0x1ff)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_VALUE_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_VALUE_FIELD                   _MK_FIELD_CONST(0x1ff, NVDLA_GEC_CURRENT_COUNTER_VALUE_0_VALUE_SHIFT)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_VALUE_RANGE                   8:0
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_VALUE_WOFFSET                 0x0
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_VALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_VALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x1ff)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_VALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_VALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_VALUE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CURRENT_COUNTER_VALUE_0_VALUE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Reserved address 0x1010

// Register NVDLA_GEC_MISSIONERR_INDEX_0
#define NVDLA_GEC_MISSIONERR_INDEX_0                    _MK_ADDR_CONST(0x1014)
#define NVDLA_GEC_MISSIONERR_INDEX_0_SECURE                     0x0
#define NVDLA_GEC_MISSIONERR_INDEX_0_DUAL                       0x0
#define NVDLA_GEC_MISSIONERR_INDEX_0_SCR                        0
#define NVDLA_GEC_MISSIONERR_INDEX_0_WORD_COUNT                         0x1
#define NVDLA_GEC_MISSIONERR_INDEX_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INDEX_0_RESET_MASK                         _MK_MASK_CONST(0x7f)
#define NVDLA_GEC_MISSIONERR_INDEX_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INDEX_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INDEX_0_READ_MASK                  _MK_MASK_CONST(0x7f)
#define NVDLA_GEC_MISSIONERR_INDEX_0_WRITE_MASK                         _MK_MASK_CONST(0x7f)
#define NVDLA_GEC_MISSIONERR_INDEX_0_IDX_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_GEC_MISSIONERR_INDEX_0_IDX_FIELD                  _MK_FIELD_CONST(0x7f, NVDLA_GEC_MISSIONERR_INDEX_0_IDX_SHIFT)
#define NVDLA_GEC_MISSIONERR_INDEX_0_IDX_RANGE                  6:0
#define NVDLA_GEC_MISSIONERR_INDEX_0_IDX_WOFFSET                        0x0
#define NVDLA_GEC_MISSIONERR_INDEX_0_IDX_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INDEX_0_IDX_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define NVDLA_GEC_MISSIONERR_INDEX_0_IDX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INDEX_0_IDX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INDEX_0_IDX_PARITY_PROTECTION                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_MISSIONERR_INDEX_0_IDX_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_GEC_CORRECTABLE_THRESHOLD_0
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0                       _MK_ADDR_CONST(0x1018)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_SECURE                        0x0
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_DUAL                  0x0
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_SCR                   0
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_WORD_COUNT                    0x1
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_RESET_VAL                     _MK_MASK_CONST(0xff)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_COUNT_FIELD                   _MK_FIELD_CONST(0xff, NVDLA_GEC_CORRECTABLE_THRESHOLD_0_COUNT_SHIFT)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_COUNT_RANGE                   7:0
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_COUNT_WOFFSET                 0x0
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_COUNT_DEFAULT                 _MK_MASK_CONST(0xff)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_COUNT_PARITY_PROTECTION                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_CORRECTABLE_THRESHOLD_0_COUNT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0                    _MK_ADDR_CONST(0x101c)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_SECURE                     0x0
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_DUAL                       0x0
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_SCR                        0
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_WORD_COUNT                         0x1
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_RESET_MASK                         _MK_MASK_CONST(0xff)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_READ_MASK                  _MK_MASK_CONST(0xff)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_WRITE_MASK                         _MK_MASK_CONST(0xff)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_SHIFT)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_RANGE                        7:0
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_WOFFSET                      0x0
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_LOCK                 _MK_ENUM_CONST(0)
#define NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0_VALUE_UNLOCK                       _MK_ENUM_CONST(225)


// Reserved address 0x1020

// Reserved address 0x1024

// Reserved address 0x1028

// Reserved address 0x102c

// Register NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0                 _MK_ADDR_CONST(0x1030)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_SECURE                  0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_DUAL                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_SCR                     0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_WORD_COUNT                      0x1
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_SHIFT                     _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_RANGE                     31:31
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR31_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_SHIFT                     _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_RANGE                     30:30
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR30_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_SHIFT                     _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_RANGE                     29:29
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR29_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_SHIFT                     _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_RANGE                     28:28
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR28_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_SHIFT                     _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_RANGE                     27:27
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR27_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_SHIFT                     _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_RANGE                     26:26
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR26_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_SHIFT                     _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_RANGE                     25:25
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR25_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_SHIFT                     _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_RANGE                     24:24
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR24_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_SHIFT                     _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_RANGE                     23:23
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR23_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_SHIFT                     _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_RANGE                     22:22
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR22_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_SHIFT                     _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_RANGE                     21:21
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR21_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_SHIFT                     _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_RANGE                     20:20
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR20_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_SHIFT                     _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_RANGE                     19:19
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR19_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_SHIFT                     _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_RANGE                     18:18
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR18_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_SHIFT                     _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_RANGE                     17:17
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR17_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_RANGE                     16:16
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR16_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_SHIFT                     _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_RANGE                     15:15
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR15_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_SHIFT                     _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_RANGE                     14:14
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR14_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_SHIFT                     _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_RANGE                     13:13
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR13_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_SHIFT                     _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_RANGE                     12:12
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR12_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_SHIFT                     _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_RANGE                     11:11
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR11_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_SHIFT                     _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_RANGE                     10:10
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR10_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_SHIFT                      _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_RANGE                      9:9
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR9_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_RANGE                      8:8
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR8_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_SHIFT                      _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_RANGE                      7:7
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR7_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_SHIFT                      _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_RANGE                      6:6
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR6_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_RANGE                      5:5
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR5_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_SHIFT                      _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_RANGE                      4:4
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR4_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_RANGE                      3:3
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR3_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_SHIFT                      _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_RANGE                      2:2
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR2_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_RANGE                      1:1
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR1_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_RANGE                      0:0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0_ERR0_ENABLE                     _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0                  _MK_ADDR_CONST(0x1034)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_SECURE                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_DUAL                     0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_SCR                      0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_WORD_COUNT                       0x1
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_SHIFT                      _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_RANGE                      31:31
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR31_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_SHIFT                      _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_RANGE                      30:30
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR30_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_SHIFT                      _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_RANGE                      29:29
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR29_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_SHIFT                      _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_RANGE                      28:28
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR28_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_SHIFT                      _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_RANGE                      27:27
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR27_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_SHIFT                      _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_RANGE                      26:26
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR26_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_SHIFT                      _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_RANGE                      25:25
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR25_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_SHIFT                      _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_RANGE                      24:24
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR24_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_SHIFT                      _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_RANGE                      23:23
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR23_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_SHIFT                      _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_RANGE                      22:22
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR22_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_SHIFT                      _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_RANGE                      21:21
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR21_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_SHIFT                      _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_RANGE                      20:20
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR20_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_SHIFT                      _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_RANGE                      19:19
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR19_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_SHIFT                      _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_RANGE                      18:18
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR18_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_SHIFT                      _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_RANGE                      17:17
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR17_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_RANGE                      16:16
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR16_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_SHIFT                      _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_RANGE                      15:15
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR15_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_SHIFT                      _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_RANGE                      14:14
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR14_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_SHIFT                      _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_RANGE                      13:13
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR13_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_SHIFT                      _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_RANGE                      12:12
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR12_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_SHIFT                      _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_RANGE                      11:11
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR11_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_SHIFT                      _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_RANGE                      10:10
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR10_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_SHIFT                       _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_RANGE                       9:9
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR9_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_SHIFT                       _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_RANGE                       8:8
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR8_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_SHIFT                       _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_RANGE                       7:7
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR7_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_SHIFT                       _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_RANGE                       6:6
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR6_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_RANGE                       5:5
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR5_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_SHIFT                       _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_RANGE                       4:4
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR4_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_SHIFT                       _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_RANGE                       3:3
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR3_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_SHIFT                       _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_RANGE                       2:2
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR2_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_SHIFT                       _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_RANGE                       1:1
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR1_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_RANGE                       0:0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0_ERR0_FORCE                       _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0                 _MK_ADDR_CONST(0x1038)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_SECURE                  0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_DUAL                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_SCR                     0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_WORD_COUNT                      0x1
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR31_SHIFT                     _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR31_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR31_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR31_RANGE                     31:31
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR31_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR31_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR31_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR31_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR31_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR31_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR31_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR30_SHIFT                     _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR30_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR30_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR30_RANGE                     30:30
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR30_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR30_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR30_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR30_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR30_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR30_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR30_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR29_SHIFT                     _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR29_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR29_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR29_RANGE                     29:29
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR29_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR29_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR29_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR29_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR29_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR29_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR29_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR28_SHIFT                     _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR28_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR28_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR28_RANGE                     28:28
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR28_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR28_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR28_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR28_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR28_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR28_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR28_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR27_SHIFT                     _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR27_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR27_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR27_RANGE                     27:27
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR27_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR27_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR27_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR27_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR27_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR27_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR27_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR26_SHIFT                     _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR26_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR26_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR26_RANGE                     26:26
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR26_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR26_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR26_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR26_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR26_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR26_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR26_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR25_SHIFT                     _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR25_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR25_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR25_RANGE                     25:25
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR25_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR25_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR25_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR25_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR25_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR25_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR25_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR24_SHIFT                     _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR24_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR24_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR24_RANGE                     24:24
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR24_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR24_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR24_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR24_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR24_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR24_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR24_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR23_SHIFT                     _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR23_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR23_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR23_RANGE                     23:23
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR23_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR23_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR23_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR23_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR23_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR23_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR23_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR22_SHIFT                     _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR22_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR22_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR22_RANGE                     22:22
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR22_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR22_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR22_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR22_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR22_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR22_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR22_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR21_SHIFT                     _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR21_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR21_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR21_RANGE                     21:21
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR21_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR21_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR21_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR21_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR21_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR21_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR21_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR20_SHIFT                     _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR20_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR20_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR20_RANGE                     20:20
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR20_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR20_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR20_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR20_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR20_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR20_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR20_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR19_SHIFT                     _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR19_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR19_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR19_RANGE                     19:19
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR19_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR19_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR19_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR19_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR19_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR19_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR19_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR18_SHIFT                     _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR18_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR18_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR18_RANGE                     18:18
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR18_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR18_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR18_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR18_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR18_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR18_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR18_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR17_SHIFT                     _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR17_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR17_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR17_RANGE                     17:17
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR17_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR17_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR17_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR17_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR17_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR17_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR17_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR16_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR16_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR16_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR16_RANGE                     16:16
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR16_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR16_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR16_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR16_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR16_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR16_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR16_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR15_SHIFT                     _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR15_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR15_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR15_RANGE                     15:15
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR15_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR15_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR15_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR15_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR15_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR15_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR15_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR14_SHIFT                     _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR14_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR14_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR14_RANGE                     14:14
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR14_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR14_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR14_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR14_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR14_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR14_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR14_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR13_SHIFT                     _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR13_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR13_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR13_RANGE                     13:13
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR13_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR13_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR13_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR13_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR13_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR13_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR13_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR12_SHIFT                     _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR12_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR12_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR12_RANGE                     12:12
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR12_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR12_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR12_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR12_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR12_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR12_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR12_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR11_SHIFT                     _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR11_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR11_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR11_RANGE                     11:11
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR11_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR11_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR11_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR11_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR11_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR10_SHIFT                     _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR10_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR10_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR10_RANGE                     10:10
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR10_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR10_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR10_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR10_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR9_SHIFT                      _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR9_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR9_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR9_RANGE                      9:9
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR9_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR9_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR9_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR9_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR8_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR8_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR8_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR8_RANGE                      8:8
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR8_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR8_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR8_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR8_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR7_SHIFT                      _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR7_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR7_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR7_RANGE                      7:7
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR7_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR7_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR7_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR6_SHIFT                      _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR6_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR6_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR6_RANGE                      6:6
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR6_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR6_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR6_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_RANGE                      5:5
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR5_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_SHIFT                      _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_RANGE                      4:4
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR4_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_RANGE                      3:3
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR3_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_SHIFT                      _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_RANGE                      2:2
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_RANGE                      1:1
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_RANGE                      0:0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0_ERR0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0                 _MK_ADDR_CONST(0x103c)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_SECURE                  0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_DUAL                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_SCR                     0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_WORD_COUNT                      0x1
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_RESET_MASK                      _MK_MASK_CONST(0xffff81ff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_READ_MASK                       _MK_MASK_CONST(0xffff81ff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_WRITE_MASK                      _MK_MASK_CONST(0xffff81ff)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_SHIFT                     _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_RANGE                     31:31
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR31_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_SHIFT                     _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_RANGE                     30:30
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR30_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_SHIFT                     _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_RANGE                     29:29
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR29_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_SHIFT                     _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_RANGE                     28:28
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR28_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_SHIFT                     _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_RANGE                     27:27
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR27_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_SHIFT                     _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_RANGE                     26:26
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR26_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_SHIFT                     _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_RANGE                     25:25
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR25_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_SHIFT                     _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_RANGE                     24:24
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR24_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_SHIFT                     _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_RANGE                     23:23
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR23_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_SHIFT                     _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_RANGE                     22:22
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR22_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_SHIFT                     _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_RANGE                     21:21
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR21_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_SHIFT                     _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_RANGE                     20:20
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR20_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_SHIFT                     _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_RANGE                     19:19
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR19_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_SHIFT                     _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_RANGE                     18:18
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR18_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_SHIFT                     _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_RANGE                     17:17
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR17_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_RANGE                     16:16
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR16_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_SHIFT                     _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_RANGE                     15:15
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR15_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_RANGE                      8:8
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR8_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_SHIFT                      _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_RANGE                      7:7
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR7_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_SHIFT                      _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_RANGE                      6:6
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR6_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_RANGE                      5:5
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR5_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_SHIFT                      _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_RANGE                      4:4
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR4_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_RANGE                      3:3
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR3_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_SHIFT                      _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_RANGE                      2:2
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR2_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_RANGE                      1:1
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR1_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_SHIFT)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_RANGE                      0:0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0_ERR0_ENABLE                     _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0                  _MK_ADDR_CONST(0x1040)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_SECURE                   0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_DUAL                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_SCR                      0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_WORD_COUNT                       0x1
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_SHIFT                      _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_RANGE                      31:31
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR31_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_SHIFT                      _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_RANGE                      30:30
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR30_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_SHIFT                      _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_RANGE                      29:29
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR29_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_SHIFT                      _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_RANGE                      28:28
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR28_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_SHIFT                      _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_RANGE                      27:27
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR27_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_SHIFT                      _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_RANGE                      26:26
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR26_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_SHIFT                      _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_RANGE                      25:25
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR25_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_SHIFT                      _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_RANGE                      24:24
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR24_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_SHIFT                      _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_RANGE                      23:23
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR23_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_SHIFT                      _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_RANGE                      22:22
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR22_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_SHIFT                      _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_RANGE                      21:21
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR21_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_SHIFT                      _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_RANGE                      20:20
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR20_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_SHIFT                      _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_RANGE                      19:19
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR19_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_SHIFT                      _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_RANGE                      18:18
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR18_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_SHIFT                      _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_RANGE                      17:17
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR17_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_RANGE                      16:16
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR16_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_SHIFT                      _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_RANGE                      15:15
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR15_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_SHIFT                      _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_RANGE                      14:14
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR14_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_SHIFT                      _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_RANGE                      13:13
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR13_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_SHIFT                      _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_RANGE                      12:12
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR12_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_SHIFT                      _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_RANGE                      11:11
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR11_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_SHIFT                      _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_RANGE                      10:10
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR10_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_SHIFT                       _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_RANGE                       9:9
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR9_ENABLE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_SHIFT                       _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_RANGE                       8:8
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR8_ENABLE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_SHIFT                       _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_RANGE                       7:7
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR7_ENABLE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_SHIFT                       _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_RANGE                       6:6
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR6_ENABLE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_RANGE                       5:5
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR5_ENABLE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_SHIFT                       _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_RANGE                       4:4
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR4_ENABLE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_SHIFT                       _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_RANGE                       3:3
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR3_ENABLE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_SHIFT                       _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_RANGE                       2:2
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR2_ENABLE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_SHIFT                       _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_RANGE                       1:1
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR1_ENABLE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_RANGE                       0:0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0_ERR0_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0                   _MK_ADDR_CONST(0x1044)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_SECURE                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_DUAL                      0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_SCR                       0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_WORD_COUNT                        0x1
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_READ_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_SHIFT                       _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_RANGE                       31:31
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR31_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_SHIFT                       _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_RANGE                       30:30
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR30_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_SHIFT                       _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_RANGE                       29:29
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR29_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_SHIFT                       _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_RANGE                       28:28
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR28_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_SHIFT                       _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_RANGE                       27:27
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR27_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_SHIFT                       _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_RANGE                       26:26
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR26_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_SHIFT                       _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_RANGE                       25:25
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR25_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_SHIFT                       _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_RANGE                       24:24
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR24_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_SHIFT                       _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_RANGE                       23:23
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR23_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_SHIFT                       _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_RANGE                       22:22
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR22_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_SHIFT                       _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_RANGE                       21:21
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR21_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_SHIFT                       _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_RANGE                       20:20
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR20_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_SHIFT                       _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_RANGE                       19:19
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR19_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_SHIFT                       _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_RANGE                       18:18
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR18_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_SHIFT                       _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_RANGE                       17:17
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR17_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_SHIFT                       _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_RANGE                       16:16
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR16_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_SHIFT                       _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_RANGE                       15:15
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR15_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_SHIFT                       _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_RANGE                       14:14
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR14_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_SHIFT                       _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_RANGE                       13:13
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR13_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_SHIFT                       _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_RANGE                       12:12
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR12_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_SHIFT                       _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_RANGE                       11:11
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR11_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_SHIFT                       _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_RANGE                       10:10
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR10_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_SHIFT                        _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_RANGE                        9:9
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR9_FORCE                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_RANGE                        8:8
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR8_FORCE                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_SHIFT                        _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_RANGE                        7:7
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR7_FORCE                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_SHIFT                        _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_RANGE                        6:6
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR6_FORCE                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_SHIFT                        _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_RANGE                        5:5
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR5_FORCE                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_SHIFT                        _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_RANGE                        4:4
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR4_FORCE                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_SHIFT                        _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_RANGE                        3:3
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR3_FORCE                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_SHIFT                        _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_RANGE                        2:2
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR2_FORCE                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_SHIFT                        _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_RANGE                        1:1
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR1_FORCE                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_RANGE                        0:0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_NOFORCE                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0_ERR0_FORCE                        _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0                  _MK_ADDR_CONST(0x1048)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_SECURE                   0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_DUAL                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_SCR                      0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_WORD_COUNT                       0x1
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR31_SHIFT                      _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR31_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR31_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR31_RANGE                      31:31
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR31_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR31_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR31_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR31_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR30_SHIFT                      _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR30_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR30_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR30_RANGE                      30:30
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR30_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR30_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR30_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR30_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR29_SHIFT                      _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR29_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR29_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR29_RANGE                      29:29
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR29_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR29_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR29_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR29_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR28_SHIFT                      _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR28_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR28_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR28_RANGE                      28:28
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR28_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR28_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR28_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR28_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR27_SHIFT                      _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR27_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR27_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR27_RANGE                      27:27
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR27_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR27_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR27_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR27_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR26_SHIFT                      _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR26_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR26_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR26_RANGE                      26:26
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR26_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR26_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR26_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR26_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR25_SHIFT                      _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR25_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR25_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR25_RANGE                      25:25
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR25_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR25_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR25_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR25_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR24_SHIFT                      _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR24_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR24_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR24_RANGE                      24:24
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR24_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR24_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR24_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR24_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR23_SHIFT                      _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR23_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR23_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR23_RANGE                      23:23
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR23_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR23_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR23_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR23_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR22_SHIFT                      _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR22_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR22_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR22_RANGE                      22:22
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR22_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR22_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR22_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR22_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR21_SHIFT                      _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR21_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR21_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR21_RANGE                      21:21
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR21_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR21_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR21_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR21_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR20_SHIFT                      _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR20_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR20_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR20_RANGE                      20:20
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR20_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR20_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR20_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR20_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR19_SHIFT                      _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR19_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR19_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR19_RANGE                      19:19
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR19_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR19_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR19_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR19_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR18_SHIFT                      _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR18_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR18_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR18_RANGE                      18:18
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR18_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR18_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR18_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR18_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR17_SHIFT                      _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR17_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR17_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR17_RANGE                      17:17
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR17_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR17_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR17_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR17_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR16_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR16_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR16_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR16_RANGE                      16:16
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR16_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR16_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR16_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR16_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR15_SHIFT                      _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR15_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR15_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR15_RANGE                      15:15
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR15_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR15_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR15_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR15_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR14_SHIFT                      _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR14_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR14_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR14_RANGE                      14:14
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR14_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR14_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR14_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR14_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR13_SHIFT                      _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR13_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR13_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR13_RANGE                      13:13
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR13_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR13_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR13_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR13_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR12_SHIFT                      _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR12_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR12_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR12_RANGE                      12:12
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR12_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR12_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR12_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR12_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR11_SHIFT                      _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR11_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR11_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR11_RANGE                      11:11
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR11_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR11_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR11_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR11_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR10_SHIFT                      _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR10_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR10_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR10_RANGE                      10:10
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR10_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR10_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR10_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR10_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR9_SHIFT                       _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR9_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR9_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR9_RANGE                       9:9
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR9_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR9_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR9_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR9_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR8_SHIFT                       _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR8_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR8_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR8_RANGE                       8:8
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR8_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR8_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR8_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR8_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR7_SHIFT                       _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR7_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR7_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR7_RANGE                       7:7
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR7_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR7_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR7_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR7_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR6_SHIFT                       _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR6_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR6_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR6_RANGE                       6:6
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR6_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR6_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR6_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR6_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_RANGE                       5:5
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR5_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_SHIFT                       _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_RANGE                       4:4
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR4_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_SHIFT                       _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_RANGE                       3:3
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR3_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_SHIFT                       _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_RANGE                       2:2
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR2_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_SHIFT                       _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_RANGE                       1:1
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR1_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_SHIFT)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_RANGE                       0:0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_PARITY_PROTECTION                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0_ERR0_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Reserved address 0x104c

// Register NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0                    _MK_ADDR_CONST(0x1050)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_SECURE                     0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_DUAL                       0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_SCR                        0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_WORD_COUNT                         0x1
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_READ_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_SHIFT                        _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_RANGE                        31:31
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR31_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_SHIFT                        _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_RANGE                        30:30
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR30_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_SHIFT                        _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_RANGE                        29:29
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR29_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_SHIFT                        _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_RANGE                        28:28
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR28_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_SHIFT                        _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_RANGE                        27:27
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR27_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_SHIFT                        _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_RANGE                        26:26
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR26_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_SHIFT                        _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_RANGE                        25:25
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR25_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_SHIFT                        _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_RANGE                        24:24
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR24_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_SHIFT                        _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_RANGE                        23:23
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR23_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_SHIFT                        _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_RANGE                        22:22
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR22_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_SHIFT                        _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_RANGE                        21:21
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR21_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_SHIFT                        _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_RANGE                        20:20
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR20_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_SHIFT                        _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_RANGE                        19:19
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR19_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_SHIFT                        _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_RANGE                        18:18
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR18_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_SHIFT                        _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_RANGE                        17:17
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR17_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_RANGE                        16:16
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR16_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_SHIFT                        _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_RANGE                        15:15
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR15_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_SHIFT                        _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_RANGE                        14:14
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR14_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_SHIFT                        _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_RANGE                        13:13
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR13_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_SHIFT                        _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_RANGE                        12:12
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR12_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_SHIFT                        _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_RANGE                        11:11
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR11_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_SHIFT                        _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_RANGE                        10:10
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR10_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_SHIFT                 _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_RANGE                 9:9
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_WOFFSET                       0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_NORELOAD                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR9_RELOAD                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_SHIFT                 _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_RANGE                 8:8
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_WOFFSET                       0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_NORELOAD                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR8_RELOAD                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_SHIFT                 _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_RANGE                 7:7
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_WOFFSET                       0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_NORELOAD                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR7_RELOAD                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_SHIFT                 _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_RANGE                 6:6
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_WOFFSET                       0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_NORELOAD                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR6_RELOAD                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_RANGE                 5:5
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_WOFFSET                       0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_NORELOAD                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR5_RELOAD                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_SHIFT                 _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_RANGE                 4:4
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_WOFFSET                       0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_NORELOAD                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR4_RELOAD                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_SHIFT                 _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_RANGE                 3:3
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_WOFFSET                       0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_NORELOAD                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR3_RELOAD                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_SHIFT                 _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_RANGE                 2:2
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_WOFFSET                       0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_NORELOAD                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR2_RELOAD                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_SHIFT                 _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_RANGE                 1:1
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_WOFFSET                       0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_NORELOAD                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR1_RELOAD                        _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_SHIFT)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_RANGE                 0:0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_WOFFSET                       0x0
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_NORELOAD                      _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0_ERR0_RELOAD                        _MK_ENUM_CONST(1)


// Reserved address 0x1054

// Reserved address 0x1058

// Reserved address 0x105c

// Register NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0                 _MK_ADDR_CONST(0x1060)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_SECURE                  0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_DUAL                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_SCR                     0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_WORD_COUNT                      0x1
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_SHIFT                     _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_RANGE                     31:31
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR63_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_SHIFT                     _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_RANGE                     30:30
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR62_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_SHIFT                     _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_RANGE                     29:29
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR61_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_SHIFT                     _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_RANGE                     28:28
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR60_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_SHIFT                     _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_RANGE                     27:27
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR59_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_SHIFT                     _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_RANGE                     26:26
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR58_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_SHIFT                     _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_RANGE                     25:25
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR57_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_SHIFT                     _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_RANGE                     24:24
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR56_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_SHIFT                     _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_RANGE                     23:23
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR55_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_SHIFT                     _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_RANGE                     22:22
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR54_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_SHIFT                     _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_RANGE                     21:21
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR53_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_SHIFT                     _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_RANGE                     20:20
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR52_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_SHIFT                     _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_RANGE                     19:19
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR51_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_SHIFT                     _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_RANGE                     18:18
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR50_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_SHIFT                     _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_RANGE                     17:17
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR49_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_RANGE                     16:16
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR48_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_SHIFT                     _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_RANGE                     15:15
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR47_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_SHIFT                     _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_RANGE                     14:14
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR46_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_SHIFT                     _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_RANGE                     13:13
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR45_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_SHIFT                     _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_RANGE                     12:12
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR44_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_SHIFT                     _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_RANGE                     11:11
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR43_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_SHIFT                     _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_RANGE                     10:10
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR42_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_SHIFT                     _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_RANGE                     9:9
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR41_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_SHIFT                     _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_RANGE                     8:8
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR40_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_SHIFT                     _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_RANGE                     7:7
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR39_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_SHIFT                     _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_RANGE                     6:6
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR38_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_SHIFT                     _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_RANGE                     5:5
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR37_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_SHIFT                     _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_RANGE                     4:4
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR36_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_SHIFT                     _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_RANGE                     3:3
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR35_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_SHIFT                     _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_RANGE                     2:2
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR34_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_RANGE                     1:1
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR33_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_RANGE                     0:0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0_ERR32_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0                  _MK_ADDR_CONST(0x1064)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_SECURE                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_DUAL                     0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_SCR                      0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_WORD_COUNT                       0x1
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_SHIFT                      _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_RANGE                      31:31
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR63_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_SHIFT                      _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_RANGE                      30:30
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR62_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_SHIFT                      _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_RANGE                      29:29
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR61_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_SHIFT                      _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_RANGE                      28:28
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR60_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_SHIFT                      _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_RANGE                      27:27
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR59_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_SHIFT                      _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_RANGE                      26:26
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR58_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_SHIFT                      _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_RANGE                      25:25
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR57_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_SHIFT                      _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_RANGE                      24:24
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR56_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_SHIFT                      _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_RANGE                      23:23
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR55_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_SHIFT                      _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_RANGE                      22:22
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR54_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_SHIFT                      _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_RANGE                      21:21
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR53_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_SHIFT                      _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_RANGE                      20:20
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR52_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_SHIFT                      _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_RANGE                      19:19
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR51_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_SHIFT                      _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_RANGE                      18:18
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR50_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_SHIFT                      _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_RANGE                      17:17
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR49_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_RANGE                      16:16
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR48_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_SHIFT                      _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_RANGE                      15:15
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR47_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_SHIFT                      _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_RANGE                      14:14
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR46_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_SHIFT                      _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_RANGE                      13:13
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR45_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_SHIFT                      _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_RANGE                      12:12
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR44_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_SHIFT                      _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_RANGE                      11:11
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR43_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_SHIFT                      _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_RANGE                      10:10
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR42_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_SHIFT                      _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_RANGE                      9:9
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR41_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_RANGE                      8:8
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR40_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_SHIFT                      _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_RANGE                      7:7
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR39_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_SHIFT                      _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_RANGE                      6:6
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR38_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_RANGE                      5:5
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR37_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_SHIFT                      _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_RANGE                      4:4
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR36_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_RANGE                      3:3
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR35_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_SHIFT                      _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_RANGE                      2:2
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR34_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_RANGE                      1:1
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR33_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_RANGE                      0:0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0_ERR32_FORCE                      _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0                 _MK_ADDR_CONST(0x1068)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_SECURE                  0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_DUAL                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_SCR                     0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_WORD_COUNT                      0x1
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR63_SHIFT                     _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR63_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR63_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR63_RANGE                     31:31
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR63_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR63_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR63_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR63_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR63_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR63_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR63_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR62_SHIFT                     _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR62_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR62_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR62_RANGE                     30:30
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR62_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR62_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR62_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR62_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR62_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR62_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR62_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR61_SHIFT                     _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR61_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR61_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR61_RANGE                     29:29
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR61_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR61_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR61_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR61_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR61_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR61_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR61_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR60_SHIFT                     _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR60_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR60_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR60_RANGE                     28:28
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR60_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR60_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR60_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR60_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR60_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR60_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR60_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR59_SHIFT                     _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR59_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR59_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR59_RANGE                     27:27
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR59_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR59_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR59_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR59_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR59_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR59_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR59_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR58_SHIFT                     _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR58_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR58_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR58_RANGE                     26:26
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR58_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR58_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR58_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR58_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR58_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR58_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR58_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR57_SHIFT                     _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR57_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR57_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR57_RANGE                     25:25
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR57_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR57_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR57_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR57_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR57_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR57_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR57_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR56_SHIFT                     _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR56_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR56_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR56_RANGE                     24:24
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR56_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR56_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR56_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR56_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR56_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR56_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR56_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR55_SHIFT                     _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR55_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR55_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR55_RANGE                     23:23
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR55_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR55_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR55_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR55_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR55_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR55_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR55_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR54_SHIFT                     _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR54_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR54_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR54_RANGE                     22:22
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR54_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR54_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR54_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR54_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR54_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR54_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR54_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR53_SHIFT                     _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR53_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR53_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR53_RANGE                     21:21
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR53_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR53_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR53_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR53_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR53_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR53_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR53_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR52_SHIFT                     _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR52_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR52_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR52_RANGE                     20:20
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR52_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR52_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR52_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR52_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR52_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR52_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR52_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR51_SHIFT                     _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR51_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR51_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR51_RANGE                     19:19
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR51_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR51_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR51_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR51_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR51_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR51_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR51_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR50_SHIFT                     _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR50_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR50_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR50_RANGE                     18:18
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR50_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR50_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR50_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR50_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR50_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR50_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR50_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR49_SHIFT                     _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR49_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR49_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR49_RANGE                     17:17
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR49_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR49_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR49_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR49_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR49_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR49_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR49_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR48_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR48_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR48_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR48_RANGE                     16:16
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR48_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR48_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR48_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR48_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR48_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR48_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR48_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR47_SHIFT                     _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR47_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR47_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR47_RANGE                     15:15
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR47_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR47_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR47_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR47_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR47_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR47_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR47_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR46_SHIFT                     _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR46_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR46_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR46_RANGE                     14:14
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR46_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR46_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR46_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR46_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR46_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR46_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR46_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR45_SHIFT                     _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR45_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR45_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR45_RANGE                     13:13
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR45_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR45_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR45_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR45_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR45_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR45_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR45_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR44_SHIFT                     _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR44_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR44_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR44_RANGE                     12:12
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR44_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR44_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR44_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR44_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR44_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR44_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR44_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR43_SHIFT                     _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR43_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR43_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR43_RANGE                     11:11
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR43_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR43_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR43_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR43_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR43_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR43_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR43_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR42_SHIFT                     _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR42_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR42_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR42_RANGE                     10:10
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR42_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR42_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR42_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR42_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR42_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR42_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR42_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR41_SHIFT                     _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR41_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR41_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR41_RANGE                     9:9
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR41_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR41_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR41_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR41_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR41_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR41_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR41_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR40_SHIFT                     _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR40_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR40_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR40_RANGE                     8:8
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR40_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR40_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR40_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR40_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR40_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR40_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR40_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR39_SHIFT                     _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR39_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR39_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR39_RANGE                     7:7
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR39_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR39_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR39_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR39_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR39_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR39_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR39_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR38_SHIFT                     _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR38_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR38_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR38_RANGE                     6:6
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR38_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR38_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR38_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR38_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR38_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR38_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR38_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR37_SHIFT                     _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR37_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR37_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR37_RANGE                     5:5
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR37_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR37_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR37_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR37_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR37_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR37_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR37_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR36_SHIFT                     _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR36_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR36_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR36_RANGE                     4:4
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR36_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR36_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR36_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR36_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR36_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR36_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR36_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR35_SHIFT                     _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR35_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR35_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR35_RANGE                     3:3
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR35_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR35_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR35_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR35_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR35_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR35_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR35_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR34_SHIFT                     _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR34_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR34_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR34_RANGE                     2:2
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR34_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR34_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR34_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR34_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR34_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR34_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR34_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR33_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR33_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR33_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR33_RANGE                     1:1
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR33_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR33_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR33_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR33_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR33_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR33_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR33_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR32_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR32_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR32_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR32_RANGE                     0:0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR32_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR32_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR32_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR32_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR32_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR32_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0_ERR32_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0                 _MK_ADDR_CONST(0x106c)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_SECURE                  0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_DUAL                    0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_SCR                     0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_WORD_COUNT                      0x1
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_SHIFT                     _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_RANGE                     31:31
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR63_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_SHIFT                     _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_RANGE                     30:30
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR62_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_SHIFT                     _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_RANGE                     29:29
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR61_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_SHIFT                     _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_RANGE                     28:28
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR60_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_SHIFT                     _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_RANGE                     27:27
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR59_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_SHIFT                     _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_RANGE                     26:26
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR58_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_SHIFT                     _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_RANGE                     25:25
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR57_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_SHIFT                     _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_RANGE                     24:24
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR56_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_SHIFT                     _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_RANGE                     23:23
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR55_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_SHIFT                     _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_RANGE                     22:22
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR54_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_SHIFT                     _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_RANGE                     21:21
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR53_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_SHIFT                     _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_RANGE                     20:20
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR52_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_SHIFT                     _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_RANGE                     19:19
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR51_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_SHIFT                     _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_RANGE                     18:18
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR50_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_SHIFT                     _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_RANGE                     17:17
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR49_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_RANGE                     16:16
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR48_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_SHIFT                     _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_RANGE                     15:15
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR47_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_SHIFT                     _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_RANGE                     14:14
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR46_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_SHIFT                     _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_RANGE                     13:13
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR45_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_SHIFT                     _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_RANGE                     12:12
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR44_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_SHIFT                     _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_RANGE                     11:11
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR43_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_SHIFT                     _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_RANGE                     10:10
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR42_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_SHIFT                     _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_RANGE                     9:9
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR41_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_SHIFT                     _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_RANGE                     8:8
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR40_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_SHIFT                     _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_RANGE                     7:7
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR39_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_SHIFT                     _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_RANGE                     6:6
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR38_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_SHIFT                     _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_RANGE                     5:5
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR37_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_SHIFT                     _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_RANGE                     4:4
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR36_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_SHIFT                     _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_RANGE                     3:3
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR35_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_SHIFT                     _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_RANGE                     2:2
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR34_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_RANGE                     1:1
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR33_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_RANGE                     0:0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0_ERR32_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0                  _MK_ADDR_CONST(0x1070)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_SECURE                   0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_DUAL                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_SCR                      0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_WORD_COUNT                       0x1
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_SHIFT                      _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_RANGE                      31:31
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR63_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_SHIFT                      _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_RANGE                      30:30
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR62_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_SHIFT                      _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_RANGE                      29:29
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR61_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_SHIFT                      _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_RANGE                      28:28
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR60_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_SHIFT                      _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_RANGE                      27:27
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR59_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_SHIFT                      _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_RANGE                      26:26
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR58_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_SHIFT                      _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_RANGE                      25:25
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR57_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_SHIFT                      _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_RANGE                      24:24
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR56_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_SHIFT                      _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_RANGE                      23:23
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR55_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_SHIFT                      _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_RANGE                      22:22
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR54_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_SHIFT                      _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_RANGE                      21:21
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR53_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_SHIFT                      _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_RANGE                      20:20
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR52_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_SHIFT                      _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_RANGE                      19:19
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR51_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_SHIFT                      _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_RANGE                      18:18
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR50_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_SHIFT                      _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_RANGE                      17:17
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR49_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_RANGE                      16:16
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR48_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_SHIFT                      _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_RANGE                      15:15
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR47_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_SHIFT                      _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_RANGE                      14:14
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR46_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_SHIFT                      _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_RANGE                      13:13
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR45_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_SHIFT                      _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_RANGE                      12:12
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR44_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_SHIFT                      _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_RANGE                      11:11
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR43_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_SHIFT                      _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_RANGE                      10:10
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR42_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_SHIFT                      _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_RANGE                      9:9
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR41_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_RANGE                      8:8
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR40_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_SHIFT                      _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_RANGE                      7:7
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR39_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_SHIFT                      _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_RANGE                      6:6
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR38_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_RANGE                      5:5
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR37_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_SHIFT                      _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_RANGE                      4:4
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR36_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_RANGE                      3:3
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR35_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_SHIFT                      _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_RANGE                      2:2
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR34_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_RANGE                      1:1
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR33_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_RANGE                      0:0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0_ERR32_ENABLE                     _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0                   _MK_ADDR_CONST(0x1074)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_SECURE                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_DUAL                      0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_SCR                       0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_WORD_COUNT                        0x1
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_READ_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_SHIFT                       _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_RANGE                       31:31
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR63_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_SHIFT                       _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_RANGE                       30:30
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR62_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_SHIFT                       _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_RANGE                       29:29
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR61_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_SHIFT                       _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_RANGE                       28:28
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR60_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_SHIFT                       _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_RANGE                       27:27
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR59_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_SHIFT                       _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_RANGE                       26:26
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR58_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_SHIFT                       _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_RANGE                       25:25
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR57_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_SHIFT                       _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_RANGE                       24:24
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR56_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_SHIFT                       _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_RANGE                       23:23
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR55_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_SHIFT                       _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_RANGE                       22:22
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR54_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_SHIFT                       _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_RANGE                       21:21
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR53_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_SHIFT                       _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_RANGE                       20:20
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR52_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_SHIFT                       _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_RANGE                       19:19
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR51_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_SHIFT                       _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_RANGE                       18:18
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR50_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_SHIFT                       _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_RANGE                       17:17
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR49_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_SHIFT                       _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_RANGE                       16:16
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR48_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_SHIFT                       _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_RANGE                       15:15
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR47_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_SHIFT                       _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_RANGE                       14:14
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR46_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_SHIFT                       _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_RANGE                       13:13
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR45_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_SHIFT                       _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_RANGE                       12:12
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR44_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_SHIFT                       _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_RANGE                       11:11
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR43_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_SHIFT                       _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_RANGE                       10:10
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR42_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_SHIFT                       _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_RANGE                       9:9
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR41_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_SHIFT                       _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_RANGE                       8:8
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR40_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_SHIFT                       _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_RANGE                       7:7
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR39_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_SHIFT                       _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_RANGE                       6:6
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR38_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_RANGE                       5:5
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR37_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_SHIFT                       _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_RANGE                       4:4
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR36_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_SHIFT                       _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_RANGE                       3:3
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR35_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_SHIFT                       _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_RANGE                       2:2
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR34_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_SHIFT                       _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_RANGE                       1:1
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR33_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_RANGE                       0:0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0_ERR32_FORCE                       _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0                  _MK_ADDR_CONST(0x1078)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_SECURE                   0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_DUAL                     0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_SCR                      0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_WORD_COUNT                       0x1
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR63_SHIFT                      _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR63_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR63_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR63_RANGE                      31:31
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR63_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR63_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR63_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR63_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR63_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR63_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR63_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR62_SHIFT                      _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR62_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR62_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR62_RANGE                      30:30
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR62_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR62_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR62_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR62_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR62_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR62_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR62_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR61_SHIFT                      _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR61_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR61_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR61_RANGE                      29:29
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR61_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR61_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR61_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR61_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR61_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR61_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR61_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR60_SHIFT                      _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR60_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR60_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR60_RANGE                      28:28
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR60_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR60_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR60_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR60_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR60_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR60_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR60_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR59_SHIFT                      _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR59_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR59_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR59_RANGE                      27:27
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR59_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR59_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR59_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR59_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR59_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR59_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR59_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR58_SHIFT                      _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR58_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR58_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR58_RANGE                      26:26
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR58_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR58_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR58_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR58_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR58_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR58_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR58_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR57_SHIFT                      _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR57_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR57_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR57_RANGE                      25:25
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR57_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR57_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR57_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR57_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR57_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR57_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR57_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR56_SHIFT                      _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR56_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR56_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR56_RANGE                      24:24
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR56_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR56_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR56_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR56_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR56_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR56_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR56_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR55_SHIFT                      _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR55_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR55_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR55_RANGE                      23:23
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR55_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR55_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR55_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR55_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR55_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR55_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR54_SHIFT                      _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR54_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR54_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR54_RANGE                      22:22
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR54_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR54_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR54_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR54_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR54_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR54_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR53_SHIFT                      _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR53_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR53_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR53_RANGE                      21:21
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR53_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR53_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR53_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR53_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR53_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR53_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR52_SHIFT                      _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR52_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR52_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR52_RANGE                      20:20
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR52_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR52_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR52_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR52_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR52_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR52_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR51_SHIFT                      _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR51_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR51_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR51_RANGE                      19:19
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR51_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR51_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR51_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR51_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR51_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR51_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR50_SHIFT                      _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR50_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR50_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR50_RANGE                      18:18
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR50_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR50_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR50_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR50_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR50_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR50_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR50_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR49_SHIFT                      _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR49_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR49_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR49_RANGE                      17:17
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR49_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR49_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR49_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR49_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR49_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR49_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR49_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR48_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR48_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR48_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR48_RANGE                      16:16
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR48_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR48_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR48_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR48_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR48_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR48_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR48_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR47_SHIFT                      _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR47_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR47_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR47_RANGE                      15:15
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR47_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR47_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR47_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR47_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR47_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR47_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR47_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR46_SHIFT                      _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR46_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR46_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR46_RANGE                      14:14
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR46_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR46_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR46_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR46_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR46_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR46_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR46_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR45_SHIFT                      _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR45_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR45_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR45_RANGE                      13:13
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR45_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR45_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR45_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR45_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR45_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR45_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR44_SHIFT                      _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR44_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR44_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR44_RANGE                      12:12
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR44_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR44_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR44_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR44_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR44_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR44_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR43_SHIFT                      _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR43_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR43_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR43_RANGE                      11:11
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR43_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR43_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR43_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR43_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR43_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR43_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR42_SHIFT                      _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR42_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR42_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR42_RANGE                      10:10
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR42_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR42_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR42_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR42_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR42_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR42_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR41_SHIFT                      _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR41_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR41_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR41_RANGE                      9:9
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR41_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR41_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR41_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR41_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR41_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR41_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR40_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR40_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR40_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR40_RANGE                      8:8
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR40_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR40_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR40_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR40_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR40_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR40_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR40_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR39_SHIFT                      _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR39_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR39_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR39_RANGE                      7:7
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR39_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR39_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR39_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR39_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR39_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR39_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR39_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR38_SHIFT                      _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR38_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR38_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR38_RANGE                      6:6
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR38_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR38_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR38_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR38_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR38_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR38_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR38_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR37_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR37_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR37_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR37_RANGE                      5:5
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR37_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR37_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR37_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR37_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR37_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR37_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR37_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR36_SHIFT                      _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR36_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR36_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR36_RANGE                      4:4
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR36_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR36_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR36_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR36_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR36_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR36_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR36_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR35_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR35_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR35_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR35_RANGE                      3:3
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR35_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR35_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR35_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR35_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR35_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR35_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR34_SHIFT                      _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR34_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR34_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR34_RANGE                      2:2
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR34_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR34_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR34_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR34_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR34_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR34_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR33_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR33_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR33_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR33_RANGE                      1:1
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR33_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR33_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR33_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR33_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR33_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR33_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR32_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR32_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR32_SHIFT)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR32_RANGE                      0:0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR32_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR32_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR32_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR32_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR32_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0_ERR32_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Reserved address 0x107c

// Register NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0                    _MK_ADDR_CONST(0x1080)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_SECURE                     0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_DUAL                       0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_SCR                        0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_WORD_COUNT                         0x1
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_READ_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_SHIFT                        _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_RANGE                        31:31
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR63_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_SHIFT                        _MK_SHIFT_CONST(30)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_RANGE                        30:30
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR62_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_SHIFT                        _MK_SHIFT_CONST(29)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_RANGE                        29:29
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR61_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_SHIFT                        _MK_SHIFT_CONST(28)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_RANGE                        28:28
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR60_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_SHIFT                        _MK_SHIFT_CONST(27)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_RANGE                        27:27
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR59_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_SHIFT                        _MK_SHIFT_CONST(26)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_RANGE                        26:26
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR58_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_SHIFT                        _MK_SHIFT_CONST(25)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_RANGE                        25:25
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR57_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_SHIFT                        _MK_SHIFT_CONST(24)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_RANGE                        24:24
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR56_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_SHIFT                        _MK_SHIFT_CONST(23)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_RANGE                        23:23
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR55_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_SHIFT                        _MK_SHIFT_CONST(22)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_RANGE                        22:22
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR54_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_SHIFT                        _MK_SHIFT_CONST(21)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_RANGE                        21:21
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR53_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_SHIFT                        _MK_SHIFT_CONST(20)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_RANGE                        20:20
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR52_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_SHIFT                        _MK_SHIFT_CONST(19)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_RANGE                        19:19
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR51_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_SHIFT                        _MK_SHIFT_CONST(18)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_RANGE                        18:18
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR50_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_SHIFT                        _MK_SHIFT_CONST(17)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_RANGE                        17:17
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR49_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_RANGE                        16:16
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR48_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_SHIFT                        _MK_SHIFT_CONST(15)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_RANGE                        15:15
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR47_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_SHIFT                        _MK_SHIFT_CONST(14)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_RANGE                        14:14
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR46_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_SHIFT                        _MK_SHIFT_CONST(13)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_RANGE                        13:13
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR45_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_SHIFT                        _MK_SHIFT_CONST(12)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_RANGE                        12:12
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR44_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_SHIFT                        _MK_SHIFT_CONST(11)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_RANGE                        11:11
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR43_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_SHIFT                        _MK_SHIFT_CONST(10)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_RANGE                        10:10
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR42_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_SHIFT                        _MK_SHIFT_CONST(9)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_RANGE                        9:9
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR41_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_RANGE                        8:8
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR40_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_SHIFT                        _MK_SHIFT_CONST(7)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_RANGE                        7:7
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR39_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_SHIFT                        _MK_SHIFT_CONST(6)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_RANGE                        6:6
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR38_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_SHIFT                        _MK_SHIFT_CONST(5)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_RANGE                        5:5
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR37_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_SHIFT                        _MK_SHIFT_CONST(4)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_RANGE                        4:4
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR36_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_SHIFT                        _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_RANGE                        3:3
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR35_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_SHIFT                        _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_RANGE                        2:2
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR34_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_SHIFT                        _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_RANGE                        1:1
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR33_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_SHIFT)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_RANGE                        0:0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0_ERR32_RELOAD                       _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0                     _MK_ADDR_CONST(0x1084)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_SECURE                      0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_DUAL                        0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_SCR                         0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_WORD_COUNT                  0x1
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_READ_MASK                   _MK_MASK_CONST(0x80000000)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_WRITE_MASK                  _MK_MASK_CONST(0x80000000)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_SHIFT                 _MK_SHIFT_CONST(31)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_SHIFT)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_RANGE                 31:31
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_WOFFSET                       0x0
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_PARITY_PROTECTION                     _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0_ERR63_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 0x1088

// Reserved address 0x108c

// Register NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0                 _MK_ADDR_CONST(0x1090)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_SECURE                  0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_DUAL                    0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_SCR                     0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_WORD_COUNT                      0x1
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_SHIFT                     _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_RANGE                     3:3
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR67_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_SHIFT                     _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_RANGE                     2:2
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR66_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_RANGE                     1:1
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR65_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_RANGE                     0:0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0_ERR64_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0                  _MK_ADDR_CONST(0x1094)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_SECURE                   0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_DUAL                     0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_SCR                      0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_WORD_COUNT                       0x1
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_READ_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_RANGE                      3:3
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR67_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_SHIFT                      _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_RANGE                      2:2
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR66_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_RANGE                      1:1
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR65_FORCE                      _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_RANGE                      0:0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_NOFORCE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0_ERR64_FORCE                      _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0                 _MK_ADDR_CONST(0x1098)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_SECURE                  0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_DUAL                    0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_SCR                     0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_WORD_COUNT                      0x1
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR67_SHIFT                     _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR67_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR67_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR67_RANGE                     3:3
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR67_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR67_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR67_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR67_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR67_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR67_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR67_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR66_SHIFT                     _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR66_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR66_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR66_RANGE                     2:2
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR66_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR66_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR66_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR66_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR66_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR66_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR66_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR65_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR65_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR65_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR65_RANGE                     1:1
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR65_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR65_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR65_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR65_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR65_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR65_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR65_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR64_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR64_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR64_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR64_RANGE                     0:0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR64_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR64_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR64_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR64_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR64_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR64_PARITY_PROTECTION                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0_ERR64_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0                 _MK_ADDR_CONST(0x109c)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_SECURE                  0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_DUAL                    0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_SCR                     0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_WORD_COUNT                      0x1
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_RESET_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_READ_MASK                       _MK_MASK_CONST(0x3)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_WRITE_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_RANGE                     1:1
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR65_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_SHIFT)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_RANGE                     0:0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_WOFFSET                   0x0
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0_ERR64_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0                  _MK_ADDR_CONST(0x10a0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_SECURE                   0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_DUAL                     0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_SCR                      0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_WORD_COUNT                       0x1
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_RANGE                      3:3
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR67_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_SHIFT                      _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_RANGE                      2:2
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR66_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_RANGE                      1:1
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR65_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_RANGE                      0:0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0_ERR64_ENABLE                     _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0                   _MK_ADDR_CONST(0x10a4)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_SECURE                    0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_DUAL                      0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_SCR                       0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_WORD_COUNT                        0x1
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_READ_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_SHIFT                       _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_RANGE                       3:3
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR67_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_SHIFT                       _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_RANGE                       2:2
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR66_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_SHIFT                       _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_RANGE                       1:1
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR65_FORCE                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_RANGE                       0:0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_WOFFSET                     0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_NOFORCE                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0_ERR64_FORCE                       _MK_ENUM_CONST(1)


// Register NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0                  _MK_ADDR_CONST(0x10a8)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_SECURE                   0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_DUAL                     0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_SCR                      0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_WORD_COUNT                       0x1
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR67_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR67_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR67_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR67_RANGE                      3:3
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR67_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR67_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR67_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR67_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR67_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR67_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR67_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR66_SHIFT                      _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR66_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR66_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR66_RANGE                      2:2
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR66_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR66_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR66_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR66_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR66_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR66_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR66_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR65_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR65_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR65_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR65_RANGE                      1:1
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR65_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR65_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR65_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR65_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR65_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR65_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR65_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR64_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR64_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR64_SHIFT)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR64_RANGE                      0:0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR64_WOFFSET                    0x0
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR64_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR64_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR64_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR64_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR64_PARITY_PROTECTION                  _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0_ERR64_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Reserved address 0x10ac

// Register NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0                    _MK_ADDR_CONST(0x10b0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_SECURE                     0x0
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_DUAL                       0x0
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_SCR                        0
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_WORD_COUNT                         0x1
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_READ_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_SHIFT                        _MK_SHIFT_CONST(3)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_SHIFT)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_RANGE                        3:3
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR67_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_SHIFT                        _MK_SHIFT_CONST(2)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_SHIFT)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_RANGE                        2:2
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR66_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_SHIFT                        _MK_SHIFT_CONST(1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_SHIFT)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_RANGE                        1:1
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR65_RELOAD                       _MK_ENUM_CONST(1)

#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_SHIFT)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_RANGE                        0:0
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_WOFFSET                      0x0
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_NORELOAD                     _MK_ENUM_CONST(0)
#define NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0_ERR64_RELOAD                       _MK_ENUM_CONST(1)


// Reserved address 0x10b4

// Reserved address 0x10b8

// Reserved address 0x10bc

// Register NVDLA_MCIF_CFG_RD_WEIGHT_0_0
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0                    _MK_ADDR_CONST(0x2000)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_SECURE                     0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_DUAL                       0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_SCR                        0
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_WORD_COUNT                         0x1
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RESET_VAL                  _MK_MASK_CONST(0x1010101)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_FIELD                       _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_RANGE                       7:0
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_WOFFSET                     0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_RANGE                        15:8
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_WOFFSET                      0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_RANGE                        23:16
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_WOFFSET                      0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_SHIFT                        _MK_SHIFT_CONST(24)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_RANGE                        31:24
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_WOFFSET                      0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_MCIF_CFG_RD_WEIGHT_1_0
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0                    _MK_ADDR_CONST(0x2004)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_SECURE                     0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_DUAL                       0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_SCR                        0
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_WORD_COUNT                         0x1
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RESET_VAL                  _MK_MASK_CONST(0x1010101)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_RANGE                      7:0
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_WOFFSET                    0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_RANGE                      15:8
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_WOFFSET                    0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_RANGE                      23:16
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_WOFFSET                    0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_SHIFT                   _MK_SHIFT_CONST(24)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_FIELD                   _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_RANGE                   31:24
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_WOFFSET                 0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_DEFAULT                 _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_MCIF_CFG_RD_WEIGHT_2_0
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0                    _MK_ADDR_CONST(0x2008)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_SECURE                     0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_DUAL                       0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_SCR                        0
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_WORD_COUNT                         0x1
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RESET_VAL                  _MK_MASK_CONST(0x1010101)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_FIELD                    _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_RANGE                    7:0
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_WOFFSET                  0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_DEFAULT                  _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_RANGE                        15:8
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_WOFFSET                      0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_RANGE                      23:16
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_WOFFSET                    0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_SHIFT                      _MK_SHIFT_CONST(24)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_SHIFT)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_RANGE                      31:24
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_WOFFSET                    0x0
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_MCIF_CFG_WR_WEIGHT_0_0
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0                    _MK_ADDR_CONST(0x200c)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_SECURE                     0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_DUAL                       0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_SCR                        0
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WORD_COUNT                         0x1
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_RESET_VAL                  _MK_MASK_CONST(0x1010101)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_FIELD                       _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_SHIFT)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_RANGE                       7:0
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_WOFFSET                     0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_SHIFT)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_RANGE                        15:8
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_WOFFSET                      0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_SHIFT)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_RANGE                        23:16
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_WOFFSET                      0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_SHIFT                        _MK_SHIFT_CONST(24)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_SHIFT)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_RANGE                        31:24
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_WOFFSET                      0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_MCIF_CFG_WR_WEIGHT_1_0
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0                    _MK_ADDR_CONST(0x2010)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_SECURE                     0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_DUAL                       0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_SCR                        0
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WORD_COUNT                         0x1
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_RESET_VAL                  _MK_MASK_CONST(0x1010101)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_SHIFT)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_RANGE                        7:0
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_WOFFSET                      0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_SHIFT)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_RANGE                      15:8
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_WOFFSET                    0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_SHIFT)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_RANGE                      23:16
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_WOFFSET                    0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_SHIFT                      _MK_SHIFT_CONST(24)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_SHIFT)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_RANGE                      31:24
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_WOFFSET                    0x0
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_MCIF_CFG_OUTSTANDING_CNT_0
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0                        _MK_ADDR_CONST(0x2014)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_SECURE                         0x0
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_DUAL                   0x0
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_SCR                    0
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WORD_COUNT                     0x1
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RESET_VAL                      _MK_MASK_CONST(0xffff)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_SHIFT)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_RANGE                        7:0
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_WOFFSET                      0x0
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_DEFAULT                      _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_SHIFT)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_RANGE                        15:8
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_WOFFSET                      0x0
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_DEFAULT                      _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_MCIF_STATUS_0
#define NVDLA_MCIF_STATUS_0                     _MK_ADDR_CONST(0x2018)
#define NVDLA_MCIF_STATUS_0_SECURE                      0x0
#define NVDLA_MCIF_STATUS_0_DUAL                        0x0
#define NVDLA_MCIF_STATUS_0_SCR                         0
#define NVDLA_MCIF_STATUS_0_WORD_COUNT                  0x1
#define NVDLA_MCIF_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x100)
#define NVDLA_MCIF_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x100)
#define NVDLA_MCIF_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x100)
#define NVDLA_MCIF_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_STATUS_0_IDLE_SHIFT                  _MK_SHIFT_CONST(8)
#define NVDLA_MCIF_STATUS_0_IDLE_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_MCIF_STATUS_0_IDLE_SHIFT)
#define NVDLA_MCIF_STATUS_0_IDLE_RANGE                  8:8
#define NVDLA_MCIF_STATUS_0_IDLE_WOFFSET                        0x0
#define NVDLA_MCIF_STATUS_0_IDLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_STATUS_0_IDLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_STATUS_0_IDLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_STATUS_0_IDLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_STATUS_0_IDLE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_MCIF_STATUS_0_IDLE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_MCIF_STATUS_0_IDLE_INIT_ENUM                      YES
#define NVDLA_MCIF_STATUS_0_IDLE_NO                     _MK_ENUM_CONST(0)
#define NVDLA_MCIF_STATUS_0_IDLE_YES                    _MK_ENUM_CONST(1)


// Register NVDLA_CVIF_CFG_RD_WEIGHT_0_0
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0                    _MK_ADDR_CONST(0x3000)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_SECURE                     0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_DUAL                       0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_SCR                        0
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_WORD_COUNT                         0x1
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RESET_VAL                  _MK_MASK_CONST(0x1010101)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_FIELD                       _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_RANGE                       7:0
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_WOFFSET                     0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_BDMA_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_RANGE                        15:8
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_WOFFSET                      0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_SDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_RANGE                        23:16
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_WOFFSET                      0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_PDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_SHIFT                        _MK_SHIFT_CONST(24)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_RANGE                        31:24
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_WOFFSET                      0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_0_0_RD_WEIGHT_CDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CVIF_CFG_RD_WEIGHT_1_0
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0                    _MK_ADDR_CONST(0x3004)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_SECURE                     0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_DUAL                       0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_SCR                        0
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_WORD_COUNT                         0x1
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RESET_VAL                  _MK_MASK_CONST(0x1010101)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_RANGE                      7:0
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_WOFFSET                    0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_B_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_RANGE                      15:8
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_WOFFSET                    0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_N_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_RANGE                      23:16
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_WOFFSET                    0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_SDP_E_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_SHIFT                   _MK_SHIFT_CONST(24)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_FIELD                   _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_RANGE                   31:24
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_WOFFSET                 0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_DEFAULT                 _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_1_0_RD_WEIGHT_CDMA_DAT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_CVIF_CFG_RD_WEIGHT_2_0
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0                    _MK_ADDR_CONST(0x3008)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_SECURE                     0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_DUAL                       0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_SCR                        0
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_WORD_COUNT                         0x1
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RESET_VAL                  _MK_MASK_CONST(0x1010101)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_FIELD                    _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_RANGE                    7:0
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_WOFFSET                  0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_DEFAULT                  _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_CDMA_WT_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_RANGE                        15:8
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_WOFFSET                      0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RBK_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_RANGE                      23:16
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_WOFFSET                    0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_SHIFT                      _MK_SHIFT_CONST(24)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_SHIFT)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_RANGE                      31:24
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_WOFFSET                    0x0
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_RD_WEIGHT_2_0_RD_WEIGHT_RSV_0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_CVIF_CFG_WR_WEIGHT_0_0
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0                    _MK_ADDR_CONST(0x300c)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_SECURE                     0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_DUAL                       0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_SCR                        0
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WORD_COUNT                         0x1
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_RESET_VAL                  _MK_MASK_CONST(0x1010101)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_FIELD                       _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_SHIFT)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_RANGE                       7:0
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_WOFFSET                     0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_BDMA_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_SHIFT)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_RANGE                        15:8
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_WOFFSET                      0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_SDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_SHIFT)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_RANGE                        23:16
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_WOFFSET                      0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_PDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_SHIFT                        _MK_SHIFT_CONST(24)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_SHIFT)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_RANGE                        31:24
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_WOFFSET                      0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_0_0_WR_WEIGHT_CDP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CVIF_CFG_WR_WEIGHT_1_0
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0                    _MK_ADDR_CONST(0x3010)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_SECURE                     0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_DUAL                       0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_SCR                        0
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WORD_COUNT                         0x1
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_RESET_VAL                  _MK_MASK_CONST(0x1010101)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_SHIFT)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_RANGE                        7:0
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_WOFFSET                      0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RBK_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_SHIFT)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_RANGE                      15:8
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_WOFFSET                    0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_SHIFT)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_RANGE                      23:16
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_WOFFSET                    0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_SHIFT                      _MK_SHIFT_CONST(24)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_FIELD                      _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_SHIFT)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_RANGE                      31:24
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_WOFFSET                    0x0
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_WR_WEIGHT_1_0_WR_WEIGHT_RSV_0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_CVIF_CFG_OUTSTANDING_CNT_0
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0                        _MK_ADDR_CONST(0x3014)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_SECURE                         0x0
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_DUAL                   0x0
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_SCR                    0
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WORD_COUNT                     0x1
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RESET_VAL                      _MK_MASK_CONST(0xffff)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_SHIFT)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_RANGE                        7:0
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_WOFFSET                      0x0
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_DEFAULT                      _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_RD_OS_CNT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_SHIFT)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_RANGE                        15:8
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_WOFFSET                      0x0
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_DEFAULT                      _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_CFG_OUTSTANDING_CNT_0_WR_OS_CNT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CVIF_STATUS_0
#define NVDLA_CVIF_STATUS_0                     _MK_ADDR_CONST(0x3018)
#define NVDLA_CVIF_STATUS_0_SECURE                      0x0
#define NVDLA_CVIF_STATUS_0_DUAL                        0x0
#define NVDLA_CVIF_STATUS_0_SCR                         0
#define NVDLA_CVIF_STATUS_0_WORD_COUNT                  0x1
#define NVDLA_CVIF_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x100)
#define NVDLA_CVIF_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x100)
#define NVDLA_CVIF_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x100)
#define NVDLA_CVIF_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_STATUS_0_IDLE_SHIFT                  _MK_SHIFT_CONST(8)
#define NVDLA_CVIF_STATUS_0_IDLE_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_CVIF_STATUS_0_IDLE_SHIFT)
#define NVDLA_CVIF_STATUS_0_IDLE_RANGE                  8:8
#define NVDLA_CVIF_STATUS_0_IDLE_WOFFSET                        0x0
#define NVDLA_CVIF_STATUS_0_IDLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_STATUS_0_IDLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_STATUS_0_IDLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_STATUS_0_IDLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_STATUS_0_IDLE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CVIF_STATUS_0_IDLE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CVIF_STATUS_0_IDLE_INIT_ENUM                      YES
#define NVDLA_CVIF_STATUS_0_IDLE_NO                     _MK_ENUM_CONST(0)
#define NVDLA_CVIF_STATUS_0_IDLE_YES                    _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_CFG_SRC_ADDR_LOW_0
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0                   _MK_ADDR_CONST(0x4000)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_SECURE                    0x0
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_DUAL                      0x0
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_SCR                       0
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_WORD_COUNT                        0x1
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_RESET_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_READ_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_V32_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_V32_FIELD                 _MK_FIELD_CONST(0x7ffffff, NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_V32_SHIFT)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_V32_RANGE                 31:5
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_V32_WOFFSET                       0x0
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_V32_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_V32_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffffff)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_V32_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_V32_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_V32_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_LOW_0_V32_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0                  _MK_ADDR_CONST(0x4004)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_SECURE                   0x0
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_DUAL                     0x0
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_SCR                      0
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_WORD_COUNT                       0x1
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_V8_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_V8_FIELD                 _MK_FIELD_CONST(0xffffffff, NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_V8_SHIFT)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_V8_RANGE                 31:0
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_V8_WOFFSET                       0x0
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_V8_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_V8_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_V8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_V8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_V8_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0_V8_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_CFG_DST_ADDR_LOW_0
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0                   _MK_ADDR_CONST(0x4008)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_SECURE                    0x0
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_DUAL                      0x0
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_SCR                       0
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_WORD_COUNT                        0x1
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_RESET_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_READ_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_V32_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_V32_FIELD                 _MK_FIELD_CONST(0x7ffffff, NVDLA_BDMA_CFG_DST_ADDR_LOW_0_V32_SHIFT)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_V32_RANGE                 31:5
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_V32_WOFFSET                       0x0
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_V32_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_V32_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffffff)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_V32_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_V32_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_V32_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_LOW_0_V32_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_CFG_DST_ADDR_HIGH_0
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0                  _MK_ADDR_CONST(0x400c)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_SECURE                   0x0
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_DUAL                     0x0
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_SCR                      0
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_WORD_COUNT                       0x1
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_V8_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_V8_FIELD                 _MK_FIELD_CONST(0xffffffff, NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_V8_SHIFT)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_V8_RANGE                 31:0
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_V8_WOFFSET                       0x0
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_V8_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_V8_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_V8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_V8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_V8_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_ADDR_HIGH_0_V8_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_CFG_LINE_0
#define NVDLA_BDMA_CFG_LINE_0                   _MK_ADDR_CONST(0x4010)
#define NVDLA_BDMA_CFG_LINE_0_SECURE                    0x0
#define NVDLA_BDMA_CFG_LINE_0_DUAL                      0x0
#define NVDLA_BDMA_CFG_LINE_0_SCR                       0
#define NVDLA_BDMA_CFG_LINE_0_WORD_COUNT                        0x1
#define NVDLA_BDMA_CFG_LINE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_0_RESET_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_BDMA_CFG_LINE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_0_READ_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_BDMA_CFG_LINE_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_BDMA_CFG_LINE_0_SIZE_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_CFG_LINE_0_SIZE_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_BDMA_CFG_LINE_0_SIZE_SHIFT)
#define NVDLA_BDMA_CFG_LINE_0_SIZE_RANGE                        12:0
#define NVDLA_BDMA_CFG_LINE_0_SIZE_WOFFSET                      0x0
#define NVDLA_BDMA_CFG_LINE_0_SIZE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_0_SIZE_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_BDMA_CFG_LINE_0_SIZE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_0_SIZE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_0_SIZE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_0_SIZE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_CFG_CMD_0
#define NVDLA_BDMA_CFG_CMD_0                    _MK_ADDR_CONST(0x4014)
#define NVDLA_BDMA_CFG_CMD_0_SECURE                     0x0
#define NVDLA_BDMA_CFG_CMD_0_DUAL                       0x0
#define NVDLA_BDMA_CFG_CMD_0_SCR                        0
#define NVDLA_BDMA_CFG_CMD_0_WORD_COUNT                         0x1
#define NVDLA_BDMA_CFG_CMD_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_CMD_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define NVDLA_BDMA_CFG_CMD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_CMD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_CMD_0_READ_MASK                  _MK_MASK_CONST(0x3)
#define NVDLA_BDMA_CFG_CMD_0_WRITE_MASK                         _MK_MASK_CONST(0x3)
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_SHIFT)
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_RANGE                 0:0
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_WOFFSET                       0x0
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_CVSRAM                        _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_CMD_0_SRC_RAM_TYPE_MC                    _MK_ENUM_CONST(1)

#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_SHIFT                 _MK_SHIFT_CONST(1)
#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_SHIFT)
#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_RANGE                 1:1
#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_WOFFSET                       0x0
#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_CVSRAM                        _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_CMD_0_DST_RAM_TYPE_MC                    _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_CFG_LINE_REPEAT_0
#define NVDLA_BDMA_CFG_LINE_REPEAT_0                    _MK_ADDR_CONST(0x4018)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_SECURE                     0x0
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_DUAL                       0x0
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_SCR                        0
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_WORD_COUNT                         0x1
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_RESET_MASK                         _MK_MASK_CONST(0xffffff)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_NUMBER_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_NUMBER_FIELD                       _MK_FIELD_CONST(0xffffff, NVDLA_BDMA_CFG_LINE_REPEAT_0_NUMBER_SHIFT)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_NUMBER_RANGE                       23:0
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_NUMBER_WOFFSET                     0x0
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_NUMBER_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_NUMBER_DEFAULT_MASK                        _MK_MASK_CONST(0xffffff)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_NUMBER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_NUMBER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_NUMBER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LINE_REPEAT_0_NUMBER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_CFG_SRC_LINE_0
#define NVDLA_BDMA_CFG_SRC_LINE_0                       _MK_ADDR_CONST(0x401c)
#define NVDLA_BDMA_CFG_SRC_LINE_0_SECURE                        0x0
#define NVDLA_BDMA_CFG_SRC_LINE_0_DUAL                  0x0
#define NVDLA_BDMA_CFG_SRC_LINE_0_SCR                   0
#define NVDLA_BDMA_CFG_SRC_LINE_0_WORD_COUNT                    0x1
#define NVDLA_BDMA_CFG_SRC_LINE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_LINE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_SRC_LINE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_LINE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_LINE_0_READ_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_SRC_LINE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_SRC_LINE_0_STRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_BDMA_CFG_SRC_LINE_0_STRIDE_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_BDMA_CFG_SRC_LINE_0_STRIDE_SHIFT)
#define NVDLA_BDMA_CFG_SRC_LINE_0_STRIDE_RANGE                  31:5
#define NVDLA_BDMA_CFG_SRC_LINE_0_STRIDE_WOFFSET                        0x0
#define NVDLA_BDMA_CFG_SRC_LINE_0_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_LINE_0_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_BDMA_CFG_SRC_LINE_0_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_LINE_0_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_LINE_0_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_LINE_0_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_CFG_DST_LINE_0
#define NVDLA_BDMA_CFG_DST_LINE_0                       _MK_ADDR_CONST(0x4020)
#define NVDLA_BDMA_CFG_DST_LINE_0_SECURE                        0x0
#define NVDLA_BDMA_CFG_DST_LINE_0_DUAL                  0x0
#define NVDLA_BDMA_CFG_DST_LINE_0_SCR                   0
#define NVDLA_BDMA_CFG_DST_LINE_0_WORD_COUNT                    0x1
#define NVDLA_BDMA_CFG_DST_LINE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_LINE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_DST_LINE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_LINE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_LINE_0_READ_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_DST_LINE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_DST_LINE_0_STRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_BDMA_CFG_DST_LINE_0_STRIDE_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_BDMA_CFG_DST_LINE_0_STRIDE_SHIFT)
#define NVDLA_BDMA_CFG_DST_LINE_0_STRIDE_RANGE                  31:5
#define NVDLA_BDMA_CFG_DST_LINE_0_STRIDE_WOFFSET                        0x0
#define NVDLA_BDMA_CFG_DST_LINE_0_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_LINE_0_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_BDMA_CFG_DST_LINE_0_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_LINE_0_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_LINE_0_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_LINE_0_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_CFG_SURF_REPEAT_0
#define NVDLA_BDMA_CFG_SURF_REPEAT_0                    _MK_ADDR_CONST(0x4024)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_SECURE                     0x0
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_DUAL                       0x0
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_SCR                        0
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_WORD_COUNT                         0x1
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_RESET_MASK                         _MK_MASK_CONST(0xffffff)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_NUMBER_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_NUMBER_FIELD                       _MK_FIELD_CONST(0xffffff, NVDLA_BDMA_CFG_SURF_REPEAT_0_NUMBER_SHIFT)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_NUMBER_RANGE                       23:0
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_NUMBER_WOFFSET                     0x0
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_NUMBER_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_NUMBER_DEFAULT_MASK                        _MK_MASK_CONST(0xffffff)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_NUMBER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_NUMBER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_NUMBER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SURF_REPEAT_0_NUMBER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_CFG_SRC_SURF_0
#define NVDLA_BDMA_CFG_SRC_SURF_0                       _MK_ADDR_CONST(0x4028)
#define NVDLA_BDMA_CFG_SRC_SURF_0_SECURE                        0x0
#define NVDLA_BDMA_CFG_SRC_SURF_0_DUAL                  0x0
#define NVDLA_BDMA_CFG_SRC_SURF_0_SCR                   0
#define NVDLA_BDMA_CFG_SRC_SURF_0_WORD_COUNT                    0x1
#define NVDLA_BDMA_CFG_SRC_SURF_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_SURF_0_RESET_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_SRC_SURF_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_SURF_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_SURF_0_READ_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_SRC_SURF_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_SRC_SURF_0_STRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_BDMA_CFG_SRC_SURF_0_STRIDE_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_BDMA_CFG_SRC_SURF_0_STRIDE_SHIFT)
#define NVDLA_BDMA_CFG_SRC_SURF_0_STRIDE_RANGE                  31:5
#define NVDLA_BDMA_CFG_SRC_SURF_0_STRIDE_WOFFSET                        0x0
#define NVDLA_BDMA_CFG_SRC_SURF_0_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_SURF_0_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_BDMA_CFG_SRC_SURF_0_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_SURF_0_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_SURF_0_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_SRC_SURF_0_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_CFG_DST_SURF_0
#define NVDLA_BDMA_CFG_DST_SURF_0                       _MK_ADDR_CONST(0x402c)
#define NVDLA_BDMA_CFG_DST_SURF_0_SECURE                        0x0
#define NVDLA_BDMA_CFG_DST_SURF_0_DUAL                  0x0
#define NVDLA_BDMA_CFG_DST_SURF_0_SCR                   0
#define NVDLA_BDMA_CFG_DST_SURF_0_WORD_COUNT                    0x1
#define NVDLA_BDMA_CFG_DST_SURF_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_SURF_0_RESET_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_DST_SURF_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_SURF_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_SURF_0_READ_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_DST_SURF_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_BDMA_CFG_DST_SURF_0_STRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_BDMA_CFG_DST_SURF_0_STRIDE_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_BDMA_CFG_DST_SURF_0_STRIDE_SHIFT)
#define NVDLA_BDMA_CFG_DST_SURF_0_STRIDE_RANGE                  31:5
#define NVDLA_BDMA_CFG_DST_SURF_0_STRIDE_WOFFSET                        0x0
#define NVDLA_BDMA_CFG_DST_SURF_0_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_SURF_0_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_BDMA_CFG_DST_SURF_0_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_SURF_0_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_SURF_0_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_DST_SURF_0_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_CFG_OP_0
#define NVDLA_BDMA_CFG_OP_0                     _MK_ADDR_CONST(0x4030)
#define NVDLA_BDMA_CFG_OP_0_SECURE                      0x0
#define NVDLA_BDMA_CFG_OP_0_DUAL                        0x0
#define NVDLA_BDMA_CFG_OP_0_SCR                         0
#define NVDLA_BDMA_CFG_OP_0_WORD_COUNT                  0x1
#define NVDLA_BDMA_CFG_OP_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_OP_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_OP_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_OP_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_OP_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_OP_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_OP_0_EN_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_CFG_OP_0_EN_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_BDMA_CFG_OP_0_EN_SHIFT)
#define NVDLA_BDMA_CFG_OP_0_EN_RANGE                    0:0
#define NVDLA_BDMA_CFG_OP_0_EN_WOFFSET                  0x0
#define NVDLA_BDMA_CFG_OP_0_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_OP_0_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_OP_0_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_OP_0_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_OP_0_EN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_OP_0_EN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_OP_0_EN_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_OP_0_EN_ENABLE                   _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_CFG_LAUNCH0_0
#define NVDLA_BDMA_CFG_LAUNCH0_0                        _MK_ADDR_CONST(0x4034)
#define NVDLA_BDMA_CFG_LAUNCH0_0_SECURE                         0x0
#define NVDLA_BDMA_CFG_LAUNCH0_0_DUAL                   0x0
#define NVDLA_BDMA_CFG_LAUNCH0_0_SCR                    0
#define NVDLA_BDMA_CFG_LAUNCH0_0_WORD_COUNT                     0x1
#define NVDLA_BDMA_CFG_LAUNCH0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH0_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_LAUNCH0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH0_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_LAUNCH0_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_SHIFT)
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_RANGE                      0:0
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_WOFFSET                    0x0
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_NO                 _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_LAUNCH0_0_GRP0_LAUNCH_YES                        _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_CFG_LAUNCH1_0
#define NVDLA_BDMA_CFG_LAUNCH1_0                        _MK_ADDR_CONST(0x4038)
#define NVDLA_BDMA_CFG_LAUNCH1_0_SECURE                         0x0
#define NVDLA_BDMA_CFG_LAUNCH1_0_DUAL                   0x0
#define NVDLA_BDMA_CFG_LAUNCH1_0_SCR                    0
#define NVDLA_BDMA_CFG_LAUNCH1_0_WORD_COUNT                     0x1
#define NVDLA_BDMA_CFG_LAUNCH1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH1_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_LAUNCH1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH1_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_LAUNCH1_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_SHIFT)
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_RANGE                      0:0
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_WOFFSET                    0x0
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_NO                 _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_LAUNCH1_0_GRP1_LAUNCH_YES                        _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_CFG_STATUS_0
#define NVDLA_BDMA_CFG_STATUS_0                 _MK_ADDR_CONST(0x403c)
#define NVDLA_BDMA_CFG_STATUS_0_SECURE                  0x0
#define NVDLA_BDMA_CFG_STATUS_0_DUAL                    0x0
#define NVDLA_BDMA_CFG_STATUS_0_SCR                     0
#define NVDLA_BDMA_CFG_STATUS_0_WORD_COUNT                      0x1
#define NVDLA_BDMA_CFG_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_SHIFT)
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_RANGE                    0:0
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_WOFFSET                  0x0
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_INIT_ENUM                        NO
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_NO                       _MK_ENUM_CONST(0)
#define NVDLA_BDMA_CFG_STATUS_0_STALL_COUNT_EN_YES                      _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_STATUS_0
#define NVDLA_BDMA_STATUS_0                     _MK_ADDR_CONST(0x4040)
#define NVDLA_BDMA_STATUS_0_SECURE                      0x0
#define NVDLA_BDMA_STATUS_0_DUAL                        0x0
#define NVDLA_BDMA_STATUS_0_SCR                         0
#define NVDLA_BDMA_STATUS_0_WORD_COUNT                  0x1
#define NVDLA_BDMA_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x114)
#define NVDLA_BDMA_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x7ff)
#define NVDLA_BDMA_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x7ff)
#define NVDLA_BDMA_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_FREE_SLOT_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_STATUS_0_FREE_SLOT_FIELD                     _MK_FIELD_CONST(0xff, NVDLA_BDMA_STATUS_0_FREE_SLOT_SHIFT)
#define NVDLA_BDMA_STATUS_0_FREE_SLOT_RANGE                     7:0
#define NVDLA_BDMA_STATUS_0_FREE_SLOT_WOFFSET                   0x0
#define NVDLA_BDMA_STATUS_0_FREE_SLOT_DEFAULT                   _MK_MASK_CONST(0x14)
#define NVDLA_BDMA_STATUS_0_FREE_SLOT_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define NVDLA_BDMA_STATUS_0_FREE_SLOT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_FREE_SLOT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_FREE_SLOT_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_FREE_SLOT_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_BDMA_STATUS_0_IDLE_SHIFT                  _MK_SHIFT_CONST(8)
#define NVDLA_BDMA_STATUS_0_IDLE_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_BDMA_STATUS_0_IDLE_SHIFT)
#define NVDLA_BDMA_STATUS_0_IDLE_RANGE                  8:8
#define NVDLA_BDMA_STATUS_0_IDLE_WOFFSET                        0x0
#define NVDLA_BDMA_STATUS_0_IDLE_DEFAULT                        _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_STATUS_0_IDLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_STATUS_0_IDLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_IDLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_IDLE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_IDLE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_STATUS_0_IDLE_INIT_ENUM                      YES
#define NVDLA_BDMA_STATUS_0_IDLE_NO                     _MK_ENUM_CONST(0)
#define NVDLA_BDMA_STATUS_0_IDLE_YES                    _MK_ENUM_CONST(1)

#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_SHIFT                     _MK_SHIFT_CONST(9)
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_BDMA_STATUS_0_GRP0_BUSY_SHIFT)
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_RANGE                     9:9
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_WOFFSET                   0x0
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_INIT_ENUM                 NO
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_NO                        _MK_ENUM_CONST(0)
#define NVDLA_BDMA_STATUS_0_GRP0_BUSY_YES                       _MK_ENUM_CONST(1)

#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_SHIFT                     _MK_SHIFT_CONST(10)
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_BDMA_STATUS_0_GRP1_BUSY_SHIFT)
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_RANGE                     10:10
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_WOFFSET                   0x0
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_INIT_ENUM                 NO
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_NO                        _MK_ENUM_CONST(0)
#define NVDLA_BDMA_STATUS_0_GRP1_BUSY_YES                       _MK_ENUM_CONST(1)


// Register NVDLA_BDMA_STATUS_GRP0_READ_STALL_0
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0                     _MK_ADDR_CONST(0x4044)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_SECURE                      0x0
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_DUAL                        0x0
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_SCR                         0
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_WORD_COUNT                  0x1
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_COUNT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_COUNT_FIELD                 _MK_FIELD_CONST(0xffffffff, NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_COUNT_SHIFT)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_COUNT_RANGE                 31:0
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_COUNT_WOFFSET                       0x0
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_COUNT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_READ_STALL_0_COUNT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0                    _MK_ADDR_CONST(0x4048)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_SECURE                     0x0
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_DUAL                       0x0
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_SCR                        0
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_WORD_COUNT                         0x1
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_COUNT_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_COUNT_SHIFT)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_COUNT_RANGE                        31:0
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_COUNT_WOFFSET                      0x0
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_COUNT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0_COUNT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_STATUS_GRP1_READ_STALL_0
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0                     _MK_ADDR_CONST(0x404c)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_SECURE                      0x0
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_DUAL                        0x0
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_SCR                         0
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_WORD_COUNT                  0x1
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_COUNT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_COUNT_FIELD                 _MK_FIELD_CONST(0xffffffff, NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_COUNT_SHIFT)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_COUNT_RANGE                 31:0
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_COUNT_WOFFSET                       0x0
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_COUNT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_COUNT_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_COUNT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_COUNT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_COUNT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_READ_STALL_0_COUNT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0                    _MK_ADDR_CONST(0x4050)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_SECURE                     0x0
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_DUAL                       0x0
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_SCR                        0
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_WORD_COUNT                         0x1
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_COUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_COUNT_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_COUNT_SHIFT)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_COUNT_RANGE                        31:0
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_COUNT_WOFFSET                      0x0
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_COUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_COUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_COUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_COUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_COUNT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0_COUNT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_S_STATUS_0
#define NVDLA_CDMA_S_STATUS_0                   _MK_ADDR_CONST(0x5000)
#define NVDLA_CDMA_S_STATUS_0_SECURE                    0x0
#define NVDLA_CDMA_S_STATUS_0_DUAL                      0x0
#define NVDLA_CDMA_S_STATUS_0_SCR                       0
#define NVDLA_CDMA_S_STATUS_0_WORD_COUNT                        0x1
#define NVDLA_CDMA_S_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define NVDLA_CDMA_S_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define NVDLA_CDMA_S_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_FIELD                    _MK_FIELD_CONST(0x3, NVDLA_CDMA_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_RANGE                    1:0
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_WOFFSET                  0x0
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_INIT_ENUM                        IDLE
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_IDLE                     _MK_ENUM_CONST(0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_RUNNING                  _MK_ENUM_CONST(1)
#define NVDLA_CDMA_S_STATUS_0_STATUS_0_PENDING                  _MK_ENUM_CONST(2)

#define NVDLA_CDMA_S_STATUS_0_STATUS_1_SHIFT                    _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_FIELD                    _MK_FIELD_CONST(0x3, NVDLA_CDMA_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_RANGE                    17:16
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_WOFFSET                  0x0
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_INIT_ENUM                        IDLE
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_IDLE                     _MK_ENUM_CONST(0)
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_RUNNING                  _MK_ENUM_CONST(1)
#define NVDLA_CDMA_S_STATUS_0_STATUS_1_PENDING                  _MK_ENUM_CONST(2)


// Register NVDLA_CDMA_S_POINTER_0
#define NVDLA_CDMA_S_POINTER_0                  _MK_ADDR_CONST(0x5004)
#define NVDLA_CDMA_S_POINTER_0_SECURE                   0x0
#define NVDLA_CDMA_S_POINTER_0_DUAL                     0x0
#define NVDLA_CDMA_S_POINTER_0_SCR                      0
#define NVDLA_CDMA_S_POINTER_0_WORD_COUNT                       0x1
#define NVDLA_CDMA_S_POINTER_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_POINTER_0_RESET_MASK                       _MK_MASK_CONST(0x10001)
#define NVDLA_CDMA_S_POINTER_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_POINTER_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_POINTER_0_READ_MASK                        _MK_MASK_CONST(0x10001)
#define NVDLA_CDMA_S_POINTER_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_CDMA_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_RANGE                   0:0
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_WOFFSET                 0x0
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_INIT_ENUM                       GROUP_0
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_GROUP_0                 _MK_ENUM_CONST(0)
#define NVDLA_CDMA_S_POINTER_0_PRODUCER_GROUP_1                 _MK_ENUM_CONST(1)

#define NVDLA_CDMA_S_POINTER_0_CONSUMER_SHIFT                   _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_CDMA_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_RANGE                   16:16
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_WOFFSET                 0x0
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_INIT_ENUM                       GROUP_0
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_GROUP_0                 _MK_ENUM_CONST(0)
#define NVDLA_CDMA_S_POINTER_0_CONSUMER_GROUP_1                 _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_S_ARBITER_0
#define NVDLA_CDMA_S_ARBITER_0                  _MK_ADDR_CONST(0x5008)
#define NVDLA_CDMA_S_ARBITER_0_SECURE                   0x0
#define NVDLA_CDMA_S_ARBITER_0_DUAL                     0x0
#define NVDLA_CDMA_S_ARBITER_0_SCR                      0
#define NVDLA_CDMA_S_ARBITER_0_WORD_COUNT                       0x1
#define NVDLA_CDMA_S_ARBITER_0_RESET_VAL                        _MK_MASK_CONST(0x3000f)
#define NVDLA_CDMA_S_ARBITER_0_RESET_MASK                       _MK_MASK_CONST(0xf000f)
#define NVDLA_CDMA_S_ARBITER_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_ARBITER_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_ARBITER_0_READ_MASK                        _MK_MASK_CONST(0xf000f)
#define NVDLA_CDMA_S_ARBITER_0_WRITE_MASK                       _MK_MASK_CONST(0xf000f)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WEIGHT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WEIGHT_FIELD                 _MK_FIELD_CONST(0xf, NVDLA_CDMA_S_ARBITER_0_ARB_WEIGHT_SHIFT)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WEIGHT_RANGE                 3:0
#define NVDLA_CDMA_S_ARBITER_0_ARB_WEIGHT_WOFFSET                       0x0
#define NVDLA_CDMA_S_ARBITER_0_ARB_WEIGHT_DEFAULT                       _MK_MASK_CONST(0xf)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WEIGHT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WEIGHT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_S_ARBITER_0_ARB_WMB_SHIFT                    _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WMB_FIELD                    _MK_FIELD_CONST(0xf, NVDLA_CDMA_S_ARBITER_0_ARB_WMB_SHIFT)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WMB_RANGE                    19:16
#define NVDLA_CDMA_S_ARBITER_0_ARB_WMB_WOFFSET                  0x0
#define NVDLA_CDMA_S_ARBITER_0_ARB_WMB_DEFAULT                  _MK_MASK_CONST(0x3)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WMB_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WMB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WMB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WMB_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_ARBITER_0_ARB_WMB_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0                        _MK_ADDR_CONST(0x500c)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_SECURE                         0x0
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_DUAL                   0x0
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_SCR                    0
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_WORD_COUNT                     0x1
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_FLUSH_DONE_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_FLUSH_DONE_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_FLUSH_DONE_SHIFT)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_FLUSH_DONE_RANGE                       0:0
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_FLUSH_DONE_WOFFSET                     0x0
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_FLUSH_DONE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_FLUSH_DONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_FLUSH_DONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_FLUSH_DONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_FLUSH_DONE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0_FLUSH_DONE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_OP_ENABLE_0
#define NVDLA_CDMA_D_OP_ENABLE_0                        _MK_ADDR_CONST(0x5010)
#define NVDLA_CDMA_D_OP_ENABLE_0_SECURE                         0x0
#define NVDLA_CDMA_D_OP_ENABLE_0_DUAL                   0x0
#define NVDLA_CDMA_D_OP_ENABLE_0_SCR                    0
#define NVDLA_CDMA_D_OP_ENABLE_0_WORD_COUNT                     0x1
#define NVDLA_CDMA_D_OP_ENABLE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_OP_ENABLE_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_OP_ENABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_OP_ENABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_OP_ENABLE_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_OP_ENABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_RANGE                    0:0
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_WOFFSET                  0x0
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_INIT_ENUM                        DISABLE
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_OP_ENABLE_0_OP_EN_ENABLE                   _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_MISC_CFG_0
#define NVDLA_CDMA_D_MISC_CFG_0                 _MK_ADDR_CONST(0x5014)
#define NVDLA_CDMA_D_MISC_CFG_0_SECURE                  0x0
#define NVDLA_CDMA_D_MISC_CFG_0_DUAL                    0x0
#define NVDLA_CDMA_D_MISC_CFG_0_SCR                     0
#define NVDLA_CDMA_D_MISC_CFG_0_WORD_COUNT                      0x1
#define NVDLA_CDMA_D_MISC_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x1100)
#define NVDLA_CDMA_D_MISC_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x11113301)
#define NVDLA_CDMA_D_MISC_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_READ_MASK                       _MK_MASK_CONST(0x11113301)
#define NVDLA_CDMA_D_MISC_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x11113301)
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_SHIFT)
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_RANGE                 0:0
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_WOFFSET                       0x0
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_INIT_ENUM                     DIRECT
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_DIRECT                        _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_0_CONV_MODE_WINOGRAD                      _MK_ENUM_CONST(1)

#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_SHIFT                      _MK_SHIFT_CONST(8)
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_FIELD                      _MK_FIELD_CONST(0x3, NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_SHIFT)
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_RANGE                      9:8
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_WOFFSET                    0x0
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_DEFAULT                    _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_INIT_ENUM                  INT16
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_INT8                       _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_INT16                      _MK_ENUM_CONST(1)
#define NVDLA_CDMA_D_MISC_CFG_0_IN_PRECISION_FP16                       _MK_ENUM_CONST(2)

#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_SHIFT                    _MK_SHIFT_CONST(12)
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_FIELD                    _MK_FIELD_CONST(0x3, NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_SHIFT)
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_RANGE                    13:12
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_WOFFSET                  0x0
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_DEFAULT                  _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_INIT_ENUM                        INT16
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_INT8                     _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_INT16                    _MK_ENUM_CONST(1)
#define NVDLA_CDMA_D_MISC_CFG_0_PROC_PRECISION_FP16                     _MK_ENUM_CONST(2)

#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_SHIFT)
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_RANGE                        16:16
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_WOFFSET                      0x0
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_INIT_ENUM                    DISABLE
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_0_DATA_REUSE_ENABLE                       _MK_ENUM_CONST(1)

#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_SHIFT                      _MK_SHIFT_CONST(20)
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_SHIFT)
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_RANGE                      20:20
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_WOFFSET                    0x0
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_INIT_ENUM                  DISABLE
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_0_WEIGHT_REUSE_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_SHIFT                     _MK_SHIFT_CONST(24)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_SHIFT)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_RANGE                     24:24
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_WOFFSET                   0x0
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_INIT_ENUM                 DISABLE
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_DATA_RLS_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_SHIFT                   _MK_SHIFT_CONST(28)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_SHIFT)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_RANGE                   28:28
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_WOFFSET                 0x0
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_INIT_ENUM                       DISABLE
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_DISABLE                 _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MISC_CFG_0_SKIP_WEIGHT_RLS_ENABLE                  _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_DATAIN_FORMAT_0
#define NVDLA_CDMA_D_DATAIN_FORMAT_0                    _MK_ADDR_CONST(0x5018)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_SECURE                     0x0
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DUAL                       0x0
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_SCR                        0
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_RESET_VAL                  _MK_MASK_CONST(0xc00)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_RESET_MASK                         _MK_MASK_CONST(0x113f01)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_READ_MASK                  _MK_MASK_CONST(0x113f01)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_WRITE_MASK                         _MK_MASK_CONST(0x113f01)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_SHIFT)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_RANGE                        0:0
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_WOFFSET                      0x0
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_INIT_ENUM                    FEATURE
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_FEATURE                      _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_DATAIN_FORMAT_PIXEL                        _MK_ENUM_CONST(1)

#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_SHIFT                 _MK_SHIFT_CONST(8)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_FIELD                 _MK_FIELD_CONST(0x3f, NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_SHIFT)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_RANGE                 13:8
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_WOFFSET                       0x0
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_DEFAULT                       _MK_MASK_CONST(0xc)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_INIT_ENUM                     T_A8B8G8R8
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_R8                  _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_R10                 _MK_ENUM_CONST(1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_R12                 _MK_ENUM_CONST(2)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_R16                 _MK_ENUM_CONST(3)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_R16_I                       _MK_ENUM_CONST(4)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_R16_F                       _MK_ENUM_CONST(5)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_A16B16G16R16                        _MK_ENUM_CONST(6)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_X16B16G16R16                        _MK_ENUM_CONST(7)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_A16B16G16R16_F                      _MK_ENUM_CONST(8)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_A16Y16U16V16                        _MK_ENUM_CONST(9)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_V16U16Y16A16                        _MK_ENUM_CONST(10)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_A16Y16U16V16_F                      _MK_ENUM_CONST(11)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_A8B8G8R8                    _MK_ENUM_CONST(12)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_A8R8G8B8                    _MK_ENUM_CONST(13)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_B8G8R8A8                    _MK_ENUM_CONST(14)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_R8G8B8A8                    _MK_ENUM_CONST(15)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_X8B8G8R8                    _MK_ENUM_CONST(16)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_X8R8G8B8                    _MK_ENUM_CONST(17)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_B8G8R8X8                    _MK_ENUM_CONST(18)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_R8G8B8X8                    _MK_ENUM_CONST(19)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_A2B10G10R10                 _MK_ENUM_CONST(20)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_A2R10G10B10                 _MK_ENUM_CONST(21)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_B10G10R10A2                 _MK_ENUM_CONST(22)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_R10G10B10A2                 _MK_ENUM_CONST(23)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_A2Y10U10V10                 _MK_ENUM_CONST(24)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_V10U10Y10A2                 _MK_ENUM_CONST(25)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_A8Y8U8V8                    _MK_ENUM_CONST(26)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_V8U8Y8A8                    _MK_ENUM_CONST(27)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_Y8___U8V8_N444                      _MK_ENUM_CONST(28)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_Y8___V8U8_N444                      _MK_ENUM_CONST(29)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_Y10___U10V10_N444                   _MK_ENUM_CONST(30)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_Y10___V10U10_N444                   _MK_ENUM_CONST(31)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_Y12___U12V12_N444                   _MK_ENUM_CONST(32)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_Y12___V12U12_N444                   _MK_ENUM_CONST(33)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_Y16___U16V16_N444                   _MK_ENUM_CONST(34)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_FORMAT_T_Y16___V16U16_N444                   _MK_ENUM_CONST(35)

#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_SHIFT)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_RANGE                        16:16
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_WOFFSET                      0x0
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_INIT_ENUM                    PITCH_LINEAR
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_PITCH_LINEAR                 _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_MAPPING_RESERVED_LINEAR                      _MK_ENUM_CONST(1)

#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(20)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_SHIFT)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_RANGE                  20:20
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_WOFFSET                        0x0
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_INIT_ENUM                      UNSIGNED_INT
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_UNSIGNED_INT                   _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DATAIN_FORMAT_0_PIXEL_SIGN_OVERRIDE_SIGNED_INT                     _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_DATAIN_SIZE_0_0
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0                    _MK_ADDR_CONST(0x501c)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_SECURE                     0x0
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DUAL                       0x0
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_SCR                        0
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_RESET_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_READ_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_FIELD                 _MK_FIELD_CONST(0x1fff, NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_SHIFT)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_RANGE                 12:0
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_WOFFSET                       0x0
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_SHIFT)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_RANGE                        28:16
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_WOFFSET                      0x0
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_DATAIN_SIZE_1_0
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0                    _MK_ADDR_CONST(0x5020)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_SECURE                     0x0
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_DUAL                       0x0
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_SCR                        0
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_RESET_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_READ_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_FIELD                       _MK_FIELD_CONST(0x1fff, NVDLA_CDMA_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_SHIFT)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_RANGE                       12:0
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_WOFFSET                     0x0
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0                        _MK_ADDR_CONST(0x5024)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_SECURE                         0x0
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DUAL                   0x0
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_SCR                    0
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_WORD_COUNT                     0x1
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_RESET_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_READ_MASK                      _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_WRITE_MASK                     _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_FIELD                 _MK_FIELD_CONST(0x1fff, NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_SHIFT)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_RANGE                 12:0
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_WOFFSET                       0x0
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_DEFAULT_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_SHIFT)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_RANGE                        28:16
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_WOFFSET                      0x0
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_PIXEL_OFFSET_0
#define NVDLA_CDMA_D_PIXEL_OFFSET_0                     _MK_ADDR_CONST(0x5028)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_SECURE                      0x0
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_DUAL                        0x0
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_SCR                         0
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_WORD_COUNT                  0x1
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_RESET_MASK                  _MK_MASK_CONST(0x7001f)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_READ_MASK                   _MK_MASK_CONST(0x7001f)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_WRITE_MASK                  _MK_MASK_CONST(0x7001f)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_X_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_X_OFFSET_FIELD                        _MK_FIELD_CONST(0x1f, NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_X_OFFSET_SHIFT)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_X_OFFSET_RANGE                        4:0
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_X_OFFSET_WOFFSET                      0x0
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_X_OFFSET_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_X_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_X_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_X_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_X_OFFSET_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_X_OFFSET_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_Y_OFFSET_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_Y_OFFSET_FIELD                        _MK_FIELD_CONST(0x7, NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_Y_OFFSET_SHIFT)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_Y_OFFSET_RANGE                        18:16
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_Y_OFFSET_WOFFSET                      0x0
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_Y_OFFSET_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_Y_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_Y_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_Y_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_Y_OFFSET_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PIXEL_OFFSET_0_PIXEL_Y_OFFSET_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_DAIN_RAM_TYPE_0
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0                    _MK_ADDR_CONST(0x502c)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_SECURE                     0x0
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DUAL                       0x0
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_SCR                        0
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_SHIFT)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_RANGE                      0:0
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_WOFFSET                    0x0
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_INIT_ENUM                  CVIF
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_CVIF                       _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_MCIF                       _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0                 _MK_ADDR_CONST(0x5030)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_SECURE                  0x0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DUAL                    0x0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_SCR                     0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_WORD_COUNT                      0x1
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DATAIN_ADDR_HIGH_0_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DATAIN_ADDR_HIGH_0_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DATAIN_ADDR_HIGH_0_SHIFT)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DATAIN_ADDR_HIGH_0_RANGE                        31:0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DATAIN_ADDR_HIGH_0_WOFFSET                      0x0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DATAIN_ADDR_HIGH_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DATAIN_ADDR_HIGH_0_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DATAIN_ADDR_HIGH_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DATAIN_ADDR_HIGH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DATAIN_ADDR_HIGH_0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0_DATAIN_ADDR_HIGH_0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0                  _MK_ADDR_CONST(0x5034)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_SECURE                   0x0
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DUAL                     0x0
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_SCR                      0
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_WORD_COUNT                       0x1
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_READ_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DATAIN_ADDR_LOW_0_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DATAIN_ADDR_LOW_0_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DATAIN_ADDR_LOW_0_SHIFT)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DATAIN_ADDR_LOW_0_RANGE                  31:5
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DATAIN_ADDR_LOW_0_WOFFSET                        0x0
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DATAIN_ADDR_LOW_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DATAIN_ADDR_LOW_0_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DATAIN_ADDR_LOW_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DATAIN_ADDR_LOW_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DATAIN_ADDR_LOW_0_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0_DATAIN_ADDR_LOW_0_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0                 _MK_ADDR_CONST(0x5038)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_SECURE                  0x0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DUAL                    0x0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_SCR                     0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_WORD_COUNT                      0x1
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DATAIN_ADDR_HIGH_1_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DATAIN_ADDR_HIGH_1_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DATAIN_ADDR_HIGH_1_SHIFT)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DATAIN_ADDR_HIGH_1_RANGE                        31:0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DATAIN_ADDR_HIGH_1_WOFFSET                      0x0
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DATAIN_ADDR_HIGH_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DATAIN_ADDR_HIGH_1_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DATAIN_ADDR_HIGH_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DATAIN_ADDR_HIGH_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DATAIN_ADDR_HIGH_1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0_DATAIN_ADDR_HIGH_1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0                  _MK_ADDR_CONST(0x503c)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_SECURE                   0x0
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DUAL                     0x0
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_SCR                      0
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_WORD_COUNT                       0x1
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_RESET_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_READ_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DATAIN_ADDR_LOW_1_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DATAIN_ADDR_LOW_1_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DATAIN_ADDR_LOW_1_SHIFT)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DATAIN_ADDR_LOW_1_RANGE                  31:5
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DATAIN_ADDR_LOW_1_WOFFSET                        0x0
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DATAIN_ADDR_LOW_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DATAIN_ADDR_LOW_1_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DATAIN_ADDR_LOW_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DATAIN_ADDR_LOW_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DATAIN_ADDR_LOW_1_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0_DATAIN_ADDR_LOW_1_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_LINE_STRIDE_0
#define NVDLA_CDMA_D_LINE_STRIDE_0                      _MK_ADDR_CONST(0x5040)
#define NVDLA_CDMA_D_LINE_STRIDE_0_SECURE                       0x0
#define NVDLA_CDMA_D_LINE_STRIDE_0_DUAL                         0x0
#define NVDLA_CDMA_D_LINE_STRIDE_0_SCR                  0
#define NVDLA_CDMA_D_LINE_STRIDE_0_WORD_COUNT                   0x1
#define NVDLA_CDMA_D_LINE_STRIDE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_STRIDE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_LINE_STRIDE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_STRIDE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_STRIDE_0_READ_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_LINE_STRIDE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_LINE_STRIDE_0_LINE_STRIDE_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_CDMA_D_LINE_STRIDE_0_LINE_STRIDE_FIELD                    _MK_FIELD_CONST(0x7ffffff, NVDLA_CDMA_D_LINE_STRIDE_0_LINE_STRIDE_SHIFT)
#define NVDLA_CDMA_D_LINE_STRIDE_0_LINE_STRIDE_RANGE                    31:5
#define NVDLA_CDMA_D_LINE_STRIDE_0_LINE_STRIDE_WOFFSET                  0x0
#define NVDLA_CDMA_D_LINE_STRIDE_0_LINE_STRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_STRIDE_0_LINE_STRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDMA_D_LINE_STRIDE_0_LINE_STRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_STRIDE_0_LINE_STRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_STRIDE_0_LINE_STRIDE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_STRIDE_0_LINE_STRIDE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_LINE_UV_STRIDE_0
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0                   _MK_ADDR_CONST(0x5044)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_SECURE                    0x0
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_DUAL                      0x0
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_SCR                       0
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_WORD_COUNT                        0x1
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_READ_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_UV_LINE_STRIDE_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_UV_LINE_STRIDE_FIELD                      _MK_FIELD_CONST(0x7ffffff, NVDLA_CDMA_D_LINE_UV_STRIDE_0_UV_LINE_STRIDE_SHIFT)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_UV_LINE_STRIDE_RANGE                      31:5
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_UV_LINE_STRIDE_WOFFSET                    0x0
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_UV_LINE_STRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_UV_LINE_STRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_UV_LINE_STRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_UV_LINE_STRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_UV_LINE_STRIDE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_LINE_UV_STRIDE_0_UV_LINE_STRIDE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_SURF_STRIDE_0
#define NVDLA_CDMA_D_SURF_STRIDE_0                      _MK_ADDR_CONST(0x5048)
#define NVDLA_CDMA_D_SURF_STRIDE_0_SECURE                       0x0
#define NVDLA_CDMA_D_SURF_STRIDE_0_DUAL                         0x0
#define NVDLA_CDMA_D_SURF_STRIDE_0_SCR                  0
#define NVDLA_CDMA_D_SURF_STRIDE_0_WORD_COUNT                   0x1
#define NVDLA_CDMA_D_SURF_STRIDE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_SURF_STRIDE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_SURF_STRIDE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_SURF_STRIDE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_SURF_STRIDE_0_READ_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_SURF_STRIDE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_SURF_STRIDE_0_SURF_STRIDE_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_CDMA_D_SURF_STRIDE_0_SURF_STRIDE_FIELD                    _MK_FIELD_CONST(0x7ffffff, NVDLA_CDMA_D_SURF_STRIDE_0_SURF_STRIDE_SHIFT)
#define NVDLA_CDMA_D_SURF_STRIDE_0_SURF_STRIDE_RANGE                    31:5
#define NVDLA_CDMA_D_SURF_STRIDE_0_SURF_STRIDE_WOFFSET                  0x0
#define NVDLA_CDMA_D_SURF_STRIDE_0_SURF_STRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_SURF_STRIDE_0_SURF_STRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDMA_D_SURF_STRIDE_0_SURF_STRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_SURF_STRIDE_0_SURF_STRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_SURF_STRIDE_0_SURF_STRIDE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_SURF_STRIDE_0_SURF_STRIDE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_DAIN_MAP_0
#define NVDLA_CDMA_D_DAIN_MAP_0                 _MK_ADDR_CONST(0x504c)
#define NVDLA_CDMA_D_DAIN_MAP_0_SECURE                  0x0
#define NVDLA_CDMA_D_DAIN_MAP_0_DUAL                    0x0
#define NVDLA_CDMA_D_DAIN_MAP_0_SCR                     0
#define NVDLA_CDMA_D_DAIN_MAP_0_WORD_COUNT                      0x1
#define NVDLA_CDMA_D_DAIN_MAP_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_MAP_0_RESET_MASK                      _MK_MASK_CONST(0x10001)
#define NVDLA_CDMA_D_DAIN_MAP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_MAP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_MAP_0_READ_MASK                       _MK_MASK_CONST(0x10001)
#define NVDLA_CDMA_D_DAIN_MAP_0_WRITE_MASK                      _MK_MASK_CONST(0x10001)
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_SHIFT)
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_RANGE                       0:0
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_WOFFSET                     0x0
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_INIT_ENUM                   FALSE
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_FALSE                       _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DAIN_MAP_0_LINE_PACKED_TRUE                        _MK_ENUM_CONST(1)

#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_SHIFT                       _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_SHIFT)
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_RANGE                       16:16
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_WOFFSET                     0x0
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_INIT_ENUM                   FALSE
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_FALSE                       _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_DAIN_MAP_0_SURF_PACKED_TRUE                        _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_RESERVED_X_CFG_0
#define NVDLA_CDMA_D_RESERVED_X_CFG_0                   _MK_ADDR_CONST(0x5050)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_SECURE                    0x0
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_DUAL                      0x0
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_SCR                       0
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_WORD_COUNT                        0x1
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_LINE_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_LINE_FIELD                        _MK_FIELD_CONST(0x3ff, NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_LINE_SHIFT)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_LINE_RANGE                        9:0
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_LINE_WOFFSET                      0x0
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_LINE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_LINE_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_LINE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_LINE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_LINE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_LINE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_UV_LINE_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_UV_LINE_FIELD                     _MK_FIELD_CONST(0x3ff, NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_UV_LINE_SHIFT)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_UV_LINE_RANGE                     25:16
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_UV_LINE_WOFFSET                   0x0
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_UV_LINE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_UV_LINE_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_UV_LINE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_UV_LINE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_UV_LINE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_X_CFG_0_RSV_PER_UV_LINE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_RESERVED_Y_CFG_0
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0                   _MK_ADDR_CONST(0x5054)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_SECURE                    0x0
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_DUAL                      0x0
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_SCR                       0
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_WORD_COUNT                        0x1
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x1f0007)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_READ_MASK                         _MK_MASK_CONST(0x1f0007)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x1f0007)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_HEIGHT_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_HEIGHT_FIELD                  _MK_FIELD_CONST(0x7, NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_HEIGHT_SHIFT)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_HEIGHT_RANGE                  2:0
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_HEIGHT_WOFFSET                        0x0
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_HEIGHT_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_HEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_HEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_HEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_HEIGHT_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_HEIGHT_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_Y_INDEX_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_Y_INDEX_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_Y_INDEX_SHIFT)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_Y_INDEX_RANGE                 20:16
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_Y_INDEX_WOFFSET                       0x0
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_Y_INDEX_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_Y_INDEX_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_Y_INDEX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_Y_INDEX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_Y_INDEX_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_RESERVED_Y_CFG_0_RSV_Y_INDEX_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_BATCH_NUMBER_0
#define NVDLA_CDMA_D_BATCH_NUMBER_0                     _MK_ADDR_CONST(0x5058)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_SECURE                      0x0
#define NVDLA_CDMA_D_BATCH_NUMBER_0_DUAL                        0x0
#define NVDLA_CDMA_D_BATCH_NUMBER_0_SCR                         0
#define NVDLA_CDMA_D_BATCH_NUMBER_0_WORD_COUNT                  0x1
#define NVDLA_CDMA_D_BATCH_NUMBER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_RESET_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_READ_MASK                   _MK_MASK_CONST(0x1f)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_WRITE_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_BATCHES_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_BATCHES_FIELD                       _MK_FIELD_CONST(0x1f, NVDLA_CDMA_D_BATCH_NUMBER_0_BATCHES_SHIFT)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_BATCHES_RANGE                       4:0
#define NVDLA_CDMA_D_BATCH_NUMBER_0_BATCHES_WOFFSET                     0x0
#define NVDLA_CDMA_D_BATCH_NUMBER_0_BATCHES_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_BATCHES_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_BATCHES_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_BATCHES_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_BATCHES_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_NUMBER_0_BATCHES_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_BATCH_STRIDE_0
#define NVDLA_CDMA_D_BATCH_STRIDE_0                     _MK_ADDR_CONST(0x505c)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_SECURE                      0x0
#define NVDLA_CDMA_D_BATCH_STRIDE_0_DUAL                        0x0
#define NVDLA_CDMA_D_BATCH_STRIDE_0_SCR                         0
#define NVDLA_CDMA_D_BATCH_STRIDE_0_WORD_COUNT                  0x1
#define NVDLA_CDMA_D_BATCH_STRIDE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_RESET_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_READ_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_BATCH_STRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_BATCH_STRIDE_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_CDMA_D_BATCH_STRIDE_0_BATCH_STRIDE_SHIFT)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_BATCH_STRIDE_RANGE                  31:5
#define NVDLA_CDMA_D_BATCH_STRIDE_0_BATCH_STRIDE_WOFFSET                        0x0
#define NVDLA_CDMA_D_BATCH_STRIDE_0_BATCH_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_BATCH_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_BATCH_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_BATCH_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_BATCH_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BATCH_STRIDE_0_BATCH_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_ENTRY_PER_SLICE_0
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0                  _MK_ADDR_CONST(0x5060)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_SECURE                   0x0
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_DUAL                     0x0
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_SCR                      0
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_WORD_COUNT                       0x1
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_RESET_MASK                       _MK_MASK_CONST(0xfff)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_READ_MASK                        _MK_MASK_CONST(0xfff)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_WRITE_MASK                       _MK_MASK_CONST(0xfff)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_ENTRIES_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_ENTRIES_FIELD                    _MK_FIELD_CONST(0xfff, NVDLA_CDMA_D_ENTRY_PER_SLICE_0_ENTRIES_SHIFT)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_ENTRIES_RANGE                    11:0
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_ENTRIES_WOFFSET                  0x0
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_ENTRIES_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_ENTRIES_DEFAULT_MASK                     _MK_MASK_CONST(0xfff)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_ENTRIES_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_ENTRIES_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_ENTRIES_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ENTRY_PER_SLICE_0_ENTRIES_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_FETCH_GRAIN_0
#define NVDLA_CDMA_D_FETCH_GRAIN_0                      _MK_ADDR_CONST(0x5064)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_SECURE                       0x0
#define NVDLA_CDMA_D_FETCH_GRAIN_0_DUAL                         0x0
#define NVDLA_CDMA_D_FETCH_GRAIN_0_SCR                  0
#define NVDLA_CDMA_D_FETCH_GRAIN_0_WORD_COUNT                   0x1
#define NVDLA_CDMA_D_FETCH_GRAIN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_RESET_MASK                   _MK_MASK_CONST(0xfff)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_READ_MASK                    _MK_MASK_CONST(0xfff)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_WRITE_MASK                   _MK_MASK_CONST(0xfff)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_GRAINS_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_GRAINS_FIELD                 _MK_FIELD_CONST(0xfff, NVDLA_CDMA_D_FETCH_GRAIN_0_GRAINS_SHIFT)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_GRAINS_RANGE                 11:0
#define NVDLA_CDMA_D_FETCH_GRAIN_0_GRAINS_WOFFSET                       0x0
#define NVDLA_CDMA_D_FETCH_GRAIN_0_GRAINS_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_GRAINS_DEFAULT_MASK                  _MK_MASK_CONST(0xfff)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_GRAINS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_GRAINS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_GRAINS_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_FETCH_GRAIN_0_GRAINS_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_WEIGHT_FORMAT_0
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0                    _MK_ADDR_CONST(0x5068)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_SECURE                     0x0
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_DUAL                       0x0
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_SCR                        0
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_SHIFT)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_RANGE                        0:0
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_WOFFSET                      0x0
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_INIT_ENUM                    UNCOMPRESSED
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_UNCOMPRESSED                 _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_COMPRESSED                   _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_WEIGHT_SIZE_0_0
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0                    _MK_ADDR_CONST(0x506c)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_SECURE                     0x0
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_DUAL                       0x0
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_SCR                        0
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_RESET_MASK                         _MK_MASK_CONST(0x3ffff)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_READ_MASK                  _MK_MASK_CONST(0x3ffff)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_WRITE_MASK                         _MK_MASK_CONST(0x3ffff)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_BYTE_PER_KERNEL_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_BYTE_PER_KERNEL_FIELD                      _MK_FIELD_CONST(0x3ffff, NVDLA_CDMA_D_WEIGHT_SIZE_0_0_BYTE_PER_KERNEL_SHIFT)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_BYTE_PER_KERNEL_RANGE                      17:0
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_BYTE_PER_KERNEL_WOFFSET                    0x0
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_BYTE_PER_KERNEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_BYTE_PER_KERNEL_DEFAULT_MASK                       _MK_MASK_CONST(0x3ffff)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_BYTE_PER_KERNEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_BYTE_PER_KERNEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_BYTE_PER_KERNEL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_0_0_BYTE_PER_KERNEL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_WEIGHT_SIZE_1_0
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0                    _MK_ADDR_CONST(0x5070)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_SECURE                     0x0
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_DUAL                       0x0
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_SCR                        0
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_RESET_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_READ_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WEIGHT_KERNEL_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WEIGHT_KERNEL_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WEIGHT_KERNEL_SHIFT)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WEIGHT_KERNEL_RANGE                        12:0
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WEIGHT_KERNEL_WOFFSET                      0x0
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WEIGHT_KERNEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WEIGHT_KERNEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WEIGHT_KERNEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WEIGHT_KERNEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WEIGHT_KERNEL_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_SIZE_1_0_WEIGHT_KERNEL_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0                  _MK_ADDR_CONST(0x5074)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_SECURE                   0x0
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_DUAL                     0x0
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_SCR                      0
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WORD_COUNT                       0x1
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_SHIFT)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_RANGE                    0:0
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_WOFFSET                  0x0
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_INIT_ENUM                        CVIF
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_CVIF                     _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0_WEIGHT_RAM_TYPE_MCIF                     _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0                 _MK_ADDR_CONST(0x5078)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_SECURE                  0x0
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_DUAL                    0x0
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_SCR                     0
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WORD_COUNT                      0x1
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WEIGHT_ADDR_HIGH_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WEIGHT_ADDR_HIGH_FIELD                  _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WEIGHT_ADDR_HIGH_SHIFT)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WEIGHT_ADDR_HIGH_RANGE                  31:0
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WEIGHT_ADDR_HIGH_WOFFSET                        0x0
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WEIGHT_ADDR_HIGH_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WEIGHT_ADDR_HIGH_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WEIGHT_ADDR_HIGH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WEIGHT_ADDR_HIGH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WEIGHT_ADDR_HIGH_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0_WEIGHT_ADDR_HIGH_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0                  _MK_ADDR_CONST(0x507c)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_SECURE                   0x0
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_DUAL                     0x0
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_SCR                      0
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WORD_COUNT                       0x1
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_RESET_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_READ_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WEIGHT_ADDR_LOW_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WEIGHT_ADDR_LOW_FIELD                    _MK_FIELD_CONST(0x7ffffff, NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WEIGHT_ADDR_LOW_SHIFT)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WEIGHT_ADDR_LOW_RANGE                    31:5
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WEIGHT_ADDR_LOW_WOFFSET                  0x0
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WEIGHT_ADDR_LOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WEIGHT_ADDR_LOW_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WEIGHT_ADDR_LOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WEIGHT_ADDR_LOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WEIGHT_ADDR_LOW_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0_WEIGHT_ADDR_LOW_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_WEIGHT_BYTES_0
#define NVDLA_CDMA_D_WEIGHT_BYTES_0                     _MK_ADDR_CONST(0x5080)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_SECURE                      0x0
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_DUAL                        0x0
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_SCR                         0
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WORD_COUNT                  0x1
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_RESET_MASK                  _MK_MASK_CONST(0xffffff80)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_READ_MASK                   _MK_MASK_CONST(0xffffff80)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff80)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WEIGHT_BYTES_SHIFT                  _MK_SHIFT_CONST(7)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WEIGHT_BYTES_FIELD                  _MK_FIELD_CONST(0x1ffffff, NVDLA_CDMA_D_WEIGHT_BYTES_0_WEIGHT_BYTES_SHIFT)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WEIGHT_BYTES_RANGE                  31:7
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WEIGHT_BYTES_WOFFSET                        0x0
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WEIGHT_BYTES_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WEIGHT_BYTES_DEFAULT_MASK                   _MK_MASK_CONST(0x1ffffff)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WEIGHT_BYTES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WEIGHT_BYTES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WEIGHT_BYTES_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WEIGHT_BYTES_0_WEIGHT_BYTES_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_WGS_ADDR_HIGH_0
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0                    _MK_ADDR_CONST(0x5084)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_SECURE                     0x0
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_DUAL                       0x0
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_SCR                        0
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WGS_ADDR_HIGH_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WGS_ADDR_HIGH_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WGS_ADDR_HIGH_SHIFT)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WGS_ADDR_HIGH_RANGE                        31:0
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WGS_ADDR_HIGH_WOFFSET                      0x0
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WGS_ADDR_HIGH_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WGS_ADDR_HIGH_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WGS_ADDR_HIGH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WGS_ADDR_HIGH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WGS_ADDR_HIGH_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_HIGH_0_WGS_ADDR_HIGH_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_WGS_ADDR_LOW_0
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0                     _MK_ADDR_CONST(0x5088)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_SECURE                      0x0
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_DUAL                        0x0
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_SCR                         0
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WORD_COUNT                  0x1
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_RESET_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_READ_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WGS_ADDR_LOW_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WGS_ADDR_LOW_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_CDMA_D_WGS_ADDR_LOW_0_WGS_ADDR_LOW_SHIFT)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WGS_ADDR_LOW_RANGE                  31:5
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WGS_ADDR_LOW_WOFFSET                        0x0
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WGS_ADDR_LOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WGS_ADDR_LOW_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WGS_ADDR_LOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WGS_ADDR_LOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WGS_ADDR_LOW_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WGS_ADDR_LOW_0_WGS_ADDR_LOW_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_WMB_ADDR_HIGH_0
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0                    _MK_ADDR_CONST(0x508c)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_SECURE                     0x0
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_DUAL                       0x0
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_SCR                        0
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WMB_ADDR_HIGH_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WMB_ADDR_HIGH_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WMB_ADDR_HIGH_SHIFT)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WMB_ADDR_HIGH_RANGE                        31:0
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WMB_ADDR_HIGH_WOFFSET                      0x0
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WMB_ADDR_HIGH_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WMB_ADDR_HIGH_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WMB_ADDR_HIGH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WMB_ADDR_HIGH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WMB_ADDR_HIGH_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_HIGH_0_WMB_ADDR_HIGH_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_WMB_ADDR_LOW_0
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0                     _MK_ADDR_CONST(0x5090)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_SECURE                      0x0
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_DUAL                        0x0
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_SCR                         0
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WORD_COUNT                  0x1
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_RESET_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_READ_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WMB_ADDR_LOW_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WMB_ADDR_LOW_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_CDMA_D_WMB_ADDR_LOW_0_WMB_ADDR_LOW_SHIFT)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WMB_ADDR_LOW_RANGE                  31:5
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WMB_ADDR_LOW_WOFFSET                        0x0
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WMB_ADDR_LOW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WMB_ADDR_LOW_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WMB_ADDR_LOW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WMB_ADDR_LOW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WMB_ADDR_LOW_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_ADDR_LOW_0_WMB_ADDR_LOW_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_WMB_BYTES_0
#define NVDLA_CDMA_D_WMB_BYTES_0                        _MK_ADDR_CONST(0x5094)
#define NVDLA_CDMA_D_WMB_BYTES_0_SECURE                         0x0
#define NVDLA_CDMA_D_WMB_BYTES_0_DUAL                   0x0
#define NVDLA_CDMA_D_WMB_BYTES_0_SCR                    0
#define NVDLA_CDMA_D_WMB_BYTES_0_WORD_COUNT                     0x1
#define NVDLA_CDMA_D_WMB_BYTES_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_BYTES_0_RESET_MASK                     _MK_MASK_CONST(0xfffff80)
#define NVDLA_CDMA_D_WMB_BYTES_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_BYTES_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_BYTES_0_READ_MASK                      _MK_MASK_CONST(0xfffff80)
#define NVDLA_CDMA_D_WMB_BYTES_0_WRITE_MASK                     _MK_MASK_CONST(0xfffff80)
#define NVDLA_CDMA_D_WMB_BYTES_0_WMB_BYTES_SHIFT                        _MK_SHIFT_CONST(7)
#define NVDLA_CDMA_D_WMB_BYTES_0_WMB_BYTES_FIELD                        _MK_FIELD_CONST(0x1fffff, NVDLA_CDMA_D_WMB_BYTES_0_WMB_BYTES_SHIFT)
#define NVDLA_CDMA_D_WMB_BYTES_0_WMB_BYTES_RANGE                        27:7
#define NVDLA_CDMA_D_WMB_BYTES_0_WMB_BYTES_WOFFSET                      0x0
#define NVDLA_CDMA_D_WMB_BYTES_0_WMB_BYTES_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_BYTES_0_WMB_BYTES_DEFAULT_MASK                 _MK_MASK_CONST(0x1fffff)
#define NVDLA_CDMA_D_WMB_BYTES_0_WMB_BYTES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_BYTES_0_WMB_BYTES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_BYTES_0_WMB_BYTES_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_WMB_BYTES_0_WMB_BYTES_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_MEAN_FORMAT_0
#define NVDLA_CDMA_D_MEAN_FORMAT_0                      _MK_ADDR_CONST(0x5098)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_SECURE                       0x0
#define NVDLA_CDMA_D_MEAN_FORMAT_0_DUAL                         0x0
#define NVDLA_CDMA_D_MEAN_FORMAT_0_SCR                  0
#define NVDLA_CDMA_D_MEAN_FORMAT_0_WORD_COUNT                   0x1
#define NVDLA_CDMA_D_MEAN_FORMAT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_SHIFT)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_RANGE                    0:0
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_WOFFSET                  0x0
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_INIT_ENUM                        DISABLE
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_MEAN_FORMAT_0_MEAN_FORMAT_ENABLE                   _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_MEAN_GLOBAL_0_0
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0                    _MK_ADDR_CONST(0x509c)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_SECURE                     0x0
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_DUAL                       0x0
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_SCR                        0
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_RY_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_RY_FIELD                      _MK_FIELD_CONST(0xffff, NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_RY_SHIFT)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_RY_RANGE                      15:0
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_RY_WOFFSET                    0x0
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_RY_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_RY_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_RY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_RY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_RY_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_RY_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_GU_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_GU_FIELD                      _MK_FIELD_CONST(0xffff, NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_GU_SHIFT)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_GU_RANGE                      31:16
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_GU_WOFFSET                    0x0
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_GU_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_GU_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_GU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_GU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_GU_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_0_0_MEAN_GU_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_MEAN_GLOBAL_1_0
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0                    _MK_ADDR_CONST(0x50a0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_SECURE                     0x0
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_DUAL                       0x0
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_SCR                        0
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_BV_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_BV_FIELD                      _MK_FIELD_CONST(0xffff, NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_BV_SHIFT)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_BV_RANGE                      15:0
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_BV_WOFFSET                    0x0
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_BV_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_BV_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_BV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_BV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_BV_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_BV_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_AX_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_AX_FIELD                      _MK_FIELD_CONST(0xffff, NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_AX_SHIFT)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_AX_RANGE                      31:16
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_AX_WOFFSET                    0x0
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_AX_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_AX_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_AX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_AX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_AX_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_MEAN_GLOBAL_1_0_MEAN_AX_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_CVT_CFG_0
#define NVDLA_CDMA_D_CVT_CFG_0                  _MK_ADDR_CONST(0x50a4)
#define NVDLA_CDMA_D_CVT_CFG_0_SECURE                   0x0
#define NVDLA_CDMA_D_CVT_CFG_0_DUAL                     0x0
#define NVDLA_CDMA_D_CVT_CFG_0_SCR                      0
#define NVDLA_CDMA_D_CVT_CFG_0_WORD_COUNT                       0x1
#define NVDLA_CDMA_D_CVT_CFG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_CFG_0_RESET_MASK                       _MK_MASK_CONST(0x3f1)
#define NVDLA_CDMA_D_CVT_CFG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_CFG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_CFG_0_READ_MASK                        _MK_MASK_CONST(0x3f1)
#define NVDLA_CDMA_D_CVT_CFG_0_WRITE_MASK                       _MK_MASK_CONST(0x3f1)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_SHIFT)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_RANGE                     0:0
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_WOFFSET                   0x0
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_INIT_ENUM                 DISABLE
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define NVDLA_CDMA_D_CVT_CFG_0_CVT_TRUNCATE_SHIFT                       _MK_SHIFT_CONST(4)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_TRUNCATE_FIELD                       _MK_FIELD_CONST(0x3f, NVDLA_CDMA_D_CVT_CFG_0_CVT_TRUNCATE_SHIFT)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_TRUNCATE_RANGE                       9:4
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_TRUNCATE_WOFFSET                     0x0
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_TRUNCATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_TRUNCATE_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_TRUNCATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_TRUNCATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_TRUNCATE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_CFG_0_CVT_TRUNCATE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_CVT_OFFSET_0
#define NVDLA_CDMA_D_CVT_OFFSET_0                       _MK_ADDR_CONST(0x50a8)
#define NVDLA_CDMA_D_CVT_OFFSET_0_SECURE                        0x0
#define NVDLA_CDMA_D_CVT_OFFSET_0_DUAL                  0x0
#define NVDLA_CDMA_D_CVT_OFFSET_0_SCR                   0
#define NVDLA_CDMA_D_CVT_OFFSET_0_WORD_COUNT                    0x1
#define NVDLA_CDMA_D_CVT_OFFSET_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_OFFSET_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_CVT_OFFSET_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_OFFSET_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_OFFSET_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_CVT_OFFSET_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_CVT_OFFSET_0_CVT_OFFSET_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_CVT_OFFSET_0_CVT_OFFSET_FIELD                      _MK_FIELD_CONST(0xffff, NVDLA_CDMA_D_CVT_OFFSET_0_CVT_OFFSET_SHIFT)
#define NVDLA_CDMA_D_CVT_OFFSET_0_CVT_OFFSET_RANGE                      15:0
#define NVDLA_CDMA_D_CVT_OFFSET_0_CVT_OFFSET_WOFFSET                    0x0
#define NVDLA_CDMA_D_CVT_OFFSET_0_CVT_OFFSET_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_OFFSET_0_CVT_OFFSET_DEFAULT_MASK                       _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_CVT_OFFSET_0_CVT_OFFSET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_OFFSET_0_CVT_OFFSET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_OFFSET_0_CVT_OFFSET_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_OFFSET_0_CVT_OFFSET_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_CVT_SCALE_0
#define NVDLA_CDMA_D_CVT_SCALE_0                        _MK_ADDR_CONST(0x50ac)
#define NVDLA_CDMA_D_CVT_SCALE_0_SECURE                         0x0
#define NVDLA_CDMA_D_CVT_SCALE_0_DUAL                   0x0
#define NVDLA_CDMA_D_CVT_SCALE_0_SCR                    0
#define NVDLA_CDMA_D_CVT_SCALE_0_WORD_COUNT                     0x1
#define NVDLA_CDMA_D_CVT_SCALE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_SCALE_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_CVT_SCALE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_SCALE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_SCALE_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_CVT_SCALE_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_CVT_SCALE_0_CVT_SCALE_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_CVT_SCALE_0_CVT_SCALE_FIELD                        _MK_FIELD_CONST(0xffff, NVDLA_CDMA_D_CVT_SCALE_0_CVT_SCALE_SHIFT)
#define NVDLA_CDMA_D_CVT_SCALE_0_CVT_SCALE_RANGE                        15:0
#define NVDLA_CDMA_D_CVT_SCALE_0_CVT_SCALE_WOFFSET                      0x0
#define NVDLA_CDMA_D_CVT_SCALE_0_CVT_SCALE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_SCALE_0_CVT_SCALE_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_CVT_SCALE_0_CVT_SCALE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_SCALE_0_CVT_SCALE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_SCALE_0_CVT_SCALE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CVT_SCALE_0_CVT_SCALE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_CONV_STRIDE_0
#define NVDLA_CDMA_D_CONV_STRIDE_0                      _MK_ADDR_CONST(0x50b0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_SECURE                       0x0
#define NVDLA_CDMA_D_CONV_STRIDE_0_DUAL                         0x0
#define NVDLA_CDMA_D_CONV_STRIDE_0_SCR                  0
#define NVDLA_CDMA_D_CONV_STRIDE_0_WORD_COUNT                   0x1
#define NVDLA_CDMA_D_CONV_STRIDE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_RESET_MASK                   _MK_MASK_CONST(0x70007)
#define NVDLA_CDMA_D_CONV_STRIDE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_READ_MASK                    _MK_MASK_CONST(0x70007)
#define NVDLA_CDMA_D_CONV_STRIDE_0_WRITE_MASK                   _MK_MASK_CONST(0x70007)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_X_STRIDE_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_X_STRIDE_FIELD                  _MK_FIELD_CONST(0x7, NVDLA_CDMA_D_CONV_STRIDE_0_CONV_X_STRIDE_SHIFT)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_X_STRIDE_RANGE                  2:0
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_X_STRIDE_WOFFSET                        0x0
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_X_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_X_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_X_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_X_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_X_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_X_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_Y_STRIDE_SHIFT                  _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_Y_STRIDE_FIELD                  _MK_FIELD_CONST(0x7, NVDLA_CDMA_D_CONV_STRIDE_0_CONV_Y_STRIDE_SHIFT)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_Y_STRIDE_RANGE                  18:16
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_Y_STRIDE_WOFFSET                        0x0
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_Y_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_Y_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_Y_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_Y_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_Y_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CONV_STRIDE_0_CONV_Y_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_ZERO_PADDING_0
#define NVDLA_CDMA_D_ZERO_PADDING_0                     _MK_ADDR_CONST(0x50b4)
#define NVDLA_CDMA_D_ZERO_PADDING_0_SECURE                      0x0
#define NVDLA_CDMA_D_ZERO_PADDING_0_DUAL                        0x0
#define NVDLA_CDMA_D_ZERO_PADDING_0_SCR                         0
#define NVDLA_CDMA_D_ZERO_PADDING_0_WORD_COUNT                  0x1
#define NVDLA_CDMA_D_ZERO_PADDING_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_RESET_MASK                  _MK_MASK_CONST(0x3f1f3f1f)
#define NVDLA_CDMA_D_ZERO_PADDING_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_READ_MASK                   _MK_MASK_CONST(0x3f1f3f1f)
#define NVDLA_CDMA_D_ZERO_PADDING_0_WRITE_MASK                  _MK_MASK_CONST(0x3f1f3f1f)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_LEFT_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_LEFT_FIELD                      _MK_FIELD_CONST(0x1f, NVDLA_CDMA_D_ZERO_PADDING_0_PAD_LEFT_SHIFT)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_LEFT_RANGE                      4:0
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_LEFT_WOFFSET                    0x0
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_LEFT_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_LEFT_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_LEFT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_LEFT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_LEFT_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_LEFT_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_RIGHT_SHIFT                     _MK_SHIFT_CONST(8)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_RIGHT_FIELD                     _MK_FIELD_CONST(0x3f, NVDLA_CDMA_D_ZERO_PADDING_0_PAD_RIGHT_SHIFT)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_RIGHT_RANGE                     13:8
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_RIGHT_WOFFSET                   0x0
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_RIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_RIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_RIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_RIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_RIGHT_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_RIGHT_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_TOP_SHIFT                       _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_TOP_FIELD                       _MK_FIELD_CONST(0x1f, NVDLA_CDMA_D_ZERO_PADDING_0_PAD_TOP_SHIFT)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_TOP_RANGE                       20:16
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_TOP_WOFFSET                     0x0
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_TOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_TOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_TOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_TOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_TOP_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_TOP_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_BOTTOM_SHIFT                    _MK_SHIFT_CONST(24)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_BOTTOM_FIELD                    _MK_FIELD_CONST(0x3f, NVDLA_CDMA_D_ZERO_PADDING_0_PAD_BOTTOM_SHIFT)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_BOTTOM_RANGE                    29:24
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_BOTTOM_WOFFSET                  0x0
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_BOTTOM_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_BOTTOM_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_BOTTOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_BOTTOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_BOTTOM_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_0_PAD_BOTTOM_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_ZERO_PADDING_VALUE_0
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0                       _MK_ADDR_CONST(0x50b8)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_SECURE                        0x0
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_DUAL                  0x0
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_SCR                   0
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_WORD_COUNT                    0x1
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_PAD_VALUE_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_PAD_VALUE_FIELD                       _MK_FIELD_CONST(0xffff, NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_PAD_VALUE_SHIFT)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_PAD_VALUE_RANGE                       15:0
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_PAD_VALUE_WOFFSET                     0x0
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_PAD_VALUE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_PAD_VALUE_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_PAD_VALUE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_PAD_VALUE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_PAD_VALUE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_ZERO_PADDING_VALUE_0_PAD_VALUE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_BANK_0
#define NVDLA_CDMA_D_BANK_0                     _MK_ADDR_CONST(0x50bc)
#define NVDLA_CDMA_D_BANK_0_SECURE                      0x0
#define NVDLA_CDMA_D_BANK_0_DUAL                        0x0
#define NVDLA_CDMA_D_BANK_0_SCR                         0
#define NVDLA_CDMA_D_BANK_0_WORD_COUNT                  0x1
#define NVDLA_CDMA_D_BANK_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BANK_0_RESET_MASK                  _MK_MASK_CONST(0xf000f)
#define NVDLA_CDMA_D_BANK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BANK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BANK_0_READ_MASK                   _MK_MASK_CONST(0xf000f)
#define NVDLA_CDMA_D_BANK_0_WRITE_MASK                  _MK_MASK_CONST(0xf000f)
#define NVDLA_CDMA_D_BANK_0_DATA_BANK_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_BANK_0_DATA_BANK_FIELD                     _MK_FIELD_CONST(0xf, NVDLA_CDMA_D_BANK_0_DATA_BANK_SHIFT)
#define NVDLA_CDMA_D_BANK_0_DATA_BANK_RANGE                     3:0
#define NVDLA_CDMA_D_BANK_0_DATA_BANK_WOFFSET                   0x0
#define NVDLA_CDMA_D_BANK_0_DATA_BANK_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BANK_0_DATA_BANK_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define NVDLA_CDMA_D_BANK_0_DATA_BANK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BANK_0_DATA_BANK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BANK_0_DATA_BANK_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BANK_0_DATA_BANK_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_CDMA_D_BANK_0_WEIGHT_BANK_SHIFT                   _MK_SHIFT_CONST(16)
#define NVDLA_CDMA_D_BANK_0_WEIGHT_BANK_FIELD                   _MK_FIELD_CONST(0xf, NVDLA_CDMA_D_BANK_0_WEIGHT_BANK_SHIFT)
#define NVDLA_CDMA_D_BANK_0_WEIGHT_BANK_RANGE                   19:16
#define NVDLA_CDMA_D_BANK_0_WEIGHT_BANK_WOFFSET                 0x0
#define NVDLA_CDMA_D_BANK_0_WEIGHT_BANK_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BANK_0_WEIGHT_BANK_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define NVDLA_CDMA_D_BANK_0_WEIGHT_BANK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BANK_0_WEIGHT_BANK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BANK_0_WEIGHT_BANK_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_BANK_0_WEIGHT_BANK_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0                        _MK_ADDR_CONST(0x50c0)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_SECURE                         0x0
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_DUAL                   0x0
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_SCR                    0
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_WORD_COUNT                     0x1
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SHIFT)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_RANGE                      0:0
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_WOFFSET                    0x0
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_INIT_ENUM                  DISABLE
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_ENABLE                     _MK_ENUM_CONST(1)


// Register NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0                       _MK_ADDR_CONST(0x50c4)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_SECURE                        0x0
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_DUAL                  0x0
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_SCR                   0
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_WORD_COUNT                    0x1
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_NAN_DATA_NUM_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_NAN_DATA_NUM_FIELD                    _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_NAN_DATA_NUM_SHIFT)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_NAN_DATA_NUM_RANGE                    31:0
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_NAN_DATA_NUM_WOFFSET                  0x0
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_NAN_DATA_NUM_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_NAN_DATA_NUM_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_NAN_DATA_NUM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_NAN_DATA_NUM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_NAN_DATA_NUM_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0_NAN_DATA_NUM_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0                     _MK_ADDR_CONST(0x50c8)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_SECURE                      0x0
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_DUAL                        0x0
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_SCR                         0
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_WORD_COUNT                  0x1
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_NAN_WEIGHT_NUM_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_NAN_WEIGHT_NUM_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_NAN_WEIGHT_NUM_SHIFT)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_NAN_WEIGHT_NUM_RANGE                        31:0
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_NAN_WEIGHT_NUM_WOFFSET                      0x0
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_NAN_WEIGHT_NUM_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_NAN_WEIGHT_NUM_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_NAN_WEIGHT_NUM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_NAN_WEIGHT_NUM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_NAN_WEIGHT_NUM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0_NAN_WEIGHT_NUM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0                       _MK_ADDR_CONST(0x50cc)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_SECURE                        0x0
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_DUAL                  0x0
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_SCR                   0
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_WORD_COUNT                    0x1
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_INF_DATA_NUM_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_INF_DATA_NUM_FIELD                    _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_INF_DATA_NUM_SHIFT)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_INF_DATA_NUM_RANGE                    31:0
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_INF_DATA_NUM_WOFFSET                  0x0
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_INF_DATA_NUM_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_INF_DATA_NUM_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_INF_DATA_NUM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_INF_DATA_NUM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_INF_DATA_NUM_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0_INF_DATA_NUM_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0                     _MK_ADDR_CONST(0x50d0)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_SECURE                      0x0
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_DUAL                        0x0
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_SCR                         0
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_WORD_COUNT                  0x1
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_INF_WEIGHT_NUM_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_INF_WEIGHT_NUM_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_INF_WEIGHT_NUM_SHIFT)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_INF_WEIGHT_NUM_RANGE                        31:0
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_INF_WEIGHT_NUM_WOFFSET                      0x0
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_INF_WEIGHT_NUM_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_INF_WEIGHT_NUM_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_INF_WEIGHT_NUM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_INF_WEIGHT_NUM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_INF_WEIGHT_NUM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0_INF_WEIGHT_NUM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_PERF_ENABLE_0
#define NVDLA_CDMA_D_PERF_ENABLE_0                      _MK_ADDR_CONST(0x50d4)
#define NVDLA_CDMA_D_PERF_ENABLE_0_SECURE                       0x0
#define NVDLA_CDMA_D_PERF_ENABLE_0_DUAL                         0x0
#define NVDLA_CDMA_D_PERF_ENABLE_0_SCR                  0
#define NVDLA_CDMA_D_PERF_ENABLE_0_WORD_COUNT                   0x1
#define NVDLA_CDMA_D_PERF_ENABLE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_ENABLE_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_PERF_ENABLE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_ENABLE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_ENABLE_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_PERF_ENABLE_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_PERF_ENABLE_0_DMA_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_PERF_ENABLE_0_DMA_EN_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CDMA_D_PERF_ENABLE_0_DMA_EN_SHIFT)
#define NVDLA_CDMA_D_PERF_ENABLE_0_DMA_EN_RANGE                 0:0
#define NVDLA_CDMA_D_PERF_ENABLE_0_DMA_EN_WOFFSET                       0x0
#define NVDLA_CDMA_D_PERF_ENABLE_0_DMA_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_ENABLE_0_DMA_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CDMA_D_PERF_ENABLE_0_DMA_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_ENABLE_0_DMA_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_ENABLE_0_DMA_EN_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_ENABLE_0_DMA_EN_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_PERF_DAT_READ_STALL_0
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0                      _MK_ADDR_CONST(0x50d8)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_SECURE                       0x0
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DUAL                         0x0
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_SCR                  0
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_WORD_COUNT                   0x1
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DAT_RD_STALL_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DAT_RD_STALL_FIELD                   _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DAT_RD_STALL_SHIFT)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DAT_RD_STALL_RANGE                   31:0
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DAT_RD_STALL_WOFFSET                 0x0
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DAT_RD_STALL_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DAT_RD_STALL_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DAT_RD_STALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DAT_RD_STALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DAT_RD_STALL_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_STALL_0_DAT_RD_STALL_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_PERF_WT_READ_STALL_0
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0                       _MK_ADDR_CONST(0x50dc)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_SECURE                        0x0
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_DUAL                  0x0
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_SCR                   0
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WORD_COUNT                    0x1
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WT_RD_STALL_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WT_RD_STALL_FIELD                     _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WT_RD_STALL_SHIFT)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WT_RD_STALL_RANGE                     31:0
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WT_RD_STALL_WOFFSET                   0x0
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WT_RD_STALL_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WT_RD_STALL_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WT_RD_STALL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WT_RD_STALL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WT_RD_STALL_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_STALL_0_WT_RD_STALL_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0                    _MK_ADDR_CONST(0x50e0)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_SECURE                     0x0
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DUAL                       0x0
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_SCR                        0
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_WORD_COUNT                         0x1
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DAT_RD_LATENCY_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DAT_RD_LATENCY_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DAT_RD_LATENCY_SHIFT)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DAT_RD_LATENCY_RANGE                       31:0
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DAT_RD_LATENCY_WOFFSET                     0x0
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DAT_RD_LATENCY_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DAT_RD_LATENCY_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DAT_RD_LATENCY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DAT_RD_LATENCY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DAT_RD_LATENCY_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0_DAT_RD_LATENCY_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0                     _MK_ADDR_CONST(0x50e4)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_SECURE                      0x0
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_DUAL                        0x0
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_SCR                         0
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WORD_COUNT                  0x1
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WT_RD_LATENCY_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WT_RD_LATENCY_FIELD                 _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WT_RD_LATENCY_SHIFT)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WT_RD_LATENCY_RANGE                 31:0
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WT_RD_LATENCY_WOFFSET                       0x0
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WT_RD_LATENCY_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WT_RD_LATENCY_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WT_RD_LATENCY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WT_RD_LATENCY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WT_RD_LATENCY_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0_WT_RD_LATENCY_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDMA_D_CYA_0
#define NVDLA_CDMA_D_CYA_0                      _MK_ADDR_CONST(0x50e8)
#define NVDLA_CDMA_D_CYA_0_SECURE                       0x0
#define NVDLA_CDMA_D_CYA_0_DUAL                         0x0
#define NVDLA_CDMA_D_CYA_0_SCR                  0
#define NVDLA_CDMA_D_CYA_0_WORD_COUNT                   0x1
#define NVDLA_CDMA_D_CYA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CYA_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_CYA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CYA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CYA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_CYA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_CYA_0_CYA_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDMA_D_CYA_0_CYA_FIELD                    _MK_FIELD_CONST(0xffffffff, NVDLA_CDMA_D_CYA_0_CYA_SHIFT)
#define NVDLA_CDMA_D_CYA_0_CYA_RANGE                    31:0
#define NVDLA_CDMA_D_CYA_0_CYA_WOFFSET                  0x0
#define NVDLA_CDMA_D_CYA_0_CYA_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CYA_0_CYA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDMA_D_CYA_0_CYA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CYA_0_CYA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CYA_0_CYA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDMA_D_CYA_0_CYA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_S_STATUS_0
#define NVDLA_CSC_S_STATUS_0                    _MK_ADDR_CONST(0x6000)
#define NVDLA_CSC_S_STATUS_0_SECURE                     0x0
#define NVDLA_CSC_S_STATUS_0_DUAL                       0x0
#define NVDLA_CSC_S_STATUS_0_SCR                        0
#define NVDLA_CSC_S_STATUS_0_WORD_COUNT                         0x1
#define NVDLA_CSC_S_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define NVDLA_CSC_S_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define NVDLA_CSC_S_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_STATUS_0_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CSC_S_STATUS_0_STATUS_0_FIELD                     _MK_FIELD_CONST(0x3, NVDLA_CSC_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_CSC_S_STATUS_0_STATUS_0_RANGE                     1:0
#define NVDLA_CSC_S_STATUS_0_STATUS_0_WOFFSET                   0x0
#define NVDLA_CSC_S_STATUS_0_STATUS_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_STATUS_0_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_CSC_S_STATUS_0_STATUS_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_STATUS_0_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_CSC_S_STATUS_0_STATUS_0_INIT_ENUM                 IDLE
#define NVDLA_CSC_S_STATUS_0_STATUS_0_IDLE                      _MK_ENUM_CONST(0)
#define NVDLA_CSC_S_STATUS_0_STATUS_0_RUNNING                   _MK_ENUM_CONST(1)
#define NVDLA_CSC_S_STATUS_0_STATUS_0_PENDING                   _MK_ENUM_CONST(2)

#define NVDLA_CSC_S_STATUS_0_STATUS_1_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_CSC_S_STATUS_0_STATUS_1_FIELD                     _MK_FIELD_CONST(0x3, NVDLA_CSC_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_CSC_S_STATUS_0_STATUS_1_RANGE                     17:16
#define NVDLA_CSC_S_STATUS_0_STATUS_1_WOFFSET                   0x0
#define NVDLA_CSC_S_STATUS_0_STATUS_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_STATUS_1_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_CSC_S_STATUS_0_STATUS_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_STATUS_1_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_CSC_S_STATUS_0_STATUS_1_INIT_ENUM                 IDLE
#define NVDLA_CSC_S_STATUS_0_STATUS_1_IDLE                      _MK_ENUM_CONST(0)
#define NVDLA_CSC_S_STATUS_0_STATUS_1_RUNNING                   _MK_ENUM_CONST(1)
#define NVDLA_CSC_S_STATUS_0_STATUS_1_PENDING                   _MK_ENUM_CONST(2)


// Register NVDLA_CSC_S_POINTER_0
#define NVDLA_CSC_S_POINTER_0                   _MK_ADDR_CONST(0x6004)
#define NVDLA_CSC_S_POINTER_0_SECURE                    0x0
#define NVDLA_CSC_S_POINTER_0_DUAL                      0x0
#define NVDLA_CSC_S_POINTER_0_SCR                       0
#define NVDLA_CSC_S_POINTER_0_WORD_COUNT                        0x1
#define NVDLA_CSC_S_POINTER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_POINTER_0_RESET_MASK                        _MK_MASK_CONST(0x10001)
#define NVDLA_CSC_S_POINTER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_POINTER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_POINTER_0_READ_MASK                         _MK_MASK_CONST(0x10001)
#define NVDLA_CSC_S_POINTER_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CSC_S_POINTER_0_PRODUCER_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CSC_S_POINTER_0_PRODUCER_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CSC_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_CSC_S_POINTER_0_PRODUCER_RANGE                    0:0
#define NVDLA_CSC_S_POINTER_0_PRODUCER_WOFFSET                  0x0
#define NVDLA_CSC_S_POINTER_0_PRODUCER_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_POINTER_0_PRODUCER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CSC_S_POINTER_0_PRODUCER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_POINTER_0_PRODUCER_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CSC_S_POINTER_0_PRODUCER_INIT_ENUM                        GROUP_0
#define NVDLA_CSC_S_POINTER_0_PRODUCER_GROUP_0                  _MK_ENUM_CONST(0)
#define NVDLA_CSC_S_POINTER_0_PRODUCER_GROUP_1                  _MK_ENUM_CONST(1)

#define NVDLA_CSC_S_POINTER_0_CONSUMER_SHIFT                    _MK_SHIFT_CONST(16)
#define NVDLA_CSC_S_POINTER_0_CONSUMER_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CSC_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_CSC_S_POINTER_0_CONSUMER_RANGE                    16:16
#define NVDLA_CSC_S_POINTER_0_CONSUMER_WOFFSET                  0x0
#define NVDLA_CSC_S_POINTER_0_CONSUMER_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_POINTER_0_CONSUMER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CSC_S_POINTER_0_CONSUMER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_POINTER_0_CONSUMER_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CSC_S_POINTER_0_CONSUMER_INIT_ENUM                        GROUP_0
#define NVDLA_CSC_S_POINTER_0_CONSUMER_GROUP_0                  _MK_ENUM_CONST(0)
#define NVDLA_CSC_S_POINTER_0_CONSUMER_GROUP_1                  _MK_ENUM_CONST(1)


// Register NVDLA_CSC_D_OP_ENABLE_0
#define NVDLA_CSC_D_OP_ENABLE_0                 _MK_ADDR_CONST(0x6008)
#define NVDLA_CSC_D_OP_ENABLE_0_SECURE                  0x0
#define NVDLA_CSC_D_OP_ENABLE_0_DUAL                    0x0
#define NVDLA_CSC_D_OP_ENABLE_0_SCR                     0
#define NVDLA_CSC_D_OP_ENABLE_0_WORD_COUNT                      0x1
#define NVDLA_CSC_D_OP_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_OP_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_OP_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_OP_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_OP_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_OP_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_CSC_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_RANGE                     0:0
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_WOFFSET                   0x0
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_INIT_ENUM                 DISABLE
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_OP_ENABLE_0_OP_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_CSC_D_MISC_CFG_0
#define NVDLA_CSC_D_MISC_CFG_0                  _MK_ADDR_CONST(0x600c)
#define NVDLA_CSC_D_MISC_CFG_0_SECURE                   0x0
#define NVDLA_CSC_D_MISC_CFG_0_DUAL                     0x0
#define NVDLA_CSC_D_MISC_CFG_0_SCR                      0
#define NVDLA_CSC_D_MISC_CFG_0_WORD_COUNT                       0x1
#define NVDLA_CSC_D_MISC_CFG_0_RESET_VAL                        _MK_MASK_CONST(0x1100)
#define NVDLA_CSC_D_MISC_CFG_0_RESET_MASK                       _MK_MASK_CONST(0x11113301)
#define NVDLA_CSC_D_MISC_CFG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_READ_MASK                        _MK_MASK_CONST(0x11113301)
#define NVDLA_CSC_D_MISC_CFG_0_WRITE_MASK                       _MK_MASK_CONST(0x11113301)
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_SHIFT)
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_RANGE                  0:0
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_WOFFSET                        0x0
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_INIT_ENUM                      DIRECT
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_DIRECT                 _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_0_CONV_MODE_WINOGRAD                       _MK_ENUM_CONST(1)

#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_SHIFT                       _MK_SHIFT_CONST(8)
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_FIELD                       _MK_FIELD_CONST(0x3, NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_SHIFT)
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_RANGE                       9:8
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_WOFFSET                     0x0
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_INIT_ENUM                   INT16
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_INT8                        _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_INT16                       _MK_ENUM_CONST(1)
#define NVDLA_CSC_D_MISC_CFG_0_IN_PRECISION_FP16                        _MK_ENUM_CONST(2)

#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_SHIFT                     _MK_SHIFT_CONST(12)
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_FIELD                     _MK_FIELD_CONST(0x3, NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_SHIFT)
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_RANGE                     13:12
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_WOFFSET                   0x0
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_INIT_ENUM                 INT16
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_INT8                      _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_INT16                     _MK_ENUM_CONST(1)
#define NVDLA_CSC_D_MISC_CFG_0_PROC_PRECISION_FP16                      _MK_ENUM_CONST(2)

#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_SHIFT)
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_RANGE                 16:16
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_WOFFSET                       0x0
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_INIT_ENUM                     DISABLE
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_DISABLE                       _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_0_DATA_REUSE_ENABLE                        _MK_ENUM_CONST(1)

#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_SHIFT                       _MK_SHIFT_CONST(20)
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_SHIFT)
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_RANGE                       20:20
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_WOFFSET                     0x0
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_INIT_ENUM                   DISABLE
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_0_WEIGHT_REUSE_ENABLE                      _MK_ENUM_CONST(1)

#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_SHIFT                      _MK_SHIFT_CONST(24)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_SHIFT)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_RANGE                      24:24
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_WOFFSET                    0x0
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_INIT_ENUM                  DISABLE
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_DATA_RLS_ENABLE                     _MK_ENUM_CONST(1)

#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_SHIFT                    _MK_SHIFT_CONST(28)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_SHIFT)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_RANGE                    28:28
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_WOFFSET                  0x0
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_INIT_ENUM                        DISABLE
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_MISC_CFG_0_SKIP_WEIGHT_RLS_ENABLE                   _MK_ENUM_CONST(1)


// Register NVDLA_CSC_D_DATAIN_FORMAT_0
#define NVDLA_CSC_D_DATAIN_FORMAT_0                     _MK_ADDR_CONST(0x6010)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_SECURE                      0x0
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DUAL                        0x0
#define NVDLA_CSC_D_DATAIN_FORMAT_0_SCR                         0
#define NVDLA_CSC_D_DATAIN_FORMAT_0_WORD_COUNT                  0x1
#define NVDLA_CSC_D_DATAIN_FORMAT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_SHIFT)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_RANGE                 0:0
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_WOFFSET                       0x0
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_INIT_ENUM                     FEATURE
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_FEATURE                       _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_DATAIN_FORMAT_0_DATAIN_FORMAT_PIXEL                 _MK_ENUM_CONST(1)


// Register NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0                 _MK_ADDR_CONST(0x6014)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_SECURE                  0x0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DUAL                    0x0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_SCR                     0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_WORD_COUNT                      0x1
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_RESET_MASK                      _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_READ_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_WRITE_MASK                      _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_FIELD                  _MK_FIELD_CONST(0x1fff, NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_SHIFT)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_RANGE                  12:0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_WOFFSET                        0x0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_WIDTH_EXT_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_FIELD                 _MK_FIELD_CONST(0x1fff, NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_SHIFT)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_RANGE                 28:16
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_WOFFSET                       0x0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_DEFAULT_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0_DATAIN_HEIGHT_EXT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0                 _MK_ADDR_CONST(0x6018)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_SECURE                  0x0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DUAL                    0x0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_SCR                     0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_WORD_COUNT                      0x1
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_RESET_MASK                      _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_READ_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_WRITE_MASK                      _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DATAIN_CHANNEL_EXT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DATAIN_CHANNEL_EXT_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DATAIN_CHANNEL_EXT_SHIFT)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DATAIN_CHANNEL_EXT_RANGE                        12:0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DATAIN_CHANNEL_EXT_WOFFSET                      0x0
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DATAIN_CHANNEL_EXT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DATAIN_CHANNEL_EXT_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DATAIN_CHANNEL_EXT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DATAIN_CHANNEL_EXT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DATAIN_CHANNEL_EXT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0_DATAIN_CHANNEL_EXT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_BATCH_NUMBER_0
#define NVDLA_CSC_D_BATCH_NUMBER_0                      _MK_ADDR_CONST(0x601c)
#define NVDLA_CSC_D_BATCH_NUMBER_0_SECURE                       0x0
#define NVDLA_CSC_D_BATCH_NUMBER_0_DUAL                         0x0
#define NVDLA_CSC_D_BATCH_NUMBER_0_SCR                  0
#define NVDLA_CSC_D_BATCH_NUMBER_0_WORD_COUNT                   0x1
#define NVDLA_CSC_D_BATCH_NUMBER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BATCH_NUMBER_0_RESET_MASK                   _MK_MASK_CONST(0x1f)
#define NVDLA_CSC_D_BATCH_NUMBER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BATCH_NUMBER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BATCH_NUMBER_0_READ_MASK                    _MK_MASK_CONST(0x1f)
#define NVDLA_CSC_D_BATCH_NUMBER_0_WRITE_MASK                   _MK_MASK_CONST(0x1f)
#define NVDLA_CSC_D_BATCH_NUMBER_0_BATCHES_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_BATCH_NUMBER_0_BATCHES_FIELD                        _MK_FIELD_CONST(0x1f, NVDLA_CSC_D_BATCH_NUMBER_0_BATCHES_SHIFT)
#define NVDLA_CSC_D_BATCH_NUMBER_0_BATCHES_RANGE                        4:0
#define NVDLA_CSC_D_BATCH_NUMBER_0_BATCHES_WOFFSET                      0x0
#define NVDLA_CSC_D_BATCH_NUMBER_0_BATCHES_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BATCH_NUMBER_0_BATCHES_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define NVDLA_CSC_D_BATCH_NUMBER_0_BATCHES_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BATCH_NUMBER_0_BATCHES_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BATCH_NUMBER_0_BATCHES_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BATCH_NUMBER_0_BATCHES_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_POST_Y_EXTENSION_0
#define NVDLA_CSC_D_POST_Y_EXTENSION_0                  _MK_ADDR_CONST(0x6020)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_SECURE                   0x0
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_DUAL                     0x0
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_SCR                      0
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_WORD_COUNT                       0x1
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_Y_EXTENSION_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_Y_EXTENSION_FIELD                        _MK_FIELD_CONST(0x3, NVDLA_CSC_D_POST_Y_EXTENSION_0_Y_EXTENSION_SHIFT)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_Y_EXTENSION_RANGE                        1:0
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_Y_EXTENSION_WOFFSET                      0x0
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_Y_EXTENSION_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_Y_EXTENSION_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_Y_EXTENSION_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_Y_EXTENSION_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_Y_EXTENSION_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_POST_Y_EXTENSION_0_Y_EXTENSION_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_ENTRY_PER_SLICE_0
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0                   _MK_ADDR_CONST(0x6024)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_SECURE                    0x0
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_DUAL                      0x0
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_SCR                       0
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_WORD_COUNT                        0x1
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_ENTRIES_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_ENTRIES_FIELD                     _MK_FIELD_CONST(0xfff, NVDLA_CSC_D_ENTRY_PER_SLICE_0_ENTRIES_SHIFT)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_ENTRIES_RANGE                     11:0
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_ENTRIES_WOFFSET                   0x0
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_ENTRIES_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_ENTRIES_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_ENTRIES_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_ENTRIES_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_ENTRIES_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ENTRY_PER_SLICE_0_ENTRIES_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_WEIGHT_FORMAT_0
#define NVDLA_CSC_D_WEIGHT_FORMAT_0                     _MK_ADDR_CONST(0x6028)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_SECURE                      0x0
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_DUAL                        0x0
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_SCR                         0
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WORD_COUNT                  0x1
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_SHIFT)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_RANGE                 0:0
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_WOFFSET                       0x0
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_INIT_ENUM                     UNCOMPRESSED
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_UNCOMPRESSED                  _MK_ENUM_CONST(0)
#define NVDLA_CSC_D_WEIGHT_FORMAT_0_WEIGHT_FORMAT_COMPRESSED                    _MK_ENUM_CONST(1)


// Register NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0                 _MK_ADDR_CONST(0x602c)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_SECURE                  0x0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_DUAL                    0x0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_SCR                     0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WORD_COUNT                      0x1
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_RESET_MASK                      _MK_MASK_CONST(0x1f001f)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_READ_MASK                       _MK_MASK_CONST(0x1f001f)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WRITE_MASK                      _MK_MASK_CONST(0x1f001f)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_WIDTH_EXT_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_WIDTH_EXT_FIELD                  _MK_FIELD_CONST(0x1f, NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_WIDTH_EXT_SHIFT)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_WIDTH_EXT_RANGE                  4:0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_WIDTH_EXT_WOFFSET                        0x0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_WIDTH_EXT_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_WIDTH_EXT_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_WIDTH_EXT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_WIDTH_EXT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_WIDTH_EXT_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_WIDTH_EXT_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_HEIGHT_EXT_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_HEIGHT_EXT_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_HEIGHT_EXT_SHIFT)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_HEIGHT_EXT_RANGE                 20:16
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_HEIGHT_EXT_WOFFSET                       0x0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_HEIGHT_EXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_HEIGHT_EXT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_HEIGHT_EXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_HEIGHT_EXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_HEIGHT_EXT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0_WEIGHT_HEIGHT_EXT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0                 _MK_ADDR_CONST(0x6030)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_SECURE                  0x0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_DUAL                    0x0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_SCR                     0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WORD_COUNT                      0x1
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_RESET_MASK                      _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_READ_MASK                       _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WRITE_MASK                      _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_CHANNEL_EXT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_CHANNEL_EXT_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_CHANNEL_EXT_SHIFT)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_CHANNEL_EXT_RANGE                        12:0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_CHANNEL_EXT_WOFFSET                      0x0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_CHANNEL_EXT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_CHANNEL_EXT_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_CHANNEL_EXT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_CHANNEL_EXT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_CHANNEL_EXT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_CHANNEL_EXT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_KERNEL_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_KERNEL_FIELD                     _MK_FIELD_CONST(0x1fff, NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_KERNEL_SHIFT)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_KERNEL_RANGE                     28:16
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_KERNEL_WOFFSET                   0x0
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_KERNEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_KERNEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_KERNEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_KERNEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_KERNEL_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0_WEIGHT_KERNEL_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_WEIGHT_BYTES_0
#define NVDLA_CSC_D_WEIGHT_BYTES_0                      _MK_ADDR_CONST(0x6034)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_SECURE                       0x0
#define NVDLA_CSC_D_WEIGHT_BYTES_0_DUAL                         0x0
#define NVDLA_CSC_D_WEIGHT_BYTES_0_SCR                  0
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WORD_COUNT                   0x1
#define NVDLA_CSC_D_WEIGHT_BYTES_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_RESET_MASK                   _MK_MASK_CONST(0xffffff80)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_READ_MASK                    _MK_MASK_CONST(0xffffff80)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WRITE_MASK                   _MK_MASK_CONST(0xffffff80)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WEIGHT_BYTES_SHIFT                   _MK_SHIFT_CONST(7)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WEIGHT_BYTES_FIELD                   _MK_FIELD_CONST(0x1ffffff, NVDLA_CSC_D_WEIGHT_BYTES_0_WEIGHT_BYTES_SHIFT)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WEIGHT_BYTES_RANGE                   31:7
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WEIGHT_BYTES_WOFFSET                 0x0
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WEIGHT_BYTES_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WEIGHT_BYTES_DEFAULT_MASK                    _MK_MASK_CONST(0x1ffffff)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WEIGHT_BYTES_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WEIGHT_BYTES_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WEIGHT_BYTES_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WEIGHT_BYTES_0_WEIGHT_BYTES_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_WMB_BYTES_0
#define NVDLA_CSC_D_WMB_BYTES_0                 _MK_ADDR_CONST(0x6038)
#define NVDLA_CSC_D_WMB_BYTES_0_SECURE                  0x0
#define NVDLA_CSC_D_WMB_BYTES_0_DUAL                    0x0
#define NVDLA_CSC_D_WMB_BYTES_0_SCR                     0
#define NVDLA_CSC_D_WMB_BYTES_0_WORD_COUNT                      0x1
#define NVDLA_CSC_D_WMB_BYTES_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WMB_BYTES_0_RESET_MASK                      _MK_MASK_CONST(0xfffff80)
#define NVDLA_CSC_D_WMB_BYTES_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WMB_BYTES_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WMB_BYTES_0_READ_MASK                       _MK_MASK_CONST(0xfffff80)
#define NVDLA_CSC_D_WMB_BYTES_0_WRITE_MASK                      _MK_MASK_CONST(0xfffff80)
#define NVDLA_CSC_D_WMB_BYTES_0_WMB_BYTES_SHIFT                 _MK_SHIFT_CONST(7)
#define NVDLA_CSC_D_WMB_BYTES_0_WMB_BYTES_FIELD                 _MK_FIELD_CONST(0x1fffff, NVDLA_CSC_D_WMB_BYTES_0_WMB_BYTES_SHIFT)
#define NVDLA_CSC_D_WMB_BYTES_0_WMB_BYTES_RANGE                 27:7
#define NVDLA_CSC_D_WMB_BYTES_0_WMB_BYTES_WOFFSET                       0x0
#define NVDLA_CSC_D_WMB_BYTES_0_WMB_BYTES_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WMB_BYTES_0_WMB_BYTES_DEFAULT_MASK                  _MK_MASK_CONST(0x1fffff)
#define NVDLA_CSC_D_WMB_BYTES_0_WMB_BYTES_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WMB_BYTES_0_WMB_BYTES_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WMB_BYTES_0_WMB_BYTES_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_WMB_BYTES_0_WMB_BYTES_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_DATAOUT_SIZE_0_0
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0                    _MK_ADDR_CONST(0x603c)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_SECURE                     0x0
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DUAL                       0x0
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_SCR                        0
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_WORD_COUNT                         0x1
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_RESET_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_READ_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_SHIFT)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_RANGE                        12:0
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_WOFFSET                      0x0
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_SHIFT                       _MK_SHIFT_CONST(16)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_FIELD                       _MK_FIELD_CONST(0x1fff, NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_SHIFT)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_RANGE                       28:16
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_WOFFSET                     0x0
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_DATAOUT_SIZE_1_0
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0                    _MK_ADDR_CONST(0x6040)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_SECURE                     0x0
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_DUAL                       0x0
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_SCR                        0
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_WORD_COUNT                         0x1
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_RESET_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_READ_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_FIELD                      _MK_FIELD_CONST(0x1fff, NVDLA_CSC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SHIFT)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_RANGE                      12:0
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_WOFFSET                    0x0
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_ATOMICS_0
#define NVDLA_CSC_D_ATOMICS_0                   _MK_ADDR_CONST(0x6044)
#define NVDLA_CSC_D_ATOMICS_0_SECURE                    0x0
#define NVDLA_CSC_D_ATOMICS_0_DUAL                      0x0
#define NVDLA_CSC_D_ATOMICS_0_SCR                       0
#define NVDLA_CSC_D_ATOMICS_0_WORD_COUNT                        0x1
#define NVDLA_CSC_D_ATOMICS_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_ATOMICS_0_RESET_MASK                        _MK_MASK_CONST(0x1fffff)
#define NVDLA_CSC_D_ATOMICS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ATOMICS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ATOMICS_0_READ_MASK                         _MK_MASK_CONST(0x1fffff)
#define NVDLA_CSC_D_ATOMICS_0_WRITE_MASK                        _MK_MASK_CONST(0x1fffff)
#define NVDLA_CSC_D_ATOMICS_0_ATOMICS_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_ATOMICS_0_ATOMICS_FIELD                     _MK_FIELD_CONST(0x1fffff, NVDLA_CSC_D_ATOMICS_0_ATOMICS_SHIFT)
#define NVDLA_CSC_D_ATOMICS_0_ATOMICS_RANGE                     20:0
#define NVDLA_CSC_D_ATOMICS_0_ATOMICS_WOFFSET                   0x0
#define NVDLA_CSC_D_ATOMICS_0_ATOMICS_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_ATOMICS_0_ATOMICS_DEFAULT_MASK                      _MK_MASK_CONST(0x1fffff)
#define NVDLA_CSC_D_ATOMICS_0_ATOMICS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ATOMICS_0_ATOMICS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ATOMICS_0_ATOMICS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ATOMICS_0_ATOMICS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_RELEASE_0
#define NVDLA_CSC_D_RELEASE_0                   _MK_ADDR_CONST(0x6048)
#define NVDLA_CSC_D_RELEASE_0_SECURE                    0x0
#define NVDLA_CSC_D_RELEASE_0_DUAL                      0x0
#define NVDLA_CSC_D_RELEASE_0_SCR                       0
#define NVDLA_CSC_D_RELEASE_0_WORD_COUNT                        0x1
#define NVDLA_CSC_D_RELEASE_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_RELEASE_0_RESET_MASK                        _MK_MASK_CONST(0xfff)
#define NVDLA_CSC_D_RELEASE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_RELEASE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_RELEASE_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define NVDLA_CSC_D_RELEASE_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define NVDLA_CSC_D_RELEASE_0_RLS_SLICES_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_RELEASE_0_RLS_SLICES_FIELD                  _MK_FIELD_CONST(0xfff, NVDLA_CSC_D_RELEASE_0_RLS_SLICES_SHIFT)
#define NVDLA_CSC_D_RELEASE_0_RLS_SLICES_RANGE                  11:0
#define NVDLA_CSC_D_RELEASE_0_RLS_SLICES_WOFFSET                        0x0
#define NVDLA_CSC_D_RELEASE_0_RLS_SLICES_DEFAULT                        _MK_MASK_CONST(0x1)
#define NVDLA_CSC_D_RELEASE_0_RLS_SLICES_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define NVDLA_CSC_D_RELEASE_0_RLS_SLICES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_RELEASE_0_RLS_SLICES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_RELEASE_0_RLS_SLICES_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_RELEASE_0_RLS_SLICES_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_CONV_STRIDE_EXT_0
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0                   _MK_ADDR_CONST(0x604c)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_SECURE                    0x0
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_DUAL                      0x0
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_SCR                       0
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_WORD_COUNT                        0x1
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_RESET_MASK                        _MK_MASK_CONST(0x70007)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_READ_MASK                         _MK_MASK_CONST(0x70007)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_WRITE_MASK                        _MK_MASK_CONST(0x70007)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_X_STRIDE_EXT_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_X_STRIDE_EXT_FIELD                   _MK_FIELD_CONST(0x7, NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_X_STRIDE_EXT_SHIFT)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_X_STRIDE_EXT_RANGE                   2:0
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_X_STRIDE_EXT_WOFFSET                 0x0
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_X_STRIDE_EXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_X_STRIDE_EXT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_X_STRIDE_EXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_X_STRIDE_EXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_X_STRIDE_EXT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_X_STRIDE_EXT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_Y_STRIDE_EXT_SHIFT                   _MK_SHIFT_CONST(16)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_Y_STRIDE_EXT_FIELD                   _MK_FIELD_CONST(0x7, NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_Y_STRIDE_EXT_SHIFT)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_Y_STRIDE_EXT_RANGE                   18:16
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_Y_STRIDE_EXT_WOFFSET                 0x0
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_Y_STRIDE_EXT_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_Y_STRIDE_EXT_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_Y_STRIDE_EXT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_Y_STRIDE_EXT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_Y_STRIDE_EXT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CONV_STRIDE_EXT_0_CONV_Y_STRIDE_EXT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_DILATION_EXT_0
#define NVDLA_CSC_D_DILATION_EXT_0                      _MK_ADDR_CONST(0x6050)
#define NVDLA_CSC_D_DILATION_EXT_0_SECURE                       0x0
#define NVDLA_CSC_D_DILATION_EXT_0_DUAL                         0x0
#define NVDLA_CSC_D_DILATION_EXT_0_SCR                  0
#define NVDLA_CSC_D_DILATION_EXT_0_WORD_COUNT                   0x1
#define NVDLA_CSC_D_DILATION_EXT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DILATION_EXT_0_RESET_MASK                   _MK_MASK_CONST(0x1f001f)
#define NVDLA_CSC_D_DILATION_EXT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DILATION_EXT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DILATION_EXT_0_READ_MASK                    _MK_MASK_CONST(0x1f001f)
#define NVDLA_CSC_D_DILATION_EXT_0_WRITE_MASK                   _MK_MASK_CONST(0x1f001f)
#define NVDLA_CSC_D_DILATION_EXT_0_X_DILATION_EXT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_DILATION_EXT_0_X_DILATION_EXT_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_CSC_D_DILATION_EXT_0_X_DILATION_EXT_SHIFT)
#define NVDLA_CSC_D_DILATION_EXT_0_X_DILATION_EXT_RANGE                 4:0
#define NVDLA_CSC_D_DILATION_EXT_0_X_DILATION_EXT_WOFFSET                       0x0
#define NVDLA_CSC_D_DILATION_EXT_0_X_DILATION_EXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DILATION_EXT_0_X_DILATION_EXT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CSC_D_DILATION_EXT_0_X_DILATION_EXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DILATION_EXT_0_X_DILATION_EXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DILATION_EXT_0_X_DILATION_EXT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DILATION_EXT_0_X_DILATION_EXT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_CSC_D_DILATION_EXT_0_Y_DILATION_EXT_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_CSC_D_DILATION_EXT_0_Y_DILATION_EXT_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_CSC_D_DILATION_EXT_0_Y_DILATION_EXT_SHIFT)
#define NVDLA_CSC_D_DILATION_EXT_0_Y_DILATION_EXT_RANGE                 20:16
#define NVDLA_CSC_D_DILATION_EXT_0_Y_DILATION_EXT_WOFFSET                       0x0
#define NVDLA_CSC_D_DILATION_EXT_0_Y_DILATION_EXT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DILATION_EXT_0_Y_DILATION_EXT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CSC_D_DILATION_EXT_0_Y_DILATION_EXT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DILATION_EXT_0_Y_DILATION_EXT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DILATION_EXT_0_Y_DILATION_EXT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_DILATION_EXT_0_Y_DILATION_EXT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_ZERO_PADDING_0
#define NVDLA_CSC_D_ZERO_PADDING_0                      _MK_ADDR_CONST(0x6054)
#define NVDLA_CSC_D_ZERO_PADDING_0_SECURE                       0x0
#define NVDLA_CSC_D_ZERO_PADDING_0_DUAL                         0x0
#define NVDLA_CSC_D_ZERO_PADDING_0_SCR                  0
#define NVDLA_CSC_D_ZERO_PADDING_0_WORD_COUNT                   0x1
#define NVDLA_CSC_D_ZERO_PADDING_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_0_RESET_MASK                   _MK_MASK_CONST(0x1f001f)
#define NVDLA_CSC_D_ZERO_PADDING_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_0_READ_MASK                    _MK_MASK_CONST(0x1f001f)
#define NVDLA_CSC_D_ZERO_PADDING_0_WRITE_MASK                   _MK_MASK_CONST(0x1f001f)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_LEFT_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_LEFT_FIELD                       _MK_FIELD_CONST(0x1f, NVDLA_CSC_D_ZERO_PADDING_0_PAD_LEFT_SHIFT)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_LEFT_RANGE                       4:0
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_LEFT_WOFFSET                     0x0
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_LEFT_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_LEFT_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_LEFT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_LEFT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_LEFT_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_LEFT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_TOP_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_TOP_FIELD                        _MK_FIELD_CONST(0x1f, NVDLA_CSC_D_ZERO_PADDING_0_PAD_TOP_SHIFT)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_TOP_RANGE                        20:16
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_TOP_WOFFSET                      0x0
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_TOP_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_TOP_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_TOP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_TOP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_TOP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_0_PAD_TOP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_ZERO_PADDING_VALUE_0
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0                        _MK_ADDR_CONST(0x6058)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_SECURE                         0x0
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_DUAL                   0x0
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_SCR                    0
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_WORD_COUNT                     0x1
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_PAD_VALUE_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_PAD_VALUE_FIELD                        _MK_FIELD_CONST(0xffff, NVDLA_CSC_D_ZERO_PADDING_VALUE_0_PAD_VALUE_SHIFT)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_PAD_VALUE_RANGE                        15:0
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_PAD_VALUE_WOFFSET                      0x0
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_PAD_VALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_PAD_VALUE_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_PAD_VALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_PAD_VALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_PAD_VALUE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_ZERO_PADDING_VALUE_0_PAD_VALUE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_BANK_0
#define NVDLA_CSC_D_BANK_0                      _MK_ADDR_CONST(0x605c)
#define NVDLA_CSC_D_BANK_0_SECURE                       0x0
#define NVDLA_CSC_D_BANK_0_DUAL                         0x0
#define NVDLA_CSC_D_BANK_0_SCR                  0
#define NVDLA_CSC_D_BANK_0_WORD_COUNT                   0x1
#define NVDLA_CSC_D_BANK_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BANK_0_RESET_MASK                   _MK_MASK_CONST(0xf000f)
#define NVDLA_CSC_D_BANK_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BANK_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BANK_0_READ_MASK                    _MK_MASK_CONST(0xf000f)
#define NVDLA_CSC_D_BANK_0_WRITE_MASK                   _MK_MASK_CONST(0xf000f)
#define NVDLA_CSC_D_BANK_0_DATA_BANK_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_BANK_0_DATA_BANK_FIELD                      _MK_FIELD_CONST(0xf, NVDLA_CSC_D_BANK_0_DATA_BANK_SHIFT)
#define NVDLA_CSC_D_BANK_0_DATA_BANK_RANGE                      3:0
#define NVDLA_CSC_D_BANK_0_DATA_BANK_WOFFSET                    0x0
#define NVDLA_CSC_D_BANK_0_DATA_BANK_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BANK_0_DATA_BANK_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_CSC_D_BANK_0_DATA_BANK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BANK_0_DATA_BANK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BANK_0_DATA_BANK_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BANK_0_DATA_BANK_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_CSC_D_BANK_0_WEIGHT_BANK_SHIFT                    _MK_SHIFT_CONST(16)
#define NVDLA_CSC_D_BANK_0_WEIGHT_BANK_FIELD                    _MK_FIELD_CONST(0xf, NVDLA_CSC_D_BANK_0_WEIGHT_BANK_SHIFT)
#define NVDLA_CSC_D_BANK_0_WEIGHT_BANK_RANGE                    19:16
#define NVDLA_CSC_D_BANK_0_WEIGHT_BANK_WOFFSET                  0x0
#define NVDLA_CSC_D_BANK_0_WEIGHT_BANK_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BANK_0_WEIGHT_BANK_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define NVDLA_CSC_D_BANK_0_WEIGHT_BANK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BANK_0_WEIGHT_BANK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BANK_0_WEIGHT_BANK_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_BANK_0_WEIGHT_BANK_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_PRA_CFG_0
#define NVDLA_CSC_D_PRA_CFG_0                   _MK_ADDR_CONST(0x6060)
#define NVDLA_CSC_D_PRA_CFG_0_SECURE                    0x0
#define NVDLA_CSC_D_PRA_CFG_0_DUAL                      0x0
#define NVDLA_CSC_D_PRA_CFG_0_SCR                       0
#define NVDLA_CSC_D_PRA_CFG_0_WORD_COUNT                        0x1
#define NVDLA_CSC_D_PRA_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_PRA_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_CSC_D_PRA_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_PRA_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_PRA_CFG_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define NVDLA_CSC_D_PRA_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_CSC_D_PRA_CFG_0_PRA_TRUNCATE_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_PRA_CFG_0_PRA_TRUNCATE_FIELD                        _MK_FIELD_CONST(0x3, NVDLA_CSC_D_PRA_CFG_0_PRA_TRUNCATE_SHIFT)
#define NVDLA_CSC_D_PRA_CFG_0_PRA_TRUNCATE_RANGE                        1:0
#define NVDLA_CSC_D_PRA_CFG_0_PRA_TRUNCATE_WOFFSET                      0x0
#define NVDLA_CSC_D_PRA_CFG_0_PRA_TRUNCATE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_PRA_CFG_0_PRA_TRUNCATE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define NVDLA_CSC_D_PRA_CFG_0_PRA_TRUNCATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_PRA_CFG_0_PRA_TRUNCATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_PRA_CFG_0_PRA_TRUNCATE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_PRA_CFG_0_PRA_TRUNCATE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CSC_D_CYA_0
#define NVDLA_CSC_D_CYA_0                       _MK_ADDR_CONST(0x6064)
#define NVDLA_CSC_D_CYA_0_SECURE                        0x0
#define NVDLA_CSC_D_CYA_0_DUAL                  0x0
#define NVDLA_CSC_D_CYA_0_SCR                   0
#define NVDLA_CSC_D_CYA_0_WORD_COUNT                    0x1
#define NVDLA_CSC_D_CYA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CYA_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CSC_D_CYA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CYA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CYA_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CSC_D_CYA_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CSC_D_CYA_0_CYA_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CSC_D_CYA_0_CYA_FIELD                     _MK_FIELD_CONST(0xffffffff, NVDLA_CSC_D_CYA_0_CYA_SHIFT)
#define NVDLA_CSC_D_CYA_0_CYA_RANGE                     31:0
#define NVDLA_CSC_D_CYA_0_CYA_WOFFSET                   0x0
#define NVDLA_CSC_D_CYA_0_CYA_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CYA_0_CYA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CSC_D_CYA_0_CYA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CYA_0_CYA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CYA_0_CYA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CSC_D_CYA_0_CYA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CMAC_A_S_STATUS_0
#define NVDLA_CMAC_A_S_STATUS_0                 _MK_ADDR_CONST(0x7000)
#define NVDLA_CMAC_A_S_STATUS_0_SECURE                  0x0
#define NVDLA_CMAC_A_S_STATUS_0_DUAL                    0x0
#define NVDLA_CMAC_A_S_STATUS_0_SCR                     0
#define NVDLA_CMAC_A_S_STATUS_0_WORD_COUNT                      0x1
#define NVDLA_CMAC_A_S_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x30003)
#define NVDLA_CMAC_A_S_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x30003)
#define NVDLA_CMAC_A_S_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_FIELD                  _MK_FIELD_CONST(0x3, NVDLA_CMAC_A_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_RANGE                  1:0
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_WOFFSET                        0x0
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_INIT_ENUM                      IDLE
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_IDLE                   _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_RUNNING                        _MK_ENUM_CONST(1)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_0_PENDING                        _MK_ENUM_CONST(2)

#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_SHIFT                  _MK_SHIFT_CONST(16)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_FIELD                  _MK_FIELD_CONST(0x3, NVDLA_CMAC_A_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_RANGE                  17:16
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_WOFFSET                        0x0
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_INIT_ENUM                      IDLE
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_IDLE                   _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_RUNNING                        _MK_ENUM_CONST(1)
#define NVDLA_CMAC_A_S_STATUS_0_STATUS_1_PENDING                        _MK_ENUM_CONST(2)


// Register NVDLA_CMAC_A_S_POINTER_0
#define NVDLA_CMAC_A_S_POINTER_0                        _MK_ADDR_CONST(0x7004)
#define NVDLA_CMAC_A_S_POINTER_0_SECURE                         0x0
#define NVDLA_CMAC_A_S_POINTER_0_DUAL                   0x0
#define NVDLA_CMAC_A_S_POINTER_0_SCR                    0
#define NVDLA_CMAC_A_S_POINTER_0_WORD_COUNT                     0x1
#define NVDLA_CMAC_A_S_POINTER_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_POINTER_0_RESET_MASK                     _MK_MASK_CONST(0x10001)
#define NVDLA_CMAC_A_S_POINTER_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_POINTER_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_POINTER_0_READ_MASK                      _MK_MASK_CONST(0x10001)
#define NVDLA_CMAC_A_S_POINTER_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CMAC_A_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_RANGE                 0:0
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_WOFFSET                       0x0
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_INIT_ENUM                     GROUP_0
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_GROUP_0                       _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_S_POINTER_0_PRODUCER_GROUP_1                       _MK_ENUM_CONST(1)

#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CMAC_A_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_RANGE                 16:16
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_WOFFSET                       0x0
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_INIT_ENUM                     GROUP_0
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_GROUP_0                       _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_S_POINTER_0_CONSUMER_GROUP_1                       _MK_ENUM_CONST(1)


// Register NVDLA_CMAC_A_D_OP_ENABLE_0
#define NVDLA_CMAC_A_D_OP_ENABLE_0                      _MK_ADDR_CONST(0x7008)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_SECURE                       0x0
#define NVDLA_CMAC_A_D_OP_ENABLE_0_DUAL                         0x0
#define NVDLA_CMAC_A_D_OP_ENABLE_0_SCR                  0
#define NVDLA_CMAC_A_D_OP_ENABLE_0_WORD_COUNT                   0x1
#define NVDLA_CMAC_A_D_OP_ENABLE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_RANGE                  0:0
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_WOFFSET                        0x0
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_INIT_ENUM                      DISABLE
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_DISABLE                        _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_D_OP_ENABLE_0_OP_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register NVDLA_CMAC_A_D_MISC_CFG_0
#define NVDLA_CMAC_A_D_MISC_CFG_0                       _MK_ADDR_CONST(0x700c)
#define NVDLA_CMAC_A_D_MISC_CFG_0_SECURE                        0x0
#define NVDLA_CMAC_A_D_MISC_CFG_0_DUAL                  0x0
#define NVDLA_CMAC_A_D_MISC_CFG_0_SCR                   0
#define NVDLA_CMAC_A_D_MISC_CFG_0_WORD_COUNT                    0x1
#define NVDLA_CMAC_A_D_MISC_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x1000)
#define NVDLA_CMAC_A_D_MISC_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x3001)
#define NVDLA_CMAC_A_D_MISC_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_READ_MASK                     _MK_MASK_CONST(0x3001)
#define NVDLA_CMAC_A_D_MISC_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x3001)
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_SHIFT)
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_RANGE                       0:0
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_WOFFSET                     0x0
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_INIT_ENUM                   DIRECT
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_DIRECT                      _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_CONV_MODE_WINOGRAD                    _MK_ENUM_CONST(1)

#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_SHIFT                  _MK_SHIFT_CONST(12)
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_FIELD                  _MK_FIELD_CONST(0x3, NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_SHIFT)
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_RANGE                  13:12
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_WOFFSET                        0x0
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_DEFAULT                        _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_INIT_ENUM                      INT16
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_INT8                   _MK_ENUM_CONST(0)
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_INT16                  _MK_ENUM_CONST(1)
#define NVDLA_CMAC_A_D_MISC_CFG_0_PROC_PRECISION_FP16                   _MK_ENUM_CONST(2)


// Register NVDLA_CMAC_B_S_STATUS_0
#define NVDLA_CMAC_B_S_STATUS_0                 _MK_ADDR_CONST(0x8000)
#define NVDLA_CMAC_B_S_STATUS_0_SECURE                  0x0
#define NVDLA_CMAC_B_S_STATUS_0_DUAL                    0x0
#define NVDLA_CMAC_B_S_STATUS_0_SCR                     0
#define NVDLA_CMAC_B_S_STATUS_0_WORD_COUNT                      0x1
#define NVDLA_CMAC_B_S_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x30003)
#define NVDLA_CMAC_B_S_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x30003)
#define NVDLA_CMAC_B_S_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_FIELD                  _MK_FIELD_CONST(0x3, NVDLA_CMAC_B_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_RANGE                  1:0
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_WOFFSET                        0x0
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_INIT_ENUM                      IDLE
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_IDLE                   _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_RUNNING                        _MK_ENUM_CONST(1)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_0_PENDING                        _MK_ENUM_CONST(2)

#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_SHIFT                  _MK_SHIFT_CONST(16)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_FIELD                  _MK_FIELD_CONST(0x3, NVDLA_CMAC_B_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_RANGE                  17:16
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_WOFFSET                        0x0
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_INIT_ENUM                      IDLE
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_IDLE                   _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_RUNNING                        _MK_ENUM_CONST(1)
#define NVDLA_CMAC_B_S_STATUS_0_STATUS_1_PENDING                        _MK_ENUM_CONST(2)


// Register NVDLA_CMAC_B_S_POINTER_0
#define NVDLA_CMAC_B_S_POINTER_0                        _MK_ADDR_CONST(0x8004)
#define NVDLA_CMAC_B_S_POINTER_0_SECURE                         0x0
#define NVDLA_CMAC_B_S_POINTER_0_DUAL                   0x0
#define NVDLA_CMAC_B_S_POINTER_0_SCR                    0
#define NVDLA_CMAC_B_S_POINTER_0_WORD_COUNT                     0x1
#define NVDLA_CMAC_B_S_POINTER_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_POINTER_0_RESET_MASK                     _MK_MASK_CONST(0x10001)
#define NVDLA_CMAC_B_S_POINTER_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_POINTER_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_POINTER_0_READ_MASK                      _MK_MASK_CONST(0x10001)
#define NVDLA_CMAC_B_S_POINTER_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CMAC_B_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_RANGE                 0:0
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_WOFFSET                       0x0
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_INIT_ENUM                     GROUP_0
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_GROUP_0                       _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_S_POINTER_0_PRODUCER_GROUP_1                       _MK_ENUM_CONST(1)

#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CMAC_B_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_RANGE                 16:16
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_WOFFSET                       0x0
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_INIT_ENUM                     GROUP_0
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_GROUP_0                       _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_S_POINTER_0_CONSUMER_GROUP_1                       _MK_ENUM_CONST(1)


// Register NVDLA_CMAC_B_D_OP_ENABLE_0
#define NVDLA_CMAC_B_D_OP_ENABLE_0                      _MK_ADDR_CONST(0x8008)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_SECURE                       0x0
#define NVDLA_CMAC_B_D_OP_ENABLE_0_DUAL                         0x0
#define NVDLA_CMAC_B_D_OP_ENABLE_0_SCR                  0
#define NVDLA_CMAC_B_D_OP_ENABLE_0_WORD_COUNT                   0x1
#define NVDLA_CMAC_B_D_OP_ENABLE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_RANGE                  0:0
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_WOFFSET                        0x0
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_INIT_ENUM                      DISABLE
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_DISABLE                        _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_D_OP_ENABLE_0_OP_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register NVDLA_CMAC_B_D_MISC_CFG_0
#define NVDLA_CMAC_B_D_MISC_CFG_0                       _MK_ADDR_CONST(0x800c)
#define NVDLA_CMAC_B_D_MISC_CFG_0_SECURE                        0x0
#define NVDLA_CMAC_B_D_MISC_CFG_0_DUAL                  0x0
#define NVDLA_CMAC_B_D_MISC_CFG_0_SCR                   0
#define NVDLA_CMAC_B_D_MISC_CFG_0_WORD_COUNT                    0x1
#define NVDLA_CMAC_B_D_MISC_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x1000)
#define NVDLA_CMAC_B_D_MISC_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x3001)
#define NVDLA_CMAC_B_D_MISC_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_READ_MASK                     _MK_MASK_CONST(0x3001)
#define NVDLA_CMAC_B_D_MISC_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x3001)
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_SHIFT)
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_RANGE                       0:0
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_WOFFSET                     0x0
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_INIT_ENUM                   DIRECT
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_DIRECT                      _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_CONV_MODE_WINOGRAD                    _MK_ENUM_CONST(1)

#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_SHIFT                  _MK_SHIFT_CONST(12)
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_FIELD                  _MK_FIELD_CONST(0x3, NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_SHIFT)
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_RANGE                  13:12
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_WOFFSET                        0x0
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_DEFAULT                        _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_INIT_ENUM                      INT16
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_INT8                   _MK_ENUM_CONST(0)
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_INT16                  _MK_ENUM_CONST(1)
#define NVDLA_CMAC_B_D_MISC_CFG_0_PROC_PRECISION_FP16                   _MK_ENUM_CONST(2)


// Register NVDLA_CACC_S_STATUS_0
#define NVDLA_CACC_S_STATUS_0                   _MK_ADDR_CONST(0x9000)
#define NVDLA_CACC_S_STATUS_0_SECURE                    0x0
#define NVDLA_CACC_S_STATUS_0_DUAL                      0x0
#define NVDLA_CACC_S_STATUS_0_SCR                       0
#define NVDLA_CACC_S_STATUS_0_WORD_COUNT                        0x1
#define NVDLA_CACC_S_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x30003)
#define NVDLA_CACC_S_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x30003)
#define NVDLA_CACC_S_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_STATUS_0_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CACC_S_STATUS_0_STATUS_0_FIELD                    _MK_FIELD_CONST(0x3, NVDLA_CACC_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_CACC_S_STATUS_0_STATUS_0_RANGE                    1:0
#define NVDLA_CACC_S_STATUS_0_STATUS_0_WOFFSET                  0x0
#define NVDLA_CACC_S_STATUS_0_STATUS_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_STATUS_0_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define NVDLA_CACC_S_STATUS_0_STATUS_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_STATUS_0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CACC_S_STATUS_0_STATUS_0_INIT_ENUM                        IDLE
#define NVDLA_CACC_S_STATUS_0_STATUS_0_IDLE                     _MK_ENUM_CONST(0)
#define NVDLA_CACC_S_STATUS_0_STATUS_0_RUNNING                  _MK_ENUM_CONST(1)
#define NVDLA_CACC_S_STATUS_0_STATUS_0_PENDING                  _MK_ENUM_CONST(2)

#define NVDLA_CACC_S_STATUS_0_STATUS_1_SHIFT                    _MK_SHIFT_CONST(16)
#define NVDLA_CACC_S_STATUS_0_STATUS_1_FIELD                    _MK_FIELD_CONST(0x3, NVDLA_CACC_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_CACC_S_STATUS_0_STATUS_1_RANGE                    17:16
#define NVDLA_CACC_S_STATUS_0_STATUS_1_WOFFSET                  0x0
#define NVDLA_CACC_S_STATUS_0_STATUS_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_STATUS_1_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define NVDLA_CACC_S_STATUS_0_STATUS_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_STATUS_1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CACC_S_STATUS_0_STATUS_1_INIT_ENUM                        IDLE
#define NVDLA_CACC_S_STATUS_0_STATUS_1_IDLE                     _MK_ENUM_CONST(0)
#define NVDLA_CACC_S_STATUS_0_STATUS_1_RUNNING                  _MK_ENUM_CONST(1)
#define NVDLA_CACC_S_STATUS_0_STATUS_1_PENDING                  _MK_ENUM_CONST(2)


// Register NVDLA_CACC_S_POINTER_0
#define NVDLA_CACC_S_POINTER_0                  _MK_ADDR_CONST(0x9004)
#define NVDLA_CACC_S_POINTER_0_SECURE                   0x0
#define NVDLA_CACC_S_POINTER_0_DUAL                     0x0
#define NVDLA_CACC_S_POINTER_0_SCR                      0
#define NVDLA_CACC_S_POINTER_0_WORD_COUNT                       0x1
#define NVDLA_CACC_S_POINTER_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_POINTER_0_RESET_MASK                       _MK_MASK_CONST(0x10001)
#define NVDLA_CACC_S_POINTER_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_POINTER_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_POINTER_0_READ_MASK                        _MK_MASK_CONST(0x10001)
#define NVDLA_CACC_S_POINTER_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CACC_S_POINTER_0_PRODUCER_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_CACC_S_POINTER_0_PRODUCER_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_CACC_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_CACC_S_POINTER_0_PRODUCER_RANGE                   0:0
#define NVDLA_CACC_S_POINTER_0_PRODUCER_WOFFSET                 0x0
#define NVDLA_CACC_S_POINTER_0_PRODUCER_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_POINTER_0_PRODUCER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_CACC_S_POINTER_0_PRODUCER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_POINTER_0_PRODUCER_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define NVDLA_CACC_S_POINTER_0_PRODUCER_INIT_ENUM                       GROUP_0
#define NVDLA_CACC_S_POINTER_0_PRODUCER_GROUP_0                 _MK_ENUM_CONST(0)
#define NVDLA_CACC_S_POINTER_0_PRODUCER_GROUP_1                 _MK_ENUM_CONST(1)

#define NVDLA_CACC_S_POINTER_0_CONSUMER_SHIFT                   _MK_SHIFT_CONST(16)
#define NVDLA_CACC_S_POINTER_0_CONSUMER_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_CACC_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_CACC_S_POINTER_0_CONSUMER_RANGE                   16:16
#define NVDLA_CACC_S_POINTER_0_CONSUMER_WOFFSET                 0x0
#define NVDLA_CACC_S_POINTER_0_CONSUMER_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_POINTER_0_CONSUMER_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_CACC_S_POINTER_0_CONSUMER_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_POINTER_0_CONSUMER_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define NVDLA_CACC_S_POINTER_0_CONSUMER_INIT_ENUM                       GROUP_0
#define NVDLA_CACC_S_POINTER_0_CONSUMER_GROUP_0                 _MK_ENUM_CONST(0)
#define NVDLA_CACC_S_POINTER_0_CONSUMER_GROUP_1                 _MK_ENUM_CONST(1)


// Register NVDLA_CACC_D_OP_ENABLE_0
#define NVDLA_CACC_D_OP_ENABLE_0                        _MK_ADDR_CONST(0x9008)
#define NVDLA_CACC_D_OP_ENABLE_0_SECURE                         0x0
#define NVDLA_CACC_D_OP_ENABLE_0_DUAL                   0x0
#define NVDLA_CACC_D_OP_ENABLE_0_SCR                    0
#define NVDLA_CACC_D_OP_ENABLE_0_WORD_COUNT                     0x1
#define NVDLA_CACC_D_OP_ENABLE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OP_ENABLE_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_OP_ENABLE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OP_ENABLE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OP_ENABLE_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_OP_ENABLE_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CACC_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_RANGE                    0:0
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_WOFFSET                  0x0
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_INIT_ENUM                        DISABLE
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_CACC_D_OP_ENABLE_0_OP_EN_ENABLE                   _MK_ENUM_CONST(1)


// Register NVDLA_CACC_D_MISC_CFG_0
#define NVDLA_CACC_D_MISC_CFG_0                 _MK_ADDR_CONST(0x900c)
#define NVDLA_CACC_D_MISC_CFG_0_SECURE                  0x0
#define NVDLA_CACC_D_MISC_CFG_0_DUAL                    0x0
#define NVDLA_CACC_D_MISC_CFG_0_SCR                     0
#define NVDLA_CACC_D_MISC_CFG_0_WORD_COUNT                      0x1
#define NVDLA_CACC_D_MISC_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x1000)
#define NVDLA_CACC_D_MISC_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x3001)
#define NVDLA_CACC_D_MISC_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_MISC_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_MISC_CFG_0_READ_MASK                       _MK_MASK_CONST(0x3001)
#define NVDLA_CACC_D_MISC_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x3001)
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_SHIFT)
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_RANGE                 0:0
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_WOFFSET                       0x0
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_INIT_ENUM                     DIRECT
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_DIRECT                        _MK_ENUM_CONST(0)
#define NVDLA_CACC_D_MISC_CFG_0_CONV_MODE_WINOGRAD                      _MK_ENUM_CONST(1)

#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_SHIFT                    _MK_SHIFT_CONST(12)
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_FIELD                    _MK_FIELD_CONST(0x3, NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_SHIFT)
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_RANGE                    13:12
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_WOFFSET                  0x0
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_DEFAULT                  _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_INIT_ENUM                        INT16
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_INT8                     _MK_ENUM_CONST(0)
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_INT16                    _MK_ENUM_CONST(1)
#define NVDLA_CACC_D_MISC_CFG_0_PROC_PRECISION_FP16                     _MK_ENUM_CONST(2)


// Register NVDLA_CACC_D_DATAOUT_SIZE_0_0
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0                   _MK_ADDR_CONST(0x9010)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_SECURE                    0x0
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DUAL                      0x0
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_SCR                       0
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_WORD_COUNT                        0x1
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_RESET_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_READ_MASK                         _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_FIELD                       _MK_FIELD_CONST(0x1fff, NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_SHIFT)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_RANGE                       12:0
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_WOFFSET                     0x0
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_WIDTH_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_FIELD                      _MK_FIELD_CONST(0x1fff, NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_SHIFT)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_RANGE                      28:16
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_WOFFSET                    0x0
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_0_0_DATAOUT_HEIGHT_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_CACC_D_DATAOUT_SIZE_1_0
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0                   _MK_ADDR_CONST(0x9014)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_SECURE                    0x0
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_DUAL                      0x0
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_SCR                       0
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_WORD_COUNT                        0x1
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_RESET_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_READ_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_FIELD                     _MK_FIELD_CONST(0x1fff, NVDLA_CACC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SHIFT)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_RANGE                     12:0
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_WOFFSET                   0x0
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1fff)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CACC_D_DATAOUT_ADDR_0
#define NVDLA_CACC_D_DATAOUT_ADDR_0                     _MK_ADDR_CONST(0x9018)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_SECURE                      0x0
#define NVDLA_CACC_D_DATAOUT_ADDR_0_DUAL                        0x0
#define NVDLA_CACC_D_DATAOUT_ADDR_0_SCR                         0
#define NVDLA_CACC_D_DATAOUT_ADDR_0_WORD_COUNT                  0x1
#define NVDLA_CACC_D_DATAOUT_ADDR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_RESET_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_READ_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_DATAOUT_ADDR_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_DATAOUT_ADDR_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_CACC_D_DATAOUT_ADDR_0_DATAOUT_ADDR_SHIFT)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_DATAOUT_ADDR_RANGE                  31:5
#define NVDLA_CACC_D_DATAOUT_ADDR_0_DATAOUT_ADDR_WOFFSET                        0x0
#define NVDLA_CACC_D_DATAOUT_ADDR_0_DATAOUT_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_DATAOUT_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_DATAOUT_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_DATAOUT_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_DATAOUT_ADDR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_ADDR_0_DATAOUT_ADDR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CACC_D_BATCH_NUMBER_0
#define NVDLA_CACC_D_BATCH_NUMBER_0                     _MK_ADDR_CONST(0x901c)
#define NVDLA_CACC_D_BATCH_NUMBER_0_SECURE                      0x0
#define NVDLA_CACC_D_BATCH_NUMBER_0_DUAL                        0x0
#define NVDLA_CACC_D_BATCH_NUMBER_0_SCR                         0
#define NVDLA_CACC_D_BATCH_NUMBER_0_WORD_COUNT                  0x1
#define NVDLA_CACC_D_BATCH_NUMBER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_BATCH_NUMBER_0_RESET_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CACC_D_BATCH_NUMBER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_BATCH_NUMBER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_BATCH_NUMBER_0_READ_MASK                   _MK_MASK_CONST(0x1f)
#define NVDLA_CACC_D_BATCH_NUMBER_0_WRITE_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CACC_D_BATCH_NUMBER_0_BATCHES_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CACC_D_BATCH_NUMBER_0_BATCHES_FIELD                       _MK_FIELD_CONST(0x1f, NVDLA_CACC_D_BATCH_NUMBER_0_BATCHES_SHIFT)
#define NVDLA_CACC_D_BATCH_NUMBER_0_BATCHES_RANGE                       4:0
#define NVDLA_CACC_D_BATCH_NUMBER_0_BATCHES_WOFFSET                     0x0
#define NVDLA_CACC_D_BATCH_NUMBER_0_BATCHES_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_BATCH_NUMBER_0_BATCHES_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define NVDLA_CACC_D_BATCH_NUMBER_0_BATCHES_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_BATCH_NUMBER_0_BATCHES_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_BATCH_NUMBER_0_BATCHES_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_BATCH_NUMBER_0_BATCHES_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CACC_D_LINE_STRIDE_0
#define NVDLA_CACC_D_LINE_STRIDE_0                      _MK_ADDR_CONST(0x9020)
#define NVDLA_CACC_D_LINE_STRIDE_0_SECURE                       0x0
#define NVDLA_CACC_D_LINE_STRIDE_0_DUAL                         0x0
#define NVDLA_CACC_D_LINE_STRIDE_0_SCR                  0
#define NVDLA_CACC_D_LINE_STRIDE_0_WORD_COUNT                   0x1
#define NVDLA_CACC_D_LINE_STRIDE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_LINE_STRIDE_0_RESET_MASK                   _MK_MASK_CONST(0xffffe0)
#define NVDLA_CACC_D_LINE_STRIDE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_LINE_STRIDE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_LINE_STRIDE_0_READ_MASK                    _MK_MASK_CONST(0xffffe0)
#define NVDLA_CACC_D_LINE_STRIDE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffe0)
#define NVDLA_CACC_D_LINE_STRIDE_0_LINE_STRIDE_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_CACC_D_LINE_STRIDE_0_LINE_STRIDE_FIELD                    _MK_FIELD_CONST(0x7ffff, NVDLA_CACC_D_LINE_STRIDE_0_LINE_STRIDE_SHIFT)
#define NVDLA_CACC_D_LINE_STRIDE_0_LINE_STRIDE_RANGE                    23:5
#define NVDLA_CACC_D_LINE_STRIDE_0_LINE_STRIDE_WOFFSET                  0x0
#define NVDLA_CACC_D_LINE_STRIDE_0_LINE_STRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_LINE_STRIDE_0_LINE_STRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_CACC_D_LINE_STRIDE_0_LINE_STRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_LINE_STRIDE_0_LINE_STRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_LINE_STRIDE_0_LINE_STRIDE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_LINE_STRIDE_0_LINE_STRIDE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CACC_D_SURF_STRIDE_0
#define NVDLA_CACC_D_SURF_STRIDE_0                      _MK_ADDR_CONST(0x9024)
#define NVDLA_CACC_D_SURF_STRIDE_0_SECURE                       0x0
#define NVDLA_CACC_D_SURF_STRIDE_0_DUAL                         0x0
#define NVDLA_CACC_D_SURF_STRIDE_0_SCR                  0
#define NVDLA_CACC_D_SURF_STRIDE_0_WORD_COUNT                   0x1
#define NVDLA_CACC_D_SURF_STRIDE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_SURF_STRIDE_0_RESET_MASK                   _MK_MASK_CONST(0xffffe0)
#define NVDLA_CACC_D_SURF_STRIDE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_SURF_STRIDE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_SURF_STRIDE_0_READ_MASK                    _MK_MASK_CONST(0xffffe0)
#define NVDLA_CACC_D_SURF_STRIDE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffe0)
#define NVDLA_CACC_D_SURF_STRIDE_0_SURF_STRIDE_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_CACC_D_SURF_STRIDE_0_SURF_STRIDE_FIELD                    _MK_FIELD_CONST(0x7ffff, NVDLA_CACC_D_SURF_STRIDE_0_SURF_STRIDE_SHIFT)
#define NVDLA_CACC_D_SURF_STRIDE_0_SURF_STRIDE_RANGE                    23:5
#define NVDLA_CACC_D_SURF_STRIDE_0_SURF_STRIDE_WOFFSET                  0x0
#define NVDLA_CACC_D_SURF_STRIDE_0_SURF_STRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_SURF_STRIDE_0_SURF_STRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_CACC_D_SURF_STRIDE_0_SURF_STRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_SURF_STRIDE_0_SURF_STRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_SURF_STRIDE_0_SURF_STRIDE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_SURF_STRIDE_0_SURF_STRIDE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CACC_D_DATAOUT_MAP_0
#define NVDLA_CACC_D_DATAOUT_MAP_0                      _MK_ADDR_CONST(0x9028)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SECURE                       0x0
#define NVDLA_CACC_D_DATAOUT_MAP_0_DUAL                         0x0
#define NVDLA_CACC_D_DATAOUT_MAP_0_SCR                  0
#define NVDLA_CACC_D_DATAOUT_MAP_0_WORD_COUNT                   0x1
#define NVDLA_CACC_D_DATAOUT_MAP_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_RESET_MASK                   _MK_MASK_CONST(0x10001)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_READ_MASK                    _MK_MASK_CONST(0x10001)
#define NVDLA_CACC_D_DATAOUT_MAP_0_WRITE_MASK                   _MK_MASK_CONST(0x10001)
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_SHIFT)
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_RANGE                    0:0
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_WOFFSET                  0x0
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_INIT_ENUM                        FALSE
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_FALSE                    _MK_ENUM_CONST(0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_LINE_PACKED_TRUE                     _MK_ENUM_CONST(1)

#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_SHIFT                    _MK_SHIFT_CONST(16)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_SHIFT)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_RANGE                    16:16
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_WOFFSET                  0x0
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_INIT_ENUM                        FALSE
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_FALSE                    _MK_ENUM_CONST(0)
#define NVDLA_CACC_D_DATAOUT_MAP_0_SURF_PACKED_TRUE                     _MK_ENUM_CONST(1)


// Register NVDLA_CACC_D_CLIP_CFG_0
#define NVDLA_CACC_D_CLIP_CFG_0                 _MK_ADDR_CONST(0x902c)
#define NVDLA_CACC_D_CLIP_CFG_0_SECURE                  0x0
#define NVDLA_CACC_D_CLIP_CFG_0_DUAL                    0x0
#define NVDLA_CACC_D_CLIP_CFG_0_SCR                     0
#define NVDLA_CACC_D_CLIP_CFG_0_WORD_COUNT                      0x1
#define NVDLA_CACC_D_CLIP_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CLIP_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x1f)
#define NVDLA_CACC_D_CLIP_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CLIP_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CLIP_CFG_0_READ_MASK                       _MK_MASK_CONST(0x1f)
#define NVDLA_CACC_D_CLIP_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x1f)
#define NVDLA_CACC_D_CLIP_CFG_0_CLIP_TRUNCATE_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CACC_D_CLIP_CFG_0_CLIP_TRUNCATE_FIELD                     _MK_FIELD_CONST(0x1f, NVDLA_CACC_D_CLIP_CFG_0_CLIP_TRUNCATE_SHIFT)
#define NVDLA_CACC_D_CLIP_CFG_0_CLIP_TRUNCATE_RANGE                     4:0
#define NVDLA_CACC_D_CLIP_CFG_0_CLIP_TRUNCATE_WOFFSET                   0x0
#define NVDLA_CACC_D_CLIP_CFG_0_CLIP_TRUNCATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CLIP_CFG_0_CLIP_TRUNCATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define NVDLA_CACC_D_CLIP_CFG_0_CLIP_TRUNCATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CLIP_CFG_0_CLIP_TRUNCATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CLIP_CFG_0_CLIP_TRUNCATE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CLIP_CFG_0_CLIP_TRUNCATE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CACC_D_OUT_SATURATION_0
#define NVDLA_CACC_D_OUT_SATURATION_0                   _MK_ADDR_CONST(0x9030)
#define NVDLA_CACC_D_OUT_SATURATION_0_SECURE                    0x0
#define NVDLA_CACC_D_OUT_SATURATION_0_DUAL                      0x0
#define NVDLA_CACC_D_OUT_SATURATION_0_SCR                       0
#define NVDLA_CACC_D_OUT_SATURATION_0_WORD_COUNT                        0x1
#define NVDLA_CACC_D_OUT_SATURATION_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OUT_SATURATION_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CACC_D_OUT_SATURATION_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OUT_SATURATION_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OUT_SATURATION_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CACC_D_OUT_SATURATION_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OUT_SATURATION_0_SAT_COUNT_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_CACC_D_OUT_SATURATION_0_SAT_COUNT_FIELD                   _MK_FIELD_CONST(0xffffffff, NVDLA_CACC_D_OUT_SATURATION_0_SAT_COUNT_SHIFT)
#define NVDLA_CACC_D_OUT_SATURATION_0_SAT_COUNT_RANGE                   31:0
#define NVDLA_CACC_D_OUT_SATURATION_0_SAT_COUNT_WOFFSET                 0x0
#define NVDLA_CACC_D_OUT_SATURATION_0_SAT_COUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OUT_SATURATION_0_SAT_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CACC_D_OUT_SATURATION_0_SAT_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OUT_SATURATION_0_SAT_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OUT_SATURATION_0_SAT_COUNT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_OUT_SATURATION_0_SAT_COUNT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_CACC_D_CYA_0
#define NVDLA_CACC_D_CYA_0                      _MK_ADDR_CONST(0x9034)
#define NVDLA_CACC_D_CYA_0_SECURE                       0x0
#define NVDLA_CACC_D_CYA_0_DUAL                         0x0
#define NVDLA_CACC_D_CYA_0_SCR                  0
#define NVDLA_CACC_D_CYA_0_WORD_COUNT                   0x1
#define NVDLA_CACC_D_CYA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CYA_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CACC_D_CYA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CYA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CYA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CACC_D_CYA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CACC_D_CYA_0_CYA_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CACC_D_CYA_0_CYA_FIELD                    _MK_FIELD_CONST(0xffffffff, NVDLA_CACC_D_CYA_0_CYA_SHIFT)
#define NVDLA_CACC_D_CYA_0_CYA_RANGE                    31:0
#define NVDLA_CACC_D_CYA_0_CYA_WOFFSET                  0x0
#define NVDLA_CACC_D_CYA_0_CYA_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CYA_0_CYA_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CACC_D_CYA_0_CYA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CYA_0_CYA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CYA_0_CYA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CACC_D_CYA_0_CYA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_S_STATUS_0
#define NVDLA_SDP_RDMA_S_STATUS_0                       _MK_ADDR_CONST(0xa000)
#define NVDLA_SDP_RDMA_S_STATUS_0_SECURE                        0x0
#define NVDLA_SDP_RDMA_S_STATUS_0_DUAL                  0x0
#define NVDLA_SDP_RDMA_S_STATUS_0_SCR                   0
#define NVDLA_SDP_RDMA_S_STATUS_0_WORD_COUNT                    0x1
#define NVDLA_SDP_RDMA_S_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x30003)
#define NVDLA_SDP_RDMA_S_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x30003)
#define NVDLA_SDP_RDMA_S_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_FIELD                        _MK_FIELD_CONST(0x3, NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_RANGE                        1:0
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_INIT_ENUM                    IDLE
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_IDLE                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_RUNNING                      _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_0_PENDING                      _MK_ENUM_CONST(2)

#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_FIELD                        _MK_FIELD_CONST(0x3, NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_RANGE                        17:16
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_INIT_ENUM                    IDLE
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_IDLE                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_RUNNING                      _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_S_STATUS_0_STATUS_1_PENDING                      _MK_ENUM_CONST(2)


// Register NVDLA_SDP_RDMA_S_POINTER_0
#define NVDLA_SDP_RDMA_S_POINTER_0                      _MK_ADDR_CONST(0xa004)
#define NVDLA_SDP_RDMA_S_POINTER_0_SECURE                       0x0
#define NVDLA_SDP_RDMA_S_POINTER_0_DUAL                         0x0
#define NVDLA_SDP_RDMA_S_POINTER_0_SCR                  0
#define NVDLA_SDP_RDMA_S_POINTER_0_WORD_COUNT                   0x1
#define NVDLA_SDP_RDMA_S_POINTER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_POINTER_0_RESET_MASK                   _MK_MASK_CONST(0x10001)
#define NVDLA_SDP_RDMA_S_POINTER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_POINTER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_POINTER_0_READ_MASK                    _MK_MASK_CONST(0x10001)
#define NVDLA_SDP_RDMA_S_POINTER_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_RANGE                       0:0
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_WOFFSET                     0x0
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_INIT_ENUM                   GROUP_0
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_GROUP_0                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_S_POINTER_0_PRODUCER_GROUP_1                     _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_SHIFT                       _MK_SHIFT_CONST(16)
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_RANGE                       16:16
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_WOFFSET                     0x0
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_INIT_ENUM                   GROUP_0
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_GROUP_0                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_S_POINTER_0_CONSUMER_GROUP_1                     _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_OP_ENABLE_0
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0                    _MK_ADDR_CONST(0xa008)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_SCR                        0
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_RANGE                        0:0
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_INIT_ENUM                    DISABLE
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_OP_ENABLE_0_OP_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0                      _MK_ADDR_CONST(0xa00c)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_SECURE                       0x0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_DUAL                         0x0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_SCR                  0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WORD_COUNT                   0x1
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_RESET_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_READ_MASK                    _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_FIELD                  _MK_FIELD_CONST(0x1fff, NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_SHIFT)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_RANGE                  12:0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_WOFFSET                        0x0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0                     _MK_ADDR_CONST(0xa010)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_SECURE                      0x0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_DUAL                        0x0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_SCR                         0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_WORD_COUNT                  0x1
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_RESET_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_READ_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_SHIFT)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_RANGE                        12:0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0                    _MK_ADDR_CONST(0xa014)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_SCR                        0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_RESET_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_READ_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_FIELD                      _MK_FIELD_CONST(0x1fff, NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_SHIFT)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_RANGE                      12:0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0                    _MK_ADDR_CONST(0xa018)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SCR                        0
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_RESET_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_READ_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_FIELD                    _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SHIFT)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_RANGE                    31:5
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_WOFFSET                  0x0
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0                   _MK_ADDR_CONST(0xa01c)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SECURE                    0x0
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_DUAL                      0x0
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SCR                       0
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_WORD_COUNT                        0x1
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_FIELD                  _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SHIFT)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_RANGE                  31:0
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_WOFFSET                        0x0
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0                      _MK_ADDR_CONST(0xa020)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SECURE                       0x0
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_DUAL                         0x0
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SCR                  0
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_WORD_COUNT                   0x1
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_READ_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SHIFT                        _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_FIELD                        _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SHIFT)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_RANGE                        31:5
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0                   _MK_ADDR_CONST(0xa024)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SECURE                    0x0
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_DUAL                      0x0
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SCR                       0
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_WORD_COUNT                        0x1
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_READ_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SHIFT)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_RANGE                  31:5
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_WOFFSET                        0x0
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_BRDMA_CFG_0
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0                    _MK_ADDR_CONST(0xa028)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_SCR                        0
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_SHIFT)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_RANGE                        0:0
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_NO                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DISABLE_YES                  _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_SHIFT                       _MK_SHIFT_CONST(1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_FIELD                       _MK_FIELD_CONST(0x3, NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_SHIFT)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_RANGE                       2:1
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_WOFFSET                     0x0
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_MUL                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_ALU                 _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_USE_BOTH                        _MK_ENUM_CONST(2)

#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_SHIFT)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_RANGE                      3:3
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_ONE_BYTE                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_SIZE_TWO_BYTE                   _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_SHIFT                      _MK_SHIFT_CONST(4)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_SHIFT)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_RANGE                      4:4
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_PER_KERNEL                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_DATA_MODE_PER_ELEMENT                        _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_SHIFT)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_RANGE                       5:5
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_WOFFSET                     0x0
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_CV                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_BRDMA_CFG_0_BRDMA_RAM_TYPE_MC                  _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0                     _MK_ADDR_CONST(0xa02c)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_SECURE                      0x0
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_DUAL                        0x0
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_SCR                         0
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_WORD_COUNT                  0x1
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_RESET_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_READ_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_BS_BASE_ADDR_LOW_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_BS_BASE_ADDR_LOW_FIELD                      _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_BS_BASE_ADDR_LOW_SHIFT)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_BS_BASE_ADDR_LOW_RANGE                      31:5
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_BS_BASE_ADDR_LOW_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_BS_BASE_ADDR_LOW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_BS_BASE_ADDR_LOW_DEFAULT_MASK                       _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_BS_BASE_ADDR_LOW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_BS_BASE_ADDR_LOW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_BS_BASE_ADDR_LOW_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0_BS_BASE_ADDR_LOW_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0                    _MK_ADDR_CONST(0xa030)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_SCR                        0
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_BS_BASE_ADDR_HIGH_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_BS_BASE_ADDR_HIGH_FIELD                    _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_BS_BASE_ADDR_HIGH_SHIFT)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_BS_BASE_ADDR_HIGH_RANGE                    31:0
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_BS_BASE_ADDR_HIGH_WOFFSET                  0x0
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_BS_BASE_ADDR_HIGH_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_BS_BASE_ADDR_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_BS_BASE_ADDR_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_BS_BASE_ADDR_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_BS_BASE_ADDR_HIGH_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0_BS_BASE_ADDR_HIGH_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0                       _MK_ADDR_CONST(0xa034)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_SECURE                        0x0
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_DUAL                  0x0
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_SCR                   0
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_WORD_COUNT                    0x1
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_READ_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_BS_LINE_STRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_BS_LINE_STRIDE_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_BS_LINE_STRIDE_SHIFT)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_BS_LINE_STRIDE_RANGE                  31:5
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_BS_LINE_STRIDE_WOFFSET                        0x0
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_BS_LINE_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_BS_LINE_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_BS_LINE_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_BS_LINE_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_BS_LINE_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0_BS_LINE_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0                    _MK_ADDR_CONST(0xa038)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_SCR                        0
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_RESET_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_READ_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_BS_SURFACE_STRIDE_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_BS_SURFACE_STRIDE_FIELD                    _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_BS_SURFACE_STRIDE_SHIFT)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_BS_SURFACE_STRIDE_RANGE                    31:5
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_BS_SURFACE_STRIDE_WOFFSET                  0x0
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_BS_SURFACE_STRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_BS_SURFACE_STRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_BS_SURFACE_STRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_BS_SURFACE_STRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_BS_SURFACE_STRIDE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0_BS_SURFACE_STRIDE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0                      _MK_ADDR_CONST(0xa03c)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_SECURE                       0x0
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_DUAL                         0x0
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_SCR                  0
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_WORD_COUNT                   0x1
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_READ_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_BS_BATCH_STRIDE_SHIFT                        _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_BS_BATCH_STRIDE_FIELD                        _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_BS_BATCH_STRIDE_SHIFT)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_BS_BATCH_STRIDE_RANGE                        31:5
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_BS_BATCH_STRIDE_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_BS_BATCH_STRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_BS_BATCH_STRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_BS_BATCH_STRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_BS_BATCH_STRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_BS_BATCH_STRIDE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0_BS_BATCH_STRIDE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_NRDMA_CFG_0
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0                    _MK_ADDR_CONST(0xa040)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_SCR                        0
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_SHIFT)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_RANGE                        0:0
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_NO                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DISABLE_YES                  _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_SHIFT                       _MK_SHIFT_CONST(1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_FIELD                       _MK_FIELD_CONST(0x3, NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_SHIFT)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_RANGE                       2:1
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_WOFFSET                     0x0
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_MUL                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_ALU                 _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_USE_BOTH                        _MK_ENUM_CONST(2)

#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_SHIFT)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_RANGE                      3:3
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_ONE_BYTE                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_SIZE_TWO_BYTE                   _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_SHIFT                      _MK_SHIFT_CONST(4)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_SHIFT)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_RANGE                      4:4
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_PER_KERNEL                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_DATA_MODE_PER_ELEMENT                        _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_SHIFT)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_RANGE                       5:5
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_WOFFSET                     0x0
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_CV                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_NRDMA_CFG_0_NRDMA_RAM_TYPE_MC                  _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0                     _MK_ADDR_CONST(0xa044)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_SECURE                      0x0
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_DUAL                        0x0
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_SCR                         0
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_WORD_COUNT                  0x1
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_RESET_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_READ_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_BN_BASE_ADDR_LOW_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_BN_BASE_ADDR_LOW_FIELD                      _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_BN_BASE_ADDR_LOW_SHIFT)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_BN_BASE_ADDR_LOW_RANGE                      31:5
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_BN_BASE_ADDR_LOW_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_BN_BASE_ADDR_LOW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_BN_BASE_ADDR_LOW_DEFAULT_MASK                       _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_BN_BASE_ADDR_LOW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_BN_BASE_ADDR_LOW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_BN_BASE_ADDR_LOW_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0_BN_BASE_ADDR_LOW_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0                    _MK_ADDR_CONST(0xa048)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_SCR                        0
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_BN_BASE_ADDR_HIGH_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_BN_BASE_ADDR_HIGH_FIELD                    _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_BN_BASE_ADDR_HIGH_SHIFT)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_BN_BASE_ADDR_HIGH_RANGE                    31:0
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_BN_BASE_ADDR_HIGH_WOFFSET                  0x0
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_BN_BASE_ADDR_HIGH_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_BN_BASE_ADDR_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_BN_BASE_ADDR_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_BN_BASE_ADDR_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_BN_BASE_ADDR_HIGH_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0_BN_BASE_ADDR_HIGH_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0                       _MK_ADDR_CONST(0xa04c)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_SECURE                        0x0
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_DUAL                  0x0
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_SCR                   0
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_WORD_COUNT                    0x1
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_READ_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_BN_LINE_STRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_BN_LINE_STRIDE_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_BN_LINE_STRIDE_SHIFT)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_BN_LINE_STRIDE_RANGE                  31:5
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_BN_LINE_STRIDE_WOFFSET                        0x0
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_BN_LINE_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_BN_LINE_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_BN_LINE_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_BN_LINE_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_BN_LINE_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0_BN_LINE_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0                    _MK_ADDR_CONST(0xa050)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_SCR                        0
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_RESET_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_READ_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_BN_SURFACE_STRIDE_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_BN_SURFACE_STRIDE_FIELD                    _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_BN_SURFACE_STRIDE_SHIFT)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_BN_SURFACE_STRIDE_RANGE                    31:5
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_BN_SURFACE_STRIDE_WOFFSET                  0x0
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_BN_SURFACE_STRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_BN_SURFACE_STRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_BN_SURFACE_STRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_BN_SURFACE_STRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_BN_SURFACE_STRIDE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0_BN_SURFACE_STRIDE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0                      _MK_ADDR_CONST(0xa054)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_SECURE                       0x0
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_DUAL                         0x0
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_SCR                  0
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_WORD_COUNT                   0x1
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_READ_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_BN_BATCH_STRIDE_SHIFT                        _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_BN_BATCH_STRIDE_FIELD                        _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_BN_BATCH_STRIDE_SHIFT)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_BN_BATCH_STRIDE_RANGE                        31:5
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_BN_BATCH_STRIDE_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_BN_BATCH_STRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_BN_BATCH_STRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_BN_BATCH_STRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_BN_BATCH_STRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_BN_BATCH_STRIDE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0_BN_BATCH_STRIDE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_ERDMA_CFG_0
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0                    _MK_ADDR_CONST(0xa058)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_SCR                        0
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_SHIFT)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_RANGE                        0:0
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_NO                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DISABLE_YES                  _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_SHIFT                       _MK_SHIFT_CONST(1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_FIELD                       _MK_FIELD_CONST(0x3, NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_SHIFT)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_RANGE                       2:1
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_WOFFSET                     0x0
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_MUL                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_ALU                 _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_USE_BOTH                        _MK_ENUM_CONST(2)

#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_SHIFT                      _MK_SHIFT_CONST(3)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_SHIFT)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_RANGE                      3:3
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_ONE_BYTE                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_SIZE_TWO_BYTE                   _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_SHIFT                      _MK_SHIFT_CONST(4)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_SHIFT)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_RANGE                      4:4
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_PER_KERNEL                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_DATA_MODE_PER_ELEMENT                        _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_SHIFT)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_RANGE                       5:5
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_WOFFSET                     0x0
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_CV                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_ERDMA_CFG_0_ERDMA_RAM_TYPE_MC                  _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0                     _MK_ADDR_CONST(0xa05c)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_SECURE                      0x0
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_DUAL                        0x0
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_SCR                         0
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_WORD_COUNT                  0x1
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_RESET_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_READ_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_EW_BASE_ADDR_LOW_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_EW_BASE_ADDR_LOW_FIELD                      _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_EW_BASE_ADDR_LOW_SHIFT)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_EW_BASE_ADDR_LOW_RANGE                      31:5
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_EW_BASE_ADDR_LOW_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_EW_BASE_ADDR_LOW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_EW_BASE_ADDR_LOW_DEFAULT_MASK                       _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_EW_BASE_ADDR_LOW_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_EW_BASE_ADDR_LOW_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_EW_BASE_ADDR_LOW_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0_EW_BASE_ADDR_LOW_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0                    _MK_ADDR_CONST(0xa060)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_SCR                        0
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_EW_BASE_ADDR_HIGH_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_EW_BASE_ADDR_HIGH_FIELD                    _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_EW_BASE_ADDR_HIGH_SHIFT)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_EW_BASE_ADDR_HIGH_RANGE                    31:0
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_EW_BASE_ADDR_HIGH_WOFFSET                  0x0
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_EW_BASE_ADDR_HIGH_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_EW_BASE_ADDR_HIGH_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_EW_BASE_ADDR_HIGH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_EW_BASE_ADDR_HIGH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_EW_BASE_ADDR_HIGH_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0_EW_BASE_ADDR_HIGH_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0                       _MK_ADDR_CONST(0xa064)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_SECURE                        0x0
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_DUAL                  0x0
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_SCR                   0
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_WORD_COUNT                    0x1
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_READ_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_EW_LINE_STRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_EW_LINE_STRIDE_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_EW_LINE_STRIDE_SHIFT)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_EW_LINE_STRIDE_RANGE                  31:5
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_EW_LINE_STRIDE_WOFFSET                        0x0
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_EW_LINE_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_EW_LINE_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_EW_LINE_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_EW_LINE_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_EW_LINE_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0_EW_LINE_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0                    _MK_ADDR_CONST(0xa068)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_SECURE                     0x0
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_DUAL                       0x0
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_SCR                        0
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_WORD_COUNT                         0x1
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_RESET_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_READ_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_EW_SURFACE_STRIDE_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_EW_SURFACE_STRIDE_FIELD                    _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_EW_SURFACE_STRIDE_SHIFT)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_EW_SURFACE_STRIDE_RANGE                    31:5
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_EW_SURFACE_STRIDE_WOFFSET                  0x0
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_EW_SURFACE_STRIDE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_EW_SURFACE_STRIDE_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_EW_SURFACE_STRIDE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_EW_SURFACE_STRIDE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_EW_SURFACE_STRIDE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0_EW_SURFACE_STRIDE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0                      _MK_ADDR_CONST(0xa06c)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_SECURE                       0x0
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_DUAL                         0x0
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_SCR                  0
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_WORD_COUNT                   0x1
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_READ_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_EW_BATCH_STRIDE_SHIFT                        _MK_SHIFT_CONST(5)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_EW_BATCH_STRIDE_FIELD                        _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_EW_BATCH_STRIDE_SHIFT)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_EW_BATCH_STRIDE_RANGE                        31:5
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_EW_BATCH_STRIDE_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_EW_BATCH_STRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_EW_BATCH_STRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_EW_BATCH_STRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_EW_BATCH_STRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_EW_BATCH_STRIDE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0_EW_BATCH_STRIDE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0                     _MK_ADDR_CONST(0xa070)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_SECURE                      0x0
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_DUAL                        0x0
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_SCR                         0
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WORD_COUNT                  0x1
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_RESET_VAL                   _MK_MASK_CONST(0x14)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_RESET_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_READ_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_SHIFT)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_RANGE                   0:0
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_WOFFSET                 0x0
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_OFF                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_FLYING_MODE_ON                      _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_SHIFT)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_RANGE                      1:1
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_OFF                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_WINOGRAD_ON                 _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_SHIFT                  _MK_SHIFT_CONST(2)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_FIELD                  _MK_FIELD_CONST(0x3, NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_SHIFT)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_RANGE                  3:2
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_WOFFSET                        0x0
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_DEFAULT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_INT8                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_INT16                  _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_IN_PRECISION_FP16                   _MK_ENUM_CONST(2)

#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_SHIFT                        _MK_SHIFT_CONST(4)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_FIELD                        _MK_FIELD_CONST(0x3, NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_SHIFT)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_RANGE                        5:4
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_DEFAULT                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_INT8                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_INT16                        _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_PROC_PRECISION_FP16                 _MK_ENUM_CONST(2)

#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_SHIFT                 _MK_SHIFT_CONST(6)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_FIELD                 _MK_FIELD_CONST(0x3, NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_SHIFT)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_RANGE                 7:6
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_WOFFSET                       0x0
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_INT8                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_INT16                 _MK_ENUM_CONST(1)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_OUT_PRECISION_FP16                  _MK_ENUM_CONST(2)

#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_SHIFT                  _MK_SHIFT_CONST(8)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_FIELD                  _MK_FIELD_CONST(0x1f, NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_SHIFT)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_RANGE                  12:8
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_WOFFSET                        0x0
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0                  _MK_ADDR_CONST(0xa074)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SECURE                   0x0
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_DUAL                     0x0
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SCR                      0
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_WORD_COUNT                       0x1
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_SHIFT)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_RANGE                       0:0
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_WOFFSET                     0x0
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_CV                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_MC                  _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0                 _MK_ADDR_CONST(0xa078)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_SECURE                  0x0
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_DUAL                    0x0
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_SCR                     0
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_WORD_COUNT                      0x1
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_FIELD                      _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_SHIFT)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_RANGE                      31:0
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0                 _MK_ADDR_CONST(0xa07c)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_SECURE                  0x0
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_DUAL                    0x0
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_SCR                     0
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_WORD_COUNT                      0x1
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_FIELD                      _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_SHIFT)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_RANGE                      31:0
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_PERF_ENABLE_0
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0                  _MK_ADDR_CONST(0xa080)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_SECURE                   0x0
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_DUAL                     0x0
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_SCR                      0
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_WORD_COUNT                       0x1
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_SHIFT)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_RANGE                        0:0
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_WOFFSET                      0x0
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_INIT_ENUM                    NO
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_NO                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_DMA_EN_YES                  _MK_ENUM_CONST(1)

#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_SHIFT)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_RANGE                      1:1
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_INIT_ENUM                  NO
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_NO                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_RDMA_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_YES                        _MK_ENUM_CONST(1)


// Register NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0                        _MK_ADDR_CONST(0xa084)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_SECURE                         0x0
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_DUAL                   0x0
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_SCR                    0
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_WORD_COUNT                     0x1
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_MRDMA_STALL_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_MRDMA_STALL_FIELD                      _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_MRDMA_STALL_SHIFT)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_MRDMA_STALL_RANGE                      31:0
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_MRDMA_STALL_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_MRDMA_STALL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_MRDMA_STALL_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_MRDMA_STALL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_MRDMA_STALL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_MRDMA_STALL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0_MRDMA_STALL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0                        _MK_ADDR_CONST(0xa088)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_SECURE                         0x0
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_DUAL                   0x0
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_SCR                    0
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_WORD_COUNT                     0x1
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_BRDMA_STALL_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_BRDMA_STALL_FIELD                      _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_BRDMA_STALL_SHIFT)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_BRDMA_STALL_RANGE                      31:0
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_BRDMA_STALL_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_BRDMA_STALL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_BRDMA_STALL_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_BRDMA_STALL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_BRDMA_STALL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_BRDMA_STALL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0_BRDMA_STALL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0                        _MK_ADDR_CONST(0xa08c)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_SECURE                         0x0
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_DUAL                   0x0
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_SCR                    0
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_WORD_COUNT                     0x1
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_NRDMA_STALL_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_NRDMA_STALL_FIELD                      _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_NRDMA_STALL_SHIFT)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_NRDMA_STALL_RANGE                      31:0
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_NRDMA_STALL_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_NRDMA_STALL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_NRDMA_STALL_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_NRDMA_STALL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_NRDMA_STALL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_NRDMA_STALL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0_NRDMA_STALL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0                        _MK_ADDR_CONST(0xa090)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_SECURE                         0x0
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_DUAL                   0x0
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_SCR                    0
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_WORD_COUNT                     0x1
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_ERDMA_STALL_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_ERDMA_STALL_FIELD                      _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_ERDMA_STALL_SHIFT)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_ERDMA_STALL_RANGE                      31:0
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_ERDMA_STALL_WOFFSET                    0x0
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_ERDMA_STALL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_ERDMA_STALL_DEFAULT_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_ERDMA_STALL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_ERDMA_STALL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_ERDMA_STALL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0_ERDMA_STALL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_S_STATUS_0
#define NVDLA_SDP_S_STATUS_0                    _MK_ADDR_CONST(0xb000)
#define NVDLA_SDP_S_STATUS_0_SECURE                     0x0
#define NVDLA_SDP_S_STATUS_0_DUAL                       0x0
#define NVDLA_SDP_S_STATUS_0_SCR                        0
#define NVDLA_SDP_S_STATUS_0_WORD_COUNT                         0x1
#define NVDLA_SDP_S_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define NVDLA_SDP_S_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define NVDLA_SDP_S_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_STATUS_0_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_STATUS_0_STATUS_0_FIELD                     _MK_FIELD_CONST(0x3, NVDLA_SDP_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_SDP_S_STATUS_0_STATUS_0_RANGE                     1:0
#define NVDLA_SDP_S_STATUS_0_STATUS_0_WOFFSET                   0x0
#define NVDLA_SDP_S_STATUS_0_STATUS_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_STATUS_0_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_SDP_S_STATUS_0_STATUS_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_STATUS_0_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_STATUS_0_STATUS_0_INIT_ENUM                 IDLE
#define NVDLA_SDP_S_STATUS_0_STATUS_0_IDLE                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_STATUS_0_STATUS_0_RUNNING                   _MK_ENUM_CONST(1)
#define NVDLA_SDP_S_STATUS_0_STATUS_0_PENDING                   _MK_ENUM_CONST(2)

#define NVDLA_SDP_S_STATUS_0_STATUS_1_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_SDP_S_STATUS_0_STATUS_1_FIELD                     _MK_FIELD_CONST(0x3, NVDLA_SDP_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_SDP_S_STATUS_0_STATUS_1_RANGE                     17:16
#define NVDLA_SDP_S_STATUS_0_STATUS_1_WOFFSET                   0x0
#define NVDLA_SDP_S_STATUS_0_STATUS_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_STATUS_1_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_SDP_S_STATUS_0_STATUS_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_STATUS_1_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_STATUS_0_STATUS_1_INIT_ENUM                 IDLE
#define NVDLA_SDP_S_STATUS_0_STATUS_1_IDLE                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_STATUS_0_STATUS_1_RUNNING                   _MK_ENUM_CONST(1)
#define NVDLA_SDP_S_STATUS_0_STATUS_1_PENDING                   _MK_ENUM_CONST(2)


// Register NVDLA_SDP_S_POINTER_0
#define NVDLA_SDP_S_POINTER_0                   _MK_ADDR_CONST(0xb004)
#define NVDLA_SDP_S_POINTER_0_SECURE                    0x0
#define NVDLA_SDP_S_POINTER_0_DUAL                      0x0
#define NVDLA_SDP_S_POINTER_0_SCR                       0
#define NVDLA_SDP_S_POINTER_0_WORD_COUNT                        0x1
#define NVDLA_SDP_S_POINTER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_POINTER_0_RESET_MASK                        _MK_MASK_CONST(0x10001)
#define NVDLA_SDP_S_POINTER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_POINTER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_POINTER_0_READ_MASK                         _MK_MASK_CONST(0x10001)
#define NVDLA_SDP_S_POINTER_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_POINTER_0_PRODUCER_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_POINTER_0_PRODUCER_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_SDP_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_SDP_S_POINTER_0_PRODUCER_RANGE                    0:0
#define NVDLA_SDP_S_POINTER_0_PRODUCER_WOFFSET                  0x0
#define NVDLA_SDP_S_POINTER_0_PRODUCER_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_POINTER_0_PRODUCER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_POINTER_0_PRODUCER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_POINTER_0_PRODUCER_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_POINTER_0_PRODUCER_INIT_ENUM                        GROUP_0
#define NVDLA_SDP_S_POINTER_0_PRODUCER_GROUP_0                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_POINTER_0_PRODUCER_GROUP_1                  _MK_ENUM_CONST(1)

#define NVDLA_SDP_S_POINTER_0_CONSUMER_SHIFT                    _MK_SHIFT_CONST(16)
#define NVDLA_SDP_S_POINTER_0_CONSUMER_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_SDP_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_SDP_S_POINTER_0_CONSUMER_RANGE                    16:16
#define NVDLA_SDP_S_POINTER_0_CONSUMER_WOFFSET                  0x0
#define NVDLA_SDP_S_POINTER_0_CONSUMER_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_POINTER_0_CONSUMER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_POINTER_0_CONSUMER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_POINTER_0_CONSUMER_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_POINTER_0_CONSUMER_INIT_ENUM                        GROUP_0
#define NVDLA_SDP_S_POINTER_0_CONSUMER_GROUP_0                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_POINTER_0_CONSUMER_GROUP_1                  _MK_ENUM_CONST(1)


// Register NVDLA_SDP_S_LUT_ACCESS_CFG_0
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0                    _MK_ADDR_CONST(0xb008)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_SECURE                     0x0
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_DUAL                       0x0
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_SCR                        0
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_WORD_COUNT                         0x1
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_RESET_MASK                         _MK_MASK_CONST(0x303ff)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_READ_MASK                  _MK_MASK_CONST(0x303ff)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_WRITE_MASK                         _MK_MASK_CONST(0x303ff)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_FIELD                     _MK_FIELD_CONST(0x3ff, NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_SHIFT)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_RANGE                     9:0
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_WOFFSET                   0x0
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_SHIFT)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_RANGE                 16:16
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_WOFFSET                       0x0
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_INIT_ENUM                     LE
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_LE                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_LO                    _MK_ENUM_CONST(1)

#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_SHIFT                      _MK_SHIFT_CONST(17)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_SHIFT)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_RANGE                      17:17
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_WOFFSET                    0x0
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_INIT_ENUM                  READ
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_READ                       _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_WRITE                      _MK_ENUM_CONST(1)


// Register NVDLA_SDP_S_LUT_ACCESS_DATA_0
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0                   _MK_ADDR_CONST(0xb00c)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_SECURE                    0x0
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_DUAL                      0x0
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_SCR                       0
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_WORD_COUNT                        0x1
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_LUT_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_LUT_DATA_FIELD                    _MK_FIELD_CONST(0xffff, NVDLA_SDP_S_LUT_ACCESS_DATA_0_LUT_DATA_SHIFT)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_LUT_DATA_RANGE                    15:0
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_LUT_DATA_WOFFSET                  0x0
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_LUT_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_LUT_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_LUT_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_LUT_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_LUT_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_ACCESS_DATA_0_LUT_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_S_LUT_CFG_0
#define NVDLA_SDP_S_LUT_CFG_0                   _MK_ADDR_CONST(0xb010)
#define NVDLA_SDP_S_LUT_CFG_0_SECURE                    0x0
#define NVDLA_SDP_S_LUT_CFG_0_DUAL                      0x0
#define NVDLA_SDP_S_LUT_CFG_0_SCR                       0
#define NVDLA_SDP_S_LUT_CFG_0_WORD_COUNT                        0x1
#define NVDLA_SDP_S_LUT_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x71)
#define NVDLA_SDP_S_LUT_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_READ_MASK                         _MK_MASK_CONST(0x71)
#define NVDLA_SDP_S_LUT_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x71)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_SHIFT)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_RANGE                     0:0
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_WOFFSET                   0x0
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_INIT_ENUM                 EXPONENT
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_EXPONENT                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_LE_FUNCTION_LINEAR                    _MK_ENUM_CONST(1)

#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_SHIFT                  _MK_SHIFT_CONST(4)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_SHIFT)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_RANGE                  4:4
#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_WOFFSET                        0x0
#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_LE                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_LO                     _MK_ENUM_CONST(1)

#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_SHIFT)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_RANGE                  5:5
#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_WOFFSET                        0x0
#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_LE                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_LO                     _MK_ENUM_CONST(1)

#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_SHIFT                 _MK_SHIFT_CONST(6)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_SHIFT)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_RANGE                 6:6
#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_WOFFSET                       0x0
#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_LE                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_LO                    _MK_ENUM_CONST(1)


// Register NVDLA_SDP_S_LUT_INFO_0
#define NVDLA_SDP_S_LUT_INFO_0                  _MK_ADDR_CONST(0xb014)
#define NVDLA_SDP_S_LUT_INFO_0_SECURE                   0x0
#define NVDLA_SDP_S_LUT_INFO_0_DUAL                     0x0
#define NVDLA_SDP_S_LUT_INFO_0_SCR                      0
#define NVDLA_SDP_S_LUT_INFO_0_WORD_COUNT                       0x1
#define NVDLA_SDP_S_LUT_INFO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define NVDLA_SDP_S_LUT_INFO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define NVDLA_SDP_S_LUT_INFO_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_SHIFT)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_RANGE                        7:0
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_WOFFSET                      0x0
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_SHIFT)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_RANGE                        15:8
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_WOFFSET                      0x0
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_SDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_SDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_SHIFT)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_RANGE                        23:16
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_WOFFSET                      0x0
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_S_LUT_LE_START_0
#define NVDLA_SDP_S_LUT_LE_START_0                      _MK_ADDR_CONST(0xb018)
#define NVDLA_SDP_S_LUT_LE_START_0_SECURE                       0x0
#define NVDLA_SDP_S_LUT_LE_START_0_DUAL                         0x0
#define NVDLA_SDP_S_LUT_LE_START_0_SCR                  0
#define NVDLA_SDP_S_LUT_LE_START_0_WORD_COUNT                   0x1
#define NVDLA_SDP_S_LUT_LE_START_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_START_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LE_START_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_START_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_START_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LE_START_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LE_START_0_LUT_LE_START_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_LE_START_0_LUT_LE_START_FIELD                   _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_S_LUT_LE_START_0_LUT_LE_START_SHIFT)
#define NVDLA_SDP_S_LUT_LE_START_0_LUT_LE_START_RANGE                   31:0
#define NVDLA_SDP_S_LUT_LE_START_0_LUT_LE_START_WOFFSET                 0x0
#define NVDLA_SDP_S_LUT_LE_START_0_LUT_LE_START_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_START_0_LUT_LE_START_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LE_START_0_LUT_LE_START_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_START_0_LUT_LE_START_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_START_0_LUT_LE_START_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_START_0_LUT_LE_START_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_S_LUT_LE_END_0
#define NVDLA_SDP_S_LUT_LE_END_0                        _MK_ADDR_CONST(0xb01c)
#define NVDLA_SDP_S_LUT_LE_END_0_SECURE                         0x0
#define NVDLA_SDP_S_LUT_LE_END_0_DUAL                   0x0
#define NVDLA_SDP_S_LUT_LE_END_0_SCR                    0
#define NVDLA_SDP_S_LUT_LE_END_0_WORD_COUNT                     0x1
#define NVDLA_SDP_S_LUT_LE_END_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_END_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LE_END_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_END_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_END_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LE_END_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LE_END_0_LUT_LE_END_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_LE_END_0_LUT_LE_END_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_S_LUT_LE_END_0_LUT_LE_END_SHIFT)
#define NVDLA_SDP_S_LUT_LE_END_0_LUT_LE_END_RANGE                       31:0
#define NVDLA_SDP_S_LUT_LE_END_0_LUT_LE_END_WOFFSET                     0x0
#define NVDLA_SDP_S_LUT_LE_END_0_LUT_LE_END_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_END_0_LUT_LE_END_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LE_END_0_LUT_LE_END_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_END_0_LUT_LE_END_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_END_0_LUT_LE_END_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_END_0_LUT_LE_END_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_S_LUT_LO_START_0
#define NVDLA_SDP_S_LUT_LO_START_0                      _MK_ADDR_CONST(0xb020)
#define NVDLA_SDP_S_LUT_LO_START_0_SECURE                       0x0
#define NVDLA_SDP_S_LUT_LO_START_0_DUAL                         0x0
#define NVDLA_SDP_S_LUT_LO_START_0_SCR                  0
#define NVDLA_SDP_S_LUT_LO_START_0_WORD_COUNT                   0x1
#define NVDLA_SDP_S_LUT_LO_START_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_START_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LO_START_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_START_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_START_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LO_START_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LO_START_0_LUT_LO_START_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_LO_START_0_LUT_LO_START_FIELD                   _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_S_LUT_LO_START_0_LUT_LO_START_SHIFT)
#define NVDLA_SDP_S_LUT_LO_START_0_LUT_LO_START_RANGE                   31:0
#define NVDLA_SDP_S_LUT_LO_START_0_LUT_LO_START_WOFFSET                 0x0
#define NVDLA_SDP_S_LUT_LO_START_0_LUT_LO_START_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_START_0_LUT_LO_START_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LO_START_0_LUT_LO_START_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_START_0_LUT_LO_START_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_START_0_LUT_LO_START_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_START_0_LUT_LO_START_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_S_LUT_LO_END_0
#define NVDLA_SDP_S_LUT_LO_END_0                        _MK_ADDR_CONST(0xb024)
#define NVDLA_SDP_S_LUT_LO_END_0_SECURE                         0x0
#define NVDLA_SDP_S_LUT_LO_END_0_DUAL                   0x0
#define NVDLA_SDP_S_LUT_LO_END_0_SCR                    0
#define NVDLA_SDP_S_LUT_LO_END_0_WORD_COUNT                     0x1
#define NVDLA_SDP_S_LUT_LO_END_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_END_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LO_END_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_END_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_END_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LO_END_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LO_END_0_LUT_LO_END_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_LO_END_0_LUT_LO_END_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_S_LUT_LO_END_0_LUT_LO_END_SHIFT)
#define NVDLA_SDP_S_LUT_LO_END_0_LUT_LO_END_RANGE                       31:0
#define NVDLA_SDP_S_LUT_LO_END_0_LUT_LO_END_WOFFSET                     0x0
#define NVDLA_SDP_S_LUT_LO_END_0_LUT_LO_END_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_END_0_LUT_LO_END_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LO_END_0_LUT_LO_END_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_END_0_LUT_LO_END_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_END_0_LUT_LO_END_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_END_0_LUT_LO_END_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0                        _MK_ADDR_CONST(0xb028)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_SECURE                         0x0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_DUAL                   0x0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_SCR                    0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_WORD_COUNT                     0x1
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_FIELD                 _MK_FIELD_CONST(0xffff, NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_SHIFT)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_RANGE                 15:0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_WOFFSET                       0x0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_FIELD                 _MK_FIELD_CONST(0xffff, NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_SHIFT)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_RANGE                 31:16
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_WOFFSET                       0x0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0                        _MK_ADDR_CONST(0xb02c)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_SECURE                         0x0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_DUAL                   0x0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_SCR                    0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_WORD_COUNT                     0x1
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_RESET_MASK                     _MK_MASK_CONST(0x3ff)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_READ_MASK                      _MK_MASK_CONST(0x3ff)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_SHIFT)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_RANGE                 4:0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_WOFFSET                       0x0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_SHIFT)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_RANGE                 9:5
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_WOFFSET                       0x0
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0                        _MK_ADDR_CONST(0xb030)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_SECURE                         0x0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_DUAL                   0x0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_SCR                    0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_WORD_COUNT                     0x1
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_FIELD                 _MK_FIELD_CONST(0xffff, NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_SHIFT)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_RANGE                 15:0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_WOFFSET                       0x0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_FIELD                 _MK_FIELD_CONST(0xffff, NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_SHIFT)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_RANGE                 31:16
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_WOFFSET                       0x0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0                        _MK_ADDR_CONST(0xb034)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_SECURE                         0x0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_DUAL                   0x0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_SCR                    0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_WORD_COUNT                     0x1
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_RESET_MASK                     _MK_MASK_CONST(0x3ff)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_READ_MASK                      _MK_MASK_CONST(0x3ff)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_SHIFT)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_RANGE                 4:0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_WOFFSET                       0x0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_SHIFT)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_RANGE                 9:5
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_WOFFSET                       0x0
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_OP_ENABLE_0
#define NVDLA_SDP_D_OP_ENABLE_0                 _MK_ADDR_CONST(0xb038)
#define NVDLA_SDP_D_OP_ENABLE_0_SECURE                  0x0
#define NVDLA_SDP_D_OP_ENABLE_0_DUAL                    0x0
#define NVDLA_SDP_D_OP_ENABLE_0_SCR                     0
#define NVDLA_SDP_D_OP_ENABLE_0_WORD_COUNT                      0x1
#define NVDLA_SDP_D_OP_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_OP_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_OP_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_OP_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_OP_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_OP_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_RANGE                     0:0
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_WOFFSET                   0x0
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_INIT_ENUM                 DISABLE
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_OP_ENABLE_0_OP_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DATA_CUBE_WIDTH_0
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0                   _MK_ADDR_CONST(0xb03c)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_SECURE                    0x0
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_DUAL                      0x0
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_SCR                       0
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WORD_COUNT                        0x1
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_RESET_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_READ_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WIDTH_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WIDTH_FIELD                       _MK_FIELD_CONST(0x1fff, NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WIDTH_SHIFT)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WIDTH_RANGE                       12:0
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WIDTH_WOFFSET                     0x0
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WIDTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WIDTH_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_WIDTH_0_WIDTH_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DATA_CUBE_HEIGHT_0
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0                  _MK_ADDR_CONST(0xb040)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_SECURE                   0x0
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_DUAL                     0x0
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_SCR                      0
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_WORD_COUNT                       0x1
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_RESET_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_READ_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_HEIGHT_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_HEIGHT_FIELD                     _MK_FIELD_CONST(0x1fff, NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_HEIGHT_SHIFT)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_HEIGHT_RANGE                     12:0
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_HEIGHT_WOFFSET                   0x0
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_HEIGHT_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_HEIGHT_0_HEIGHT_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DATA_CUBE_CHANNEL_0
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0                 _MK_ADDR_CONST(0xb044)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_SECURE                  0x0
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_DUAL                    0x0
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_SCR                     0
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_WORD_COUNT                      0x1
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_RESET_MASK                      _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_READ_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_WRITE_MASK                      _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_CHANNEL_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_CHANNEL_FIELD                   _MK_FIELD_CONST(0x1fff, NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_CHANNEL_SHIFT)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_CHANNEL_RANGE                   12:0
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_CHANNEL_WOFFSET                 0x0
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1fff)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_CHANNEL_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_CUBE_CHANNEL_0_CHANNEL_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DST_BASE_ADDR_LOW_0
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0                 _MK_ADDR_CONST(0xb048)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_SECURE                  0x0
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DUAL                    0x0
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_SCR                     0
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_WORD_COUNT                      0x1
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_FIELD                 _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SHIFT)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_RANGE                 31:5
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_WOFFSET                       0x0
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0                        _MK_ADDR_CONST(0xb04c)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_SECURE                         0x0
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DUAL                   0x0
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_SCR                    0
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_WORD_COUNT                     0x1
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SHIFT)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_RANGE                       31:0
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_WOFFSET                     0x0
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DST_LINE_STRIDE_0
#define NVDLA_SDP_D_DST_LINE_STRIDE_0                   _MK_ADDR_CONST(0xb050)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_SECURE                    0x0
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_DUAL                      0x0
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_SCR                       0
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_WORD_COUNT                        0x1
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_READ_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SHIFT                     _MK_SHIFT_CONST(5)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_FIELD                     _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SHIFT)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_RANGE                     31:5
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_WOFFSET                   0x0
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DST_SURFACE_STRIDE_0
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0                        _MK_ADDR_CONST(0xb054)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_SECURE                         0x0
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DUAL                   0x0
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_SCR                    0
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_WORD_COUNT                     0x1
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_READ_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_FIELD                       _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SHIFT)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_RANGE                       31:5
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_WOFFSET                     0x0
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_BS_CFG_0
#define NVDLA_SDP_D_DP_BS_CFG_0                 _MK_ADDR_CONST(0xb058)
#define NVDLA_SDP_D_DP_BS_CFG_0_SECURE                  0x0
#define NVDLA_SDP_D_DP_BS_CFG_0_DUAL                    0x0
#define NVDLA_SDP_D_DP_BS_CFG_0_SCR                     0
#define NVDLA_SDP_D_DP_BS_CFG_0_WORD_COUNT                      0x1
#define NVDLA_SDP_D_DP_BS_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define NVDLA_SDP_D_DP_BS_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define NVDLA_SDP_D_DP_BS_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_RANGE                 0:0
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_WOFFSET                       0x0
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_NO                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_BYPASS_YES                   _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_RANGE                     1:1
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_WOFFSET                   0x0
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_BYPASS_YES                       _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_SHIFT                       _MK_SHIFT_CONST(2)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_FIELD                       _MK_FIELD_CONST(0x3, NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_SHIFT)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_RANGE                       3:2
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_WOFFSET                     0x0
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_MAX                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_MIN                 _MK_ENUM_CONST(1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_ALU_ALGO_SUM                 _MK_ENUM_CONST(2)

#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_SHIFT                     _MK_SHIFT_CONST(4)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_RANGE                     4:4
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_WOFFSET                   0x0
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_BYPASS_YES                       _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_SHIFT)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_RANGE                      5:5
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_WOFFSET                    0x0
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_NO                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_MUL_PRELU_YES                        _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_SHIFT                    _MK_SHIFT_CONST(6)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_RANGE                    6:6
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_NO                       _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_CFG_0_BS_RELU_BYPASS_YES                      _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DP_BS_ALU_CFG_0
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0                     _MK_ADDR_CONST(0xb05c)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_SECURE                      0x0
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_DUAL                        0x0
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_SCR                         0
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_WORD_COUNT                  0x1
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_RESET_MASK                  _MK_MASK_CONST(0x3f01)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_READ_MASK                   _MK_MASK_CONST(0x3f01)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_WRITE_MASK                  _MK_MASK_CONST(0x3f01)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_SHIFT)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_RANGE                    0:0
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_REG                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SRC_MEM                      _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SHIFT_VALUE_SHIFT                    _MK_SHIFT_CONST(8)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SHIFT_VALUE_FIELD                    _MK_FIELD_CONST(0x3f, NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SHIFT_VALUE_SHIFT)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SHIFT_VALUE_RANGE                    13:8
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SHIFT_VALUE_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SHIFT_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SHIFT_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SHIFT_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SHIFT_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SHIFT_VALUE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_CFG_0_BS_ALU_SHIFT_VALUE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0                       _MK_ADDR_CONST(0xb060)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_SECURE                        0x0
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_DUAL                  0x0
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_SCR                   0
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_WORD_COUNT                    0x1
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_BS_ALU_OPERAND_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_BS_ALU_OPERAND_FIELD                  _MK_FIELD_CONST(0xffff, NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_BS_ALU_OPERAND_SHIFT)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_BS_ALU_OPERAND_RANGE                  15:0
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_BS_ALU_OPERAND_WOFFSET                        0x0
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_BS_ALU_OPERAND_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_BS_ALU_OPERAND_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_BS_ALU_OPERAND_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_BS_ALU_OPERAND_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_BS_ALU_OPERAND_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0_BS_ALU_OPERAND_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_BS_MUL_CFG_0
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0                     _MK_ADDR_CONST(0xb064)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_SECURE                      0x0
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_DUAL                        0x0
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_SCR                         0
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_WORD_COUNT                  0x1
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_RESET_MASK                  _MK_MASK_CONST(0xff01)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_READ_MASK                   _MK_MASK_CONST(0xff01)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_WRITE_MASK                  _MK_MASK_CONST(0xff01)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_SHIFT)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_RANGE                    0:0
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_REG                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SRC_MEM                      _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SHIFT_VALUE_SHIFT                    _MK_SHIFT_CONST(8)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SHIFT_VALUE_FIELD                    _MK_FIELD_CONST(0xff, NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SHIFT_VALUE_SHIFT)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SHIFT_VALUE_RANGE                    15:8
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SHIFT_VALUE_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SHIFT_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SHIFT_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SHIFT_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SHIFT_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SHIFT_VALUE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_CFG_0_BS_MUL_SHIFT_VALUE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0                       _MK_ADDR_CONST(0xb068)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_SECURE                        0x0
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_DUAL                  0x0
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_SCR                   0
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_WORD_COUNT                    0x1
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_BS_MUL_OPERAND_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_BS_MUL_OPERAND_FIELD                  _MK_FIELD_CONST(0xffff, NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_BS_MUL_OPERAND_SHIFT)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_BS_MUL_OPERAND_RANGE                  15:0
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_BS_MUL_OPERAND_WOFFSET                        0x0
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_BS_MUL_OPERAND_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_BS_MUL_OPERAND_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_BS_MUL_OPERAND_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_BS_MUL_OPERAND_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_BS_MUL_OPERAND_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0_BS_MUL_OPERAND_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_BN_CFG_0
#define NVDLA_SDP_D_DP_BN_CFG_0                 _MK_ADDR_CONST(0xb06c)
#define NVDLA_SDP_D_DP_BN_CFG_0_SECURE                  0x0
#define NVDLA_SDP_D_DP_BN_CFG_0_DUAL                    0x0
#define NVDLA_SDP_D_DP_BN_CFG_0_SCR                     0
#define NVDLA_SDP_D_DP_BN_CFG_0_WORD_COUNT                      0x1
#define NVDLA_SDP_D_DP_BN_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define NVDLA_SDP_D_DP_BN_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define NVDLA_SDP_D_DP_BN_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_RANGE                 0:0
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_WOFFSET                       0x0
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_NO                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_BYPASS_YES                   _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_RANGE                     1:1
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_WOFFSET                   0x0
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_BYPASS_YES                       _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_SHIFT                       _MK_SHIFT_CONST(2)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_FIELD                       _MK_FIELD_CONST(0x3, NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_SHIFT)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_RANGE                       3:2
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_WOFFSET                     0x0
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_MAX                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_MIN                 _MK_ENUM_CONST(1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_ALU_ALGO_SUM                 _MK_ENUM_CONST(2)

#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_SHIFT                     _MK_SHIFT_CONST(4)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_RANGE                     4:4
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_WOFFSET                   0x0
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_BYPASS_YES                       _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_SHIFT)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_RANGE                      5:5
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_WOFFSET                    0x0
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_NO                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_MUL_PRELU_YES                        _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_SHIFT                    _MK_SHIFT_CONST(6)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_RANGE                    6:6
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_NO                       _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_CFG_0_BN_RELU_BYPASS_YES                      _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DP_BN_ALU_CFG_0
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0                     _MK_ADDR_CONST(0xb070)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_SECURE                      0x0
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_DUAL                        0x0
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_SCR                         0
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_WORD_COUNT                  0x1
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_RESET_MASK                  _MK_MASK_CONST(0x3f01)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_READ_MASK                   _MK_MASK_CONST(0x3f01)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_WRITE_MASK                  _MK_MASK_CONST(0x3f01)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_SHIFT)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_RANGE                    0:0
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_REG                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SRC_MEM                      _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SHIFT_VALUE_SHIFT                    _MK_SHIFT_CONST(8)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SHIFT_VALUE_FIELD                    _MK_FIELD_CONST(0x3f, NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SHIFT_VALUE_SHIFT)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SHIFT_VALUE_RANGE                    13:8
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SHIFT_VALUE_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SHIFT_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SHIFT_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SHIFT_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SHIFT_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SHIFT_VALUE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_CFG_0_BN_ALU_SHIFT_VALUE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0                       _MK_ADDR_CONST(0xb074)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_SECURE                        0x0
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_DUAL                  0x0
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_SCR                   0
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_WORD_COUNT                    0x1
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_BN_ALU_OPERAND_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_BN_ALU_OPERAND_FIELD                  _MK_FIELD_CONST(0xffff, NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_BN_ALU_OPERAND_SHIFT)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_BN_ALU_OPERAND_RANGE                  15:0
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_BN_ALU_OPERAND_WOFFSET                        0x0
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_BN_ALU_OPERAND_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_BN_ALU_OPERAND_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_BN_ALU_OPERAND_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_BN_ALU_OPERAND_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_BN_ALU_OPERAND_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0_BN_ALU_OPERAND_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_BN_MUL_CFG_0
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0                     _MK_ADDR_CONST(0xb078)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_SECURE                      0x0
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_DUAL                        0x0
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_SCR                         0
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_WORD_COUNT                  0x1
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_RESET_MASK                  _MK_MASK_CONST(0xff01)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_READ_MASK                   _MK_MASK_CONST(0xff01)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_WRITE_MASK                  _MK_MASK_CONST(0xff01)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_SHIFT)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_RANGE                    0:0
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_REG                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SRC_MEM                      _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SHIFT_VALUE_SHIFT                    _MK_SHIFT_CONST(8)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SHIFT_VALUE_FIELD                    _MK_FIELD_CONST(0xff, NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SHIFT_VALUE_SHIFT)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SHIFT_VALUE_RANGE                    15:8
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SHIFT_VALUE_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SHIFT_VALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SHIFT_VALUE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SHIFT_VALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SHIFT_VALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SHIFT_VALUE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_CFG_0_BN_MUL_SHIFT_VALUE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0                       _MK_ADDR_CONST(0xb07c)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_SECURE                        0x0
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_DUAL                  0x0
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_SCR                   0
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_WORD_COUNT                    0x1
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_BN_MUL_OPERAND_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_BN_MUL_OPERAND_FIELD                  _MK_FIELD_CONST(0xffff, NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_BN_MUL_OPERAND_SHIFT)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_BN_MUL_OPERAND_RANGE                  15:0
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_BN_MUL_OPERAND_WOFFSET                        0x0
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_BN_MUL_OPERAND_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_BN_MUL_OPERAND_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_BN_MUL_OPERAND_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_BN_MUL_OPERAND_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_BN_MUL_OPERAND_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0_BN_MUL_OPERAND_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_EW_CFG_0
#define NVDLA_SDP_D_DP_EW_CFG_0                 _MK_ADDR_CONST(0xb080)
#define NVDLA_SDP_D_DP_EW_CFG_0_SECURE                  0x0
#define NVDLA_SDP_D_DP_EW_CFG_0_DUAL                    0x0
#define NVDLA_SDP_D_DP_EW_CFG_0_SCR                     0
#define NVDLA_SDP_D_DP_EW_CFG_0_WORD_COUNT                      0x1
#define NVDLA_SDP_D_DP_EW_CFG_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_RESET_MASK                      _MK_MASK_CONST(0x7f)
#define NVDLA_SDP_D_DP_EW_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_READ_MASK                       _MK_MASK_CONST(0x7f)
#define NVDLA_SDP_D_DP_EW_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0x7f)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_RANGE                 0:0
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_WOFFSET                       0x0
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_NO                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_BYPASS_YES                   _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_RANGE                     1:1
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_WOFFSET                   0x0
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_BYPASS_YES                       _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_SHIFT                       _MK_SHIFT_CONST(2)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_FIELD                       _MK_FIELD_CONST(0x3, NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_SHIFT)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_RANGE                       3:2
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_WOFFSET                     0x0
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_MAX                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_MIN                 _MK_ENUM_CONST(1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_SUM                 _MK_ENUM_CONST(2)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_ALU_ALGO_EQL                 _MK_ENUM_CONST(3)

#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_SHIFT                     _MK_SHIFT_CONST(4)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_RANGE                     4:4
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_WOFFSET                   0x0
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_BYPASS_YES                       _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_SHIFT                      _MK_SHIFT_CONST(5)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_SHIFT)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_RANGE                      5:5
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_WOFFSET                    0x0
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_NO                 _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_MUL_PRELU_YES                        _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_SHIFT                     _MK_SHIFT_CONST(6)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_RANGE                     6:6
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_WOFFSET                   0x0
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_CFG_0_EW_LUT_BYPASS_YES                       _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DP_EW_ALU_CFG_0
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0                     _MK_ADDR_CONST(0xb084)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_SECURE                      0x0
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_DUAL                        0x0
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_SCR                         0
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_WORD_COUNT                  0x1
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_SHIFT)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_RANGE                    0:0
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_REG                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_SRC_MEM                      _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_RANGE                     1:1
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_WOFFSET                   0x0
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_ALU_CFG_0_EW_ALU_CVT_BYPASS_YES                       _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0                       _MK_ADDR_CONST(0xb088)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_SECURE                        0x0
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_DUAL                  0x0
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_SCR                   0
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_WORD_COUNT                    0x1
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_EW_ALU_OPERAND_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_EW_ALU_OPERAND_FIELD                  _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_EW_ALU_OPERAND_SHIFT)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_EW_ALU_OPERAND_RANGE                  31:0
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_EW_ALU_OPERAND_WOFFSET                        0x0
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_EW_ALU_OPERAND_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_EW_ALU_OPERAND_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_EW_ALU_OPERAND_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_EW_ALU_OPERAND_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_EW_ALU_OPERAND_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0_EW_ALU_OPERAND_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0                        _MK_ADDR_CONST(0xb08c)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_SECURE                         0x0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_DUAL                   0x0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_SCR                    0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_WORD_COUNT                     0x1
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_EW_ALU_CVT_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_EW_ALU_CVT_OFFSET_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_EW_ALU_CVT_OFFSET_SHIFT)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_EW_ALU_CVT_OFFSET_RANGE                        31:0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_EW_ALU_CVT_OFFSET_WOFFSET                      0x0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_EW_ALU_CVT_OFFSET_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_EW_ALU_CVT_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_EW_ALU_CVT_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_EW_ALU_CVT_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_EW_ALU_CVT_OFFSET_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0_EW_ALU_CVT_OFFSET_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0                 _MK_ADDR_CONST(0xb090)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_SECURE                  0x0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_DUAL                    0x0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_SCR                     0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_WORD_COUNT                      0x1
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_EW_ALU_CVT_SCALE_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_EW_ALU_CVT_SCALE_FIELD                  _MK_FIELD_CONST(0xffff, NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_EW_ALU_CVT_SCALE_SHIFT)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_EW_ALU_CVT_SCALE_RANGE                  15:0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_EW_ALU_CVT_SCALE_WOFFSET                        0x0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_EW_ALU_CVT_SCALE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_EW_ALU_CVT_SCALE_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_EW_ALU_CVT_SCALE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_EW_ALU_CVT_SCALE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_EW_ALU_CVT_SCALE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0_EW_ALU_CVT_SCALE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0                      _MK_ADDR_CONST(0xb094)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_SECURE                       0x0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_DUAL                         0x0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_SCR                  0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_WORD_COUNT                   0x1
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_EW_ALU_CVT_TRUNCATE_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_EW_ALU_CVT_TRUNCATE_FIELD                    _MK_FIELD_CONST(0x3f, NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_EW_ALU_CVT_TRUNCATE_SHIFT)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_EW_ALU_CVT_TRUNCATE_RANGE                    5:0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_EW_ALU_CVT_TRUNCATE_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_EW_ALU_CVT_TRUNCATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_EW_ALU_CVT_TRUNCATE_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_EW_ALU_CVT_TRUNCATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_EW_ALU_CVT_TRUNCATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_EW_ALU_CVT_TRUNCATE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0_EW_ALU_CVT_TRUNCATE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_EW_MUL_CFG_0
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0                     _MK_ADDR_CONST(0xb098)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_SECURE                      0x0
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_DUAL                        0x0
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_SCR                         0
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_WORD_COUNT                  0x1
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_READ_MASK                   _MK_MASK_CONST(0x3)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_WRITE_MASK                  _MK_MASK_CONST(0x3)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_SHIFT)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_RANGE                    0:0
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_REG                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_SRC_MEM                      _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_SHIFT)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_RANGE                     1:1
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_WOFFSET                   0x0
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DP_EW_MUL_CFG_0_EW_MUL_CVT_BYPASS_YES                       _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0                       _MK_ADDR_CONST(0xb09c)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_SECURE                        0x0
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_DUAL                  0x0
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_SCR                   0
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_WORD_COUNT                    0x1
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_EW_MUL_OPERAND_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_EW_MUL_OPERAND_FIELD                  _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_EW_MUL_OPERAND_SHIFT)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_EW_MUL_OPERAND_RANGE                  31:0
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_EW_MUL_OPERAND_WOFFSET                        0x0
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_EW_MUL_OPERAND_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_EW_MUL_OPERAND_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_EW_MUL_OPERAND_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_EW_MUL_OPERAND_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_EW_MUL_OPERAND_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0_EW_MUL_OPERAND_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0                        _MK_ADDR_CONST(0xb0a0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_SECURE                         0x0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_DUAL                   0x0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_SCR                    0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_WORD_COUNT                     0x1
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_EW_MUL_CVT_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_EW_MUL_CVT_OFFSET_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_EW_MUL_CVT_OFFSET_SHIFT)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_EW_MUL_CVT_OFFSET_RANGE                        31:0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_EW_MUL_CVT_OFFSET_WOFFSET                      0x0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_EW_MUL_CVT_OFFSET_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_EW_MUL_CVT_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_EW_MUL_CVT_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_EW_MUL_CVT_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_EW_MUL_CVT_OFFSET_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0_EW_MUL_CVT_OFFSET_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0                 _MK_ADDR_CONST(0xb0a4)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_SECURE                  0x0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_DUAL                    0x0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_SCR                     0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_WORD_COUNT                      0x1
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_EW_MUL_CVT_SCALE_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_EW_MUL_CVT_SCALE_FIELD                  _MK_FIELD_CONST(0xffff, NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_EW_MUL_CVT_SCALE_SHIFT)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_EW_MUL_CVT_SCALE_RANGE                  15:0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_EW_MUL_CVT_SCALE_WOFFSET                        0x0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_EW_MUL_CVT_SCALE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_EW_MUL_CVT_SCALE_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_EW_MUL_CVT_SCALE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_EW_MUL_CVT_SCALE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_EW_MUL_CVT_SCALE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0_EW_MUL_CVT_SCALE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0                      _MK_ADDR_CONST(0xb0a8)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_SECURE                       0x0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_DUAL                         0x0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_SCR                  0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_WORD_COUNT                   0x1
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_EW_MUL_CVT_TRUNCATE_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_EW_MUL_CVT_TRUNCATE_FIELD                    _MK_FIELD_CONST(0x3f, NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_EW_MUL_CVT_TRUNCATE_SHIFT)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_EW_MUL_CVT_TRUNCATE_RANGE                    5:0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_EW_MUL_CVT_TRUNCATE_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_EW_MUL_CVT_TRUNCATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_EW_MUL_CVT_TRUNCATE_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_EW_MUL_CVT_TRUNCATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_EW_MUL_CVT_TRUNCATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_EW_MUL_CVT_TRUNCATE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0_EW_MUL_CVT_TRUNCATE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0                      _MK_ADDR_CONST(0xb0ac)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_SECURE                       0x0
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_DUAL                         0x0
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_SCR                  0
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_WORD_COUNT                   0x1
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_RESET_MASK                   _MK_MASK_CONST(0x3ff)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_EW_TRUNCATE_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_EW_TRUNCATE_FIELD                    _MK_FIELD_CONST(0x3ff, NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_EW_TRUNCATE_SHIFT)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_EW_TRUNCATE_RANGE                    9:0
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_EW_TRUNCATE_WOFFSET                  0x0
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_EW_TRUNCATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_EW_TRUNCATE_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_EW_TRUNCATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_EW_TRUNCATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_EW_TRUNCATE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0_EW_TRUNCATE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_FEATURE_MODE_CFG_0
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0                  _MK_ADDR_CONST(0xb0b0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_SECURE                   0x0
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_DUAL                     0x0
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_SCR                      0
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WORD_COUNT                       0x1
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_RESET_MASK                       _MK_MASK_CONST(0x1f0f)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_READ_MASK                        _MK_MASK_CONST(0x1f0f)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WRITE_MASK                       _MK_MASK_CONST(0x1f0f)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_SHIFT)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_RANGE                        0:0
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_WOFFSET                      0x0
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_OFF                  _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_FLYING_MODE_ON                   _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_SHIFT                 _MK_SHIFT_CONST(1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_SHIFT)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_RANGE                 1:1
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_WOFFSET                       0x0
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_MEM                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_OUTPUT_DST_PDP                   _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_SHIFT                   _MK_SHIFT_CONST(2)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_SHIFT)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_RANGE                   2:2
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_WOFFSET                 0x0
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_OFF                     _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_WINOGRAD_ON                      _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_SHIFT                        _MK_SHIFT_CONST(3)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_SHIFT)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_RANGE                        3:3
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_WOFFSET                      0x0
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_INIT_ENUM                    DISABLE
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_NAN_TO_ZERO_ENABLE                       _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_SHIFT                       _MK_SHIFT_CONST(8)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_FIELD                       _MK_FIELD_CONST(0x1f, NVDLA_SDP_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_SHIFT)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_RANGE                       12:8
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_WOFFSET                     0x0
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_FEATURE_MODE_CFG_0_BATCH_NUMBER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DST_DMA_CFG_0
#define NVDLA_SDP_D_DST_DMA_CFG_0                       _MK_ADDR_CONST(0xb0b4)
#define NVDLA_SDP_D_DST_DMA_CFG_0_SECURE                        0x0
#define NVDLA_SDP_D_DST_DMA_CFG_0_DUAL                  0x0
#define NVDLA_SDP_D_DST_DMA_CFG_0_SCR                   0
#define NVDLA_SDP_D_DST_DMA_CFG_0_WORD_COUNT                    0x1
#define NVDLA_SDP_D_DST_DMA_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_DMA_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DST_DMA_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_DMA_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_DMA_CFG_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DST_DMA_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_SHIFT)
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_RANGE                    0:0
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_WOFFSET                  0x0
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_CV                       _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_MC                       _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_DST_BATCH_STRIDE_0
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0                  _MK_ADDR_CONST(0xb0b8)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_SECURE                   0x0
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_DUAL                     0x0
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_SCR                      0
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_WORD_COUNT                       0x1
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_DST_BATCH_STRIDE_SHIFT                   _MK_SHIFT_CONST(5)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_DST_BATCH_STRIDE_FIELD                   _MK_FIELD_CONST(0x7ffffff, NVDLA_SDP_D_DST_BATCH_STRIDE_0_DST_BATCH_STRIDE_SHIFT)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_DST_BATCH_STRIDE_RANGE                   31:5
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_DST_BATCH_STRIDE_WOFFSET                 0x0
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_DST_BATCH_STRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_DST_BATCH_STRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x7ffffff)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_DST_BATCH_STRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_DST_BATCH_STRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_DST_BATCH_STRIDE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DST_BATCH_STRIDE_0_DST_BATCH_STRIDE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_DATA_FORMAT_0
#define NVDLA_SDP_D_DATA_FORMAT_0                       _MK_ADDR_CONST(0xb0bc)
#define NVDLA_SDP_D_DATA_FORMAT_0_SECURE                        0x0
#define NVDLA_SDP_D_DATA_FORMAT_0_DUAL                  0x0
#define NVDLA_SDP_D_DATA_FORMAT_0_SCR                   0
#define NVDLA_SDP_D_DATA_FORMAT_0_WORD_COUNT                    0x1
#define NVDLA_SDP_D_DATA_FORMAT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_FORMAT_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define NVDLA_SDP_D_DATA_FORMAT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_FORMAT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_FORMAT_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define NVDLA_SDP_D_DATA_FORMAT_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_FIELD                  _MK_FIELD_CONST(0x3, NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_SHIFT)
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_RANGE                  1:0
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_WOFFSET                        0x0
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_INT8                   _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_INT16                  _MK_ENUM_CONST(1)
#define NVDLA_SDP_D_DATA_FORMAT_0_PROC_PRECISION_FP16                   _MK_ENUM_CONST(2)

#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_SHIFT                   _MK_SHIFT_CONST(2)
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_FIELD                   _MK_FIELD_CONST(0x3, NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_SHIFT)
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_RANGE                   3:2
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_WOFFSET                 0x0
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_INT8                    _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_INT16                   _MK_ENUM_CONST(1)
#define NVDLA_SDP_D_DATA_FORMAT_0_OUT_PRECISION_FP16                    _MK_ENUM_CONST(2)


// Register NVDLA_SDP_D_CVT_OFFSET_0
#define NVDLA_SDP_D_CVT_OFFSET_0                        _MK_ADDR_CONST(0xb0c0)
#define NVDLA_SDP_D_CVT_OFFSET_0_SECURE                         0x0
#define NVDLA_SDP_D_CVT_OFFSET_0_DUAL                   0x0
#define NVDLA_SDP_D_CVT_OFFSET_0_SCR                    0
#define NVDLA_SDP_D_CVT_OFFSET_0_WORD_COUNT                     0x1
#define NVDLA_SDP_D_CVT_OFFSET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_OFFSET_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_CVT_OFFSET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_OFFSET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_OFFSET_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_CVT_OFFSET_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_CVT_OFFSET_0_CVT_OFFSET_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_CVT_OFFSET_0_CVT_OFFSET_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_CVT_OFFSET_0_CVT_OFFSET_SHIFT)
#define NVDLA_SDP_D_CVT_OFFSET_0_CVT_OFFSET_RANGE                       31:0
#define NVDLA_SDP_D_CVT_OFFSET_0_CVT_OFFSET_WOFFSET                     0x0
#define NVDLA_SDP_D_CVT_OFFSET_0_CVT_OFFSET_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_OFFSET_0_CVT_OFFSET_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_CVT_OFFSET_0_CVT_OFFSET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_OFFSET_0_CVT_OFFSET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_OFFSET_0_CVT_OFFSET_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_OFFSET_0_CVT_OFFSET_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_CVT_SCALE_0
#define NVDLA_SDP_D_CVT_SCALE_0                 _MK_ADDR_CONST(0xb0c4)
#define NVDLA_SDP_D_CVT_SCALE_0_SECURE                  0x0
#define NVDLA_SDP_D_CVT_SCALE_0_DUAL                    0x0
#define NVDLA_SDP_D_CVT_SCALE_0_SCR                     0
#define NVDLA_SDP_D_CVT_SCALE_0_WORD_COUNT                      0x1
#define NVDLA_SDP_D_CVT_SCALE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SCALE_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_CVT_SCALE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SCALE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SCALE_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_CVT_SCALE_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_CVT_SCALE_0_CVT_SCALE_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_CVT_SCALE_0_CVT_SCALE_FIELD                 _MK_FIELD_CONST(0xffff, NVDLA_SDP_D_CVT_SCALE_0_CVT_SCALE_SHIFT)
#define NVDLA_SDP_D_CVT_SCALE_0_CVT_SCALE_RANGE                 15:0
#define NVDLA_SDP_D_CVT_SCALE_0_CVT_SCALE_WOFFSET                       0x0
#define NVDLA_SDP_D_CVT_SCALE_0_CVT_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SCALE_0_CVT_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define NVDLA_SDP_D_CVT_SCALE_0_CVT_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SCALE_0_CVT_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SCALE_0_CVT_SCALE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SCALE_0_CVT_SCALE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_CVT_SHIFT_0
#define NVDLA_SDP_D_CVT_SHIFT_0                 _MK_ADDR_CONST(0xb0c8)
#define NVDLA_SDP_D_CVT_SHIFT_0_SECURE                  0x0
#define NVDLA_SDP_D_CVT_SHIFT_0_DUAL                    0x0
#define NVDLA_SDP_D_CVT_SHIFT_0_SCR                     0
#define NVDLA_SDP_D_CVT_SHIFT_0_WORD_COUNT                      0x1
#define NVDLA_SDP_D_CVT_SHIFT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SHIFT_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_CVT_SHIFT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SHIFT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SHIFT_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_CVT_SHIFT_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_CVT_SHIFT_0_CVT_SHIFT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_CVT_SHIFT_0_CVT_SHIFT_FIELD                 _MK_FIELD_CONST(0x3f, NVDLA_SDP_D_CVT_SHIFT_0_CVT_SHIFT_SHIFT)
#define NVDLA_SDP_D_CVT_SHIFT_0_CVT_SHIFT_RANGE                 5:0
#define NVDLA_SDP_D_CVT_SHIFT_0_CVT_SHIFT_WOFFSET                       0x0
#define NVDLA_SDP_D_CVT_SHIFT_0_CVT_SHIFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SHIFT_0_CVT_SHIFT_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define NVDLA_SDP_D_CVT_SHIFT_0_CVT_SHIFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SHIFT_0_CVT_SHIFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SHIFT_0_CVT_SHIFT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_CVT_SHIFT_0_CVT_SHIFT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_STATUS_0
#define NVDLA_SDP_D_STATUS_0                    _MK_ADDR_CONST(0xb0cc)
#define NVDLA_SDP_D_STATUS_0_SECURE                     0x0
#define NVDLA_SDP_D_STATUS_0_DUAL                       0x0
#define NVDLA_SDP_D_STATUS_0_SCR                        0
#define NVDLA_SDP_D_STATUS_0_WORD_COUNT                         0x1
#define NVDLA_SDP_D_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_0_STATUS_UNEQUAL_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_STATUS_0_STATUS_UNEQUAL_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_SDP_D_STATUS_0_STATUS_UNEQUAL_SHIFT)
#define NVDLA_SDP_D_STATUS_0_STATUS_UNEQUAL_RANGE                       0:0
#define NVDLA_SDP_D_STATUS_0_STATUS_UNEQUAL_WOFFSET                     0x0
#define NVDLA_SDP_D_STATUS_0_STATUS_UNEQUAL_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_0_STATUS_UNEQUAL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_STATUS_0_STATUS_UNEQUAL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_0_STATUS_UNEQUAL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_0_STATUS_UNEQUAL_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_0_STATUS_UNEQUAL_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0                      _MK_ADDR_CONST(0xb0d0)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_SECURE                       0x0
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_DUAL                         0x0
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_SCR                  0
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_WORD_COUNT                   0x1
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_FIELD                   _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_SHIFT)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_RANGE                   31:0
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_WOFFSET                 0x0
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0_STATUS_NAN_INPUT_NUM_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0                      _MK_ADDR_CONST(0xb0d4)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_SECURE                       0x0
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_DUAL                         0x0
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_SCR                  0
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_WORD_COUNT                   0x1
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_FIELD                   _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_SHIFT)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_RANGE                   31:0
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_WOFFSET                 0x0
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0_STATUS_INF_INPUT_NUM_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0                     _MK_ADDR_CONST(0xb0d8)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_SECURE                      0x0
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_DUAL                        0x0
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_SCR                         0
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_WORD_COUNT                  0x1
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_STATUS_NAN_OUTPUT_NUM_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_STATUS_NAN_OUTPUT_NUM_FIELD                 _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_STATUS_NAN_OUTPUT_NUM_SHIFT)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_STATUS_NAN_OUTPUT_NUM_RANGE                 31:0
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_STATUS_NAN_OUTPUT_NUM_WOFFSET                       0x0
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_STATUS_NAN_OUTPUT_NUM_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_STATUS_NAN_OUTPUT_NUM_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_STATUS_NAN_OUTPUT_NUM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_STATUS_NAN_OUTPUT_NUM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_STATUS_NAN_OUTPUT_NUM_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0_STATUS_NAN_OUTPUT_NUM_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_PERF_ENABLE_0
#define NVDLA_SDP_D_PERF_ENABLE_0                       _MK_ADDR_CONST(0xb0dc)
#define NVDLA_SDP_D_PERF_ENABLE_0_SECURE                        0x0
#define NVDLA_SDP_D_PERF_ENABLE_0_DUAL                  0x0
#define NVDLA_SDP_D_PERF_ENABLE_0_SCR                   0
#define NVDLA_SDP_D_PERF_ENABLE_0_WORD_COUNT                    0x1
#define NVDLA_SDP_D_PERF_ENABLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define NVDLA_SDP_D_PERF_ENABLE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define NVDLA_SDP_D_PERF_ENABLE_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_SHIFT)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_RANGE                     0:0
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_WOFFSET                   0x0
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_INIT_ENUM                 NO
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_DMA_EN_YES                       _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_SHIFT                     _MK_SHIFT_CONST(1)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_SHIFT)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_RANGE                     1:1
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_WOFFSET                   0x0
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_INIT_ENUM                 NO
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_LUT_EN_YES                       _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_SHIFT)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_RANGE                     2:2
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_WOFFSET                   0x0
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_INIT_ENUM                 NO
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_NO                        _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_SAT_EN_YES                       _MK_ENUM_CONST(1)

#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_FIELD                   _MK_FIELD_CONST(0x1, NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_SHIFT)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_RANGE                   3:3
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_WOFFSET                 0x0
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_INIT_ENUM                       NO
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_NO                      _MK_ENUM_CONST(0)
#define NVDLA_SDP_D_PERF_ENABLE_0_PERF_NAN_INF_COUNT_EN_YES                     _MK_ENUM_CONST(1)


// Register NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0                     _MK_ADDR_CONST(0xb0e0)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_SECURE                      0x0
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_DUAL                        0x0
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_SCR                         0
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WORD_COUNT                  0x1
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WDMA_STALL_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WDMA_STALL_FIELD                    _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WDMA_STALL_SHIFT)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WDMA_STALL_RANGE                    31:0
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WDMA_STALL_WOFFSET                  0x0
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WDMA_STALL_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WDMA_STALL_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WDMA_STALL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WDMA_STALL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WDMA_STALL_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0_WDMA_STALL_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_PERF_LUT_UFLOW_0
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0                    _MK_ADDR_CONST(0xb0e4)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_SECURE                     0x0
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_DUAL                       0x0
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_SCR                        0
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_WORD_COUNT                         0x1
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_LUT_UFLOW_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_LUT_UFLOW_FIELD                    _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_PERF_LUT_UFLOW_0_LUT_UFLOW_SHIFT)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_LUT_UFLOW_RANGE                    31:0
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_LUT_UFLOW_WOFFSET                  0x0
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_LUT_UFLOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_LUT_UFLOW_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_LUT_UFLOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_LUT_UFLOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_LUT_UFLOW_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_UFLOW_0_LUT_UFLOW_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_PERF_LUT_OFLOW_0
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0                    _MK_ADDR_CONST(0xb0e8)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_SECURE                     0x0
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_DUAL                       0x0
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_SCR                        0
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_WORD_COUNT                         0x1
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_LUT_OFLOW_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_LUT_OFLOW_FIELD                    _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_PERF_LUT_OFLOW_0_LUT_OFLOW_SHIFT)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_LUT_OFLOW_RANGE                    31:0
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_LUT_OFLOW_WOFFSET                  0x0
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_LUT_OFLOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_LUT_OFLOW_DEFAULT_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_LUT_OFLOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_LUT_OFLOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_LUT_OFLOW_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_OFLOW_0_LUT_OFLOW_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_PERF_OUT_SATURATION_0
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0                       _MK_ADDR_CONST(0xb0ec)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_SECURE                        0x0
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_DUAL                  0x0
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_SCR                   0
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_WORD_COUNT                    0x1
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_OUT_SATURATION_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_OUT_SATURATION_FIELD                  _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_PERF_OUT_SATURATION_0_OUT_SATURATION_SHIFT)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_OUT_SATURATION_RANGE                  31:0
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_OUT_SATURATION_WOFFSET                        0x0
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_OUT_SATURATION_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_OUT_SATURATION_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_OUT_SATURATION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_OUT_SATURATION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_OUT_SATURATION_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_OUT_SATURATION_0_OUT_SATURATION_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_PERF_LUT_HYBRID_0
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0                   _MK_ADDR_CONST(0xb0f0)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_SECURE                    0x0
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_DUAL                      0x0
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_SCR                       0
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_WORD_COUNT                        0x1
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_LUT_HYBRID_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_LUT_HYBRID_FIELD                  _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_PERF_LUT_HYBRID_0_LUT_HYBRID_SHIFT)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_LUT_HYBRID_RANGE                  31:0
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_LUT_HYBRID_WOFFSET                        0x0
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_LUT_HYBRID_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_LUT_HYBRID_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_LUT_HYBRID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_LUT_HYBRID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_LUT_HYBRID_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_HYBRID_0_LUT_HYBRID_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_PERF_LUT_LE_HIT_0
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0                   _MK_ADDR_CONST(0xb0f4)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_SECURE                    0x0
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_DUAL                      0x0
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_SCR                       0
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_WORD_COUNT                        0x1
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_LUT_LE_HIT_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_LUT_LE_HIT_FIELD                  _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_PERF_LUT_LE_HIT_0_LUT_LE_HIT_SHIFT)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_LUT_LE_HIT_RANGE                  31:0
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_LUT_LE_HIT_WOFFSET                        0x0
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_LUT_LE_HIT_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_LUT_LE_HIT_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_LUT_LE_HIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_LUT_LE_HIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_LUT_LE_HIT_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LE_HIT_0_LUT_LE_HIT_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_SDP_D_PERF_LUT_LO_HIT_0
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0                   _MK_ADDR_CONST(0xb0f8)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_SECURE                    0x0
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_DUAL                      0x0
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_SCR                       0
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_WORD_COUNT                        0x1
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_LUT_LO_HIT_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_LUT_LO_HIT_FIELD                  _MK_FIELD_CONST(0xffffffff, NVDLA_SDP_D_PERF_LUT_LO_HIT_0_LUT_LO_HIT_SHIFT)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_LUT_LO_HIT_RANGE                  31:0
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_LUT_LO_HIT_WOFFSET                        0x0
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_LUT_LO_HIT_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_LUT_LO_HIT_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_LUT_LO_HIT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_LUT_LO_HIT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_LUT_LO_HIT_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_SDP_D_PERF_LUT_LO_HIT_0_LUT_LO_HIT_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_S_STATUS_0
#define NVDLA_PDP_RDMA_S_STATUS_0                       _MK_ADDR_CONST(0xc000)
#define NVDLA_PDP_RDMA_S_STATUS_0_SECURE                        0x0
#define NVDLA_PDP_RDMA_S_STATUS_0_DUAL                  0x0
#define NVDLA_PDP_RDMA_S_STATUS_0_SCR                   0
#define NVDLA_PDP_RDMA_S_STATUS_0_WORD_COUNT                    0x1
#define NVDLA_PDP_RDMA_S_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x30003)
#define NVDLA_PDP_RDMA_S_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x30003)
#define NVDLA_PDP_RDMA_S_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_FIELD                        _MK_FIELD_CONST(0x3, NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_RANGE                        1:0
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_WOFFSET                      0x0
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_INIT_ENUM                    IDLE
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_IDLE                 _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_RUNNING                      _MK_ENUM_CONST(1)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_0_PENDING                      _MK_ENUM_CONST(2)

#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_FIELD                        _MK_FIELD_CONST(0x3, NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_RANGE                        17:16
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_WOFFSET                      0x0
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_INIT_ENUM                    IDLE
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_IDLE                 _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_RUNNING                      _MK_ENUM_CONST(1)
#define NVDLA_PDP_RDMA_S_STATUS_0_STATUS_1_PENDING                      _MK_ENUM_CONST(2)


// Register NVDLA_PDP_RDMA_S_POINTER_0
#define NVDLA_PDP_RDMA_S_POINTER_0                      _MK_ADDR_CONST(0xc004)
#define NVDLA_PDP_RDMA_S_POINTER_0_SECURE                       0x0
#define NVDLA_PDP_RDMA_S_POINTER_0_DUAL                         0x0
#define NVDLA_PDP_RDMA_S_POINTER_0_SCR                  0
#define NVDLA_PDP_RDMA_S_POINTER_0_WORD_COUNT                   0x1
#define NVDLA_PDP_RDMA_S_POINTER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_POINTER_0_RESET_MASK                   _MK_MASK_CONST(0x10001)
#define NVDLA_PDP_RDMA_S_POINTER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_POINTER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_POINTER_0_READ_MASK                    _MK_MASK_CONST(0x10001)
#define NVDLA_PDP_RDMA_S_POINTER_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_RANGE                       0:0
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_WOFFSET                     0x0
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_INIT_ENUM                   GROUP_0
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_GROUP_0                     _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_S_POINTER_0_PRODUCER_GROUP_1                     _MK_ENUM_CONST(1)

#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_SHIFT                       _MK_SHIFT_CONST(16)
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_RANGE                       16:16
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_WOFFSET                     0x0
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_INIT_ENUM                   GROUP_0
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_GROUP_0                     _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_S_POINTER_0_CONSUMER_GROUP_1                     _MK_ENUM_CONST(1)


// Register NVDLA_PDP_RDMA_D_OP_ENABLE_0
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0                    _MK_ADDR_CONST(0xc008)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_SECURE                     0x0
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_DUAL                       0x0
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_SCR                        0
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_WORD_COUNT                         0x1
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_RANGE                        0:0
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_WOFFSET                      0x0
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_INIT_ENUM                    DISABLE
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_OP_ENABLE_0_OP_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0                   _MK_ADDR_CONST(0xc00c)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_SECURE                    0x0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_DUAL                      0x0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_SCR                       0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_WORD_COUNT                        0x1
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_RESET_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_READ_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_WRITE_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_FIELD                       _MK_FIELD_CONST(0x1fff, NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_SHIFT)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_RANGE                       12:0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_WOFFSET                     0x0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0                  _MK_ADDR_CONST(0xc010)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_SECURE                   0x0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_DUAL                     0x0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_SCR                      0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_WORD_COUNT                       0x1
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_RESET_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_READ_MASK                        _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_WRITE_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_FIELD                     _MK_FIELD_CONST(0x1fff, NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_SHIFT)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_RANGE                     12:0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_WOFFSET                   0x0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0                 _MK_ADDR_CONST(0xc014)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_SECURE                  0x0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_DUAL                    0x0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_SCR                     0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_WORD_COUNT                      0x1
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_RESET_MASK                      _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_READ_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_WRITE_MASK                      _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_FIELD                   _MK_FIELD_CONST(0x1fff, NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_SHIFT)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_RANGE                   12:0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_WOFFSET                 0x0
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_FLYING_MODE_0
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0                  _MK_ADDR_CONST(0xc018)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_SECURE                   0x0
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_DUAL                     0x0
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_SCR                      0
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_WORD_COUNT                       0x1
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_SHIFT)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_RANGE                        0:0
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_WOFFSET                      0x0
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_ON_FLYING                    _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_FLYING_MODE_0_FLYING_MODE_OFF_FLYING                   _MK_ENUM_CONST(1)


// Register NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0                    _MK_ADDR_CONST(0xc01c)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SECURE                     0x0
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_DUAL                       0x0
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SCR                        0
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_WORD_COUNT                         0x1
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_RESET_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_READ_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_FIELD                    _MK_FIELD_CONST(0x7ffffff, NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SHIFT)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_RANGE                    31:5
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_WOFFSET                  0x0
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffffff)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0                   _MK_ADDR_CONST(0xc020)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SECURE                    0x0
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_DUAL                      0x0
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SCR                       0
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_WORD_COUNT                        0x1
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_FIELD                  _MK_FIELD_CONST(0xffffffff, NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SHIFT)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_RANGE                  31:0
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_WOFFSET                        0x0
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0                      _MK_ADDR_CONST(0xc024)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SECURE                       0x0
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_DUAL                         0x0
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SCR                  0
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_WORD_COUNT                   0x1
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_READ_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SHIFT                        _MK_SHIFT_CONST(5)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_FIELD                        _MK_FIELD_CONST(0x7ffffff, NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SHIFT)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_RANGE                        31:5
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_WOFFSET                      0x0
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x7ffffff)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0                   _MK_ADDR_CONST(0xc028)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SECURE                    0x0
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_DUAL                      0x0
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SCR                       0
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_WORD_COUNT                        0x1
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_READ_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SHIFT)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_RANGE                  31:5
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_WOFFSET                        0x0
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0                  _MK_ADDR_CONST(0xc02c)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SECURE                   0x0
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_DUAL                     0x0
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SCR                      0
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_WORD_COUNT                       0x1
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_SHIFT)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_RANGE                       0:0
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_WOFFSET                     0x0
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_CV                  _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0_SRC_RAM_TYPE_MC                  _MK_ENUM_CONST(1)


// Register NVDLA_PDP_RDMA_D_DATA_FORMAT_0
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0                  _MK_ADDR_CONST(0xc030)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_SECURE                   0x0
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_DUAL                     0x0
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_SCR                      0
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_WORD_COUNT                       0x1
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_FIELD                 _MK_FIELD_CONST(0x3, NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_SHIFT)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_RANGE                 1:0
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_WOFFSET                       0x0
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_INT8                  _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_INT16                 _MK_ENUM_CONST(1)
#define NVDLA_PDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_FP16                  _MK_ENUM_CONST(2)


// Register NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0                   _MK_ADDR_CONST(0xc034)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SECURE                    0x0
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_DUAL                      0x0
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SCR                       0
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_WORD_COUNT                        0x1
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SPLIT_NUM_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SPLIT_NUM_FIELD                   _MK_FIELD_CONST(0xff, NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SPLIT_NUM_SHIFT)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SPLIT_NUM_RANGE                   7:0
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SPLIT_NUM_WOFFSET                 0x0
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SPLIT_NUM_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SPLIT_NUM_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SPLIT_NUM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SPLIT_NUM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SPLIT_NUM_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0_SPLIT_NUM_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0                   _MK_ADDR_CONST(0xc038)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_SECURE                    0x0
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_DUAL                      0x0
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_SCR                       0
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_WORD_COUNT                        0x1
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_FIELD                        _MK_FIELD_CONST(0xf, NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_SHIFT)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_RANGE                        3:0
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_WOFFSET                      0x0
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_1                       _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_2                       _MK_ENUM_CONST(1)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_3                       _MK_ENUM_CONST(2)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_4                       _MK_ENUM_CONST(3)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_5                       _MK_ENUM_CONST(4)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_6                       _MK_ENUM_CONST(5)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_7                       _MK_ENUM_CONST(6)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_8                       _MK_ENUM_CONST(7)

#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_SHIFT                 _MK_SHIFT_CONST(4)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_FIELD                 _MK_FIELD_CONST(0xf, NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_SHIFT)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_RANGE                 7:4
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_WOFFSET                       0x0
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0                  _MK_ADDR_CONST(0xc03c)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_SECURE                   0x0
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_DUAL                     0x0
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_SCR                      0
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_WORD_COUNT                       0x1
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_WRITE_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_PAD_WIDTH_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_PAD_WIDTH_FIELD                  _MK_FIELD_CONST(0xf, NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_PAD_WIDTH_SHIFT)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_PAD_WIDTH_RANGE                  3:0
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_PAD_WIDTH_WOFFSET                        0x0
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_PAD_WIDTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_PAD_WIDTH_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_PAD_WIDTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_PAD_WIDTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_PAD_WIDTH_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0_PAD_WIDTH_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0                     _MK_ADDR_CONST(0xc040)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_SECURE                      0x0
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_DUAL                        0x0
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_SCR                         0
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_WORD_COUNT                  0x1
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_RESET_MASK                  _MK_MASK_CONST(0x3fffffff)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_READ_MASK                   _MK_MASK_CONST(0x3fffffff)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffffff)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_FIELD                        _MK_FIELD_CONST(0x3ff, NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_SHIFT)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_RANGE                        9:0
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_WOFFSET                      0x0
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_SHIFT                 _MK_SHIFT_CONST(10)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_FIELD                 _MK_FIELD_CONST(0x3ff, NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_SHIFT)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_RANGE                 19:10
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_WOFFSET                       0x0
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_DEFAULT_MASK                  _MK_MASK_CONST(0x3ff)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_SHIFT                  _MK_SHIFT_CONST(20)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_FIELD                  _MK_FIELD_CONST(0x3ff, NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_SHIFT)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_RANGE                  29:20
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_WOFFSET                        0x0
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_DEFAULT_MASK                   _MK_MASK_CONST(0x3ff)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_PERF_ENABLE_0
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0                  _MK_ADDR_CONST(0xc044)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_SECURE                   0x0
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DUAL                     0x0
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_SCR                      0
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_WORD_COUNT                       0x1
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_SHIFT)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_RANGE                     0:0
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_WOFFSET                   0x0
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_INIT_ENUM                 DISABLE
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_PDP_RDMA_D_PERF_ENABLE_0_DMA_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_PDP_RDMA_D_PERF_READ_STALL_0
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0                      _MK_ADDR_CONST(0xc048)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_SECURE                       0x0
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_DUAL                         0x0
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_SCR                  0
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_WORD_COUNT                   0x1
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_SHIFT)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_RANGE                        31:0
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_WOFFSET                      0x0
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_RDMA_D_CYA_0
#define NVDLA_PDP_RDMA_D_CYA_0                  _MK_ADDR_CONST(0xc04c)
#define NVDLA_PDP_RDMA_D_CYA_0_SECURE                   0x0
#define NVDLA_PDP_RDMA_D_CYA_0_DUAL                     0x0
#define NVDLA_PDP_RDMA_D_CYA_0_SCR                      0
#define NVDLA_PDP_RDMA_D_CYA_0_WORD_COUNT                       0x1
#define NVDLA_PDP_RDMA_D_CYA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_CYA_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_RDMA_D_CYA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_CYA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_CYA_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_RDMA_D_CYA_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_RDMA_D_CYA_0_CYA_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_PDP_RDMA_D_CYA_0_CYA_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_PDP_RDMA_D_CYA_0_CYA_SHIFT)
#define NVDLA_PDP_RDMA_D_CYA_0_CYA_RANGE                        31:0
#define NVDLA_PDP_RDMA_D_CYA_0_CYA_WOFFSET                      0x0
#define NVDLA_PDP_RDMA_D_CYA_0_CYA_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_CYA_0_CYA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_RDMA_D_CYA_0_CYA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_CYA_0_CYA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_CYA_0_CYA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_RDMA_D_CYA_0_CYA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_S_STATUS_0
#define NVDLA_PDP_S_STATUS_0                    _MK_ADDR_CONST(0xd000)
#define NVDLA_PDP_S_STATUS_0_SECURE                     0x0
#define NVDLA_PDP_S_STATUS_0_DUAL                       0x0
#define NVDLA_PDP_S_STATUS_0_SCR                        0
#define NVDLA_PDP_S_STATUS_0_WORD_COUNT                         0x1
#define NVDLA_PDP_S_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define NVDLA_PDP_S_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define NVDLA_PDP_S_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_STATUS_0_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_PDP_S_STATUS_0_STATUS_0_FIELD                     _MK_FIELD_CONST(0x3, NVDLA_PDP_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_PDP_S_STATUS_0_STATUS_0_RANGE                     1:0
#define NVDLA_PDP_S_STATUS_0_STATUS_0_WOFFSET                   0x0
#define NVDLA_PDP_S_STATUS_0_STATUS_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_STATUS_0_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_PDP_S_STATUS_0_STATUS_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_STATUS_0_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_S_STATUS_0_STATUS_0_INIT_ENUM                 IDLE
#define NVDLA_PDP_S_STATUS_0_STATUS_0_IDLE                      _MK_ENUM_CONST(0)
#define NVDLA_PDP_S_STATUS_0_STATUS_0_RUNNING                   _MK_ENUM_CONST(1)
#define NVDLA_PDP_S_STATUS_0_STATUS_0_PENDING                   _MK_ENUM_CONST(2)

#define NVDLA_PDP_S_STATUS_0_STATUS_1_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_PDP_S_STATUS_0_STATUS_1_FIELD                     _MK_FIELD_CONST(0x3, NVDLA_PDP_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_PDP_S_STATUS_0_STATUS_1_RANGE                     17:16
#define NVDLA_PDP_S_STATUS_0_STATUS_1_WOFFSET                   0x0
#define NVDLA_PDP_S_STATUS_0_STATUS_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_STATUS_1_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_PDP_S_STATUS_0_STATUS_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_STATUS_1_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_S_STATUS_0_STATUS_1_INIT_ENUM                 IDLE
#define NVDLA_PDP_S_STATUS_0_STATUS_1_IDLE                      _MK_ENUM_CONST(0)
#define NVDLA_PDP_S_STATUS_0_STATUS_1_RUNNING                   _MK_ENUM_CONST(1)
#define NVDLA_PDP_S_STATUS_0_STATUS_1_PENDING                   _MK_ENUM_CONST(2)


// Register NVDLA_PDP_S_POINTER_0
#define NVDLA_PDP_S_POINTER_0                   _MK_ADDR_CONST(0xd004)
#define NVDLA_PDP_S_POINTER_0_SECURE                    0x0
#define NVDLA_PDP_S_POINTER_0_DUAL                      0x0
#define NVDLA_PDP_S_POINTER_0_SCR                       0
#define NVDLA_PDP_S_POINTER_0_WORD_COUNT                        0x1
#define NVDLA_PDP_S_POINTER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_POINTER_0_RESET_MASK                        _MK_MASK_CONST(0x10001)
#define NVDLA_PDP_S_POINTER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_POINTER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_POINTER_0_READ_MASK                         _MK_MASK_CONST(0x10001)
#define NVDLA_PDP_S_POINTER_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_S_POINTER_0_PRODUCER_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_PDP_S_POINTER_0_PRODUCER_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_PDP_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_PDP_S_POINTER_0_PRODUCER_RANGE                    0:0
#define NVDLA_PDP_S_POINTER_0_PRODUCER_WOFFSET                  0x0
#define NVDLA_PDP_S_POINTER_0_PRODUCER_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_POINTER_0_PRODUCER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_PDP_S_POINTER_0_PRODUCER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_POINTER_0_PRODUCER_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_S_POINTER_0_PRODUCER_INIT_ENUM                        GROUP_0
#define NVDLA_PDP_S_POINTER_0_PRODUCER_GROUP_0                  _MK_ENUM_CONST(0)
#define NVDLA_PDP_S_POINTER_0_PRODUCER_GROUP_1                  _MK_ENUM_CONST(1)

#define NVDLA_PDP_S_POINTER_0_CONSUMER_SHIFT                    _MK_SHIFT_CONST(16)
#define NVDLA_PDP_S_POINTER_0_CONSUMER_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_PDP_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_PDP_S_POINTER_0_CONSUMER_RANGE                    16:16
#define NVDLA_PDP_S_POINTER_0_CONSUMER_WOFFSET                  0x0
#define NVDLA_PDP_S_POINTER_0_CONSUMER_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_POINTER_0_CONSUMER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_PDP_S_POINTER_0_CONSUMER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_POINTER_0_CONSUMER_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_S_POINTER_0_CONSUMER_INIT_ENUM                        GROUP_0
#define NVDLA_PDP_S_POINTER_0_CONSUMER_GROUP_0                  _MK_ENUM_CONST(0)
#define NVDLA_PDP_S_POINTER_0_CONSUMER_GROUP_1                  _MK_ENUM_CONST(1)


// Register NVDLA_PDP_D_OP_ENABLE_0
#define NVDLA_PDP_D_OP_ENABLE_0                 _MK_ADDR_CONST(0xd008)
#define NVDLA_PDP_D_OP_ENABLE_0_SECURE                  0x0
#define NVDLA_PDP_D_OP_ENABLE_0_DUAL                    0x0
#define NVDLA_PDP_D_OP_ENABLE_0_SCR                     0
#define NVDLA_PDP_D_OP_ENABLE_0_WORD_COUNT                      0x1
#define NVDLA_PDP_D_OP_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OP_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_OP_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OP_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OP_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_OP_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_PDP_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_RANGE                     0:0
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_WOFFSET                   0x0
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_INIT_ENUM                 DISABLE
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_OP_ENABLE_0_OP_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0                        _MK_ADDR_CONST(0xd00c)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_SECURE                         0x0
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_DUAL                   0x0
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_SCR                    0
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_WORD_COUNT                     0x1
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_RESET_MASK                     _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_READ_MASK                      _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_WRITE_MASK                     _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_FIELD                    _MK_FIELD_CONST(0x1fff, NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_SHIFT)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_RANGE                    12:0
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_WOFFSET                  0x0
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0_CUBE_IN_WIDTH_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0                       _MK_ADDR_CONST(0xd010)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_SECURE                        0x0
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_DUAL                  0x0
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_SCR                   0
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_RESET_MASK                    _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_READ_MASK                     _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_FIELD                  _MK_FIELD_CONST(0x1fff, NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_SHIFT)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_RANGE                  12:0
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_WOFFSET                        0x0
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0_CUBE_IN_HEIGHT_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0                      _MK_ADDR_CONST(0xd014)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_SECURE                       0x0
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_DUAL                         0x0
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_SCR                  0
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_WORD_COUNT                   0x1
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_RESET_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_READ_MASK                    _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_SHIFT)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_RANGE                        12:0
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_WOFFSET                      0x0
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0_CUBE_IN_CHANNEL_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0                       _MK_ADDR_CONST(0xd018)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_SECURE                        0x0
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_DUAL                  0x0
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_SCR                   0
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_RESET_MASK                    _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_READ_MASK                     _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_WRITE_MASK                    _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_CUBE_OUT_WIDTH_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_CUBE_OUT_WIDTH_FIELD                  _MK_FIELD_CONST(0x1fff, NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_CUBE_OUT_WIDTH_SHIFT)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_CUBE_OUT_WIDTH_RANGE                  12:0
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_CUBE_OUT_WIDTH_WOFFSET                        0x0
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_CUBE_OUT_WIDTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_CUBE_OUT_WIDTH_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_CUBE_OUT_WIDTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_CUBE_OUT_WIDTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_CUBE_OUT_WIDTH_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0_CUBE_OUT_WIDTH_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0                      _MK_ADDR_CONST(0xd01c)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_SECURE                       0x0
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_DUAL                         0x0
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_SCR                  0
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_WORD_COUNT                   0x1
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_RESET_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_READ_MASK                    _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_CUBE_OUT_HEIGHT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_CUBE_OUT_HEIGHT_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_CUBE_OUT_HEIGHT_SHIFT)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_CUBE_OUT_HEIGHT_RANGE                        12:0
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_CUBE_OUT_HEIGHT_WOFFSET                      0x0
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_CUBE_OUT_HEIGHT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_CUBE_OUT_HEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_CUBE_OUT_HEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_CUBE_OUT_HEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_CUBE_OUT_HEIGHT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0_CUBE_OUT_HEIGHT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0                     _MK_ADDR_CONST(0xd020)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_SECURE                      0x0
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_DUAL                        0x0
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_SCR                         0
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_WORD_COUNT                  0x1
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_RESET_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_READ_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_CUBE_OUT_CHANNEL_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_CUBE_OUT_CHANNEL_FIELD                      _MK_FIELD_CONST(0x1fff, NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_CUBE_OUT_CHANNEL_SHIFT)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_CUBE_OUT_CHANNEL_RANGE                      12:0
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_CUBE_OUT_CHANNEL_WOFFSET                    0x0
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_CUBE_OUT_CHANNEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_CUBE_OUT_CHANNEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_CUBE_OUT_CHANNEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_CUBE_OUT_CHANNEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_CUBE_OUT_CHANNEL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0_CUBE_OUT_CHANNEL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_OPERATION_MODE_CFG_0
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0                        _MK_ADDR_CONST(0xd024)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SECURE                         0x0
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_DUAL                   0x0
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SCR                    0
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_WORD_COUNT                     0x1
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_RESET_MASK                     _MK_MASK_CONST(0xff13)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_READ_MASK                      _MK_MASK_CONST(0xff13)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_WRITE_MASK                     _MK_MASK_CONST(0xff13)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_FIELD                   _MK_FIELD_CONST(0x3, NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_SHIFT)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_RANGE                   1:0
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_WOFFSET                 0x0
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_POOLING_METHOD_AVERAGE                  _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_POOLING_METHOD_MAX                      _MK_ENUM_CONST(1)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_POOLING_METHOD_POOLING_METHOD_MIN                      _MK_ENUM_CONST(2)

#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_SHIFT                      _MK_SHIFT_CONST(4)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_SHIFT)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_RANGE                      4:4
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_WOFFSET                    0x0
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_ON_FLYING                  _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_FLYING_MODE_OFF_FLYING                 _MK_ENUM_CONST(1)

#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SPLIT_NUM_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SPLIT_NUM_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_PDP_D_OPERATION_MODE_CFG_0_SPLIT_NUM_SHIFT)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SPLIT_NUM_RANGE                        15:8
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SPLIT_NUM_WOFFSET                      0x0
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SPLIT_NUM_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SPLIT_NUM_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SPLIT_NUM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SPLIT_NUM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SPLIT_NUM_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_OPERATION_MODE_CFG_0_SPLIT_NUM_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0                 _MK_ADDR_CONST(0xd028)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_SECURE                  0x0
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_DUAL                    0x0
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_SCR                     0
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_WORD_COUNT                      0x1
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SHIFT)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_RANGE                       0:0
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_WOFFSET                     0x0
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_INIT_ENUM                   DISABLE
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_PDP_D_PARTIAL_WIDTH_IN_0
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0                  _MK_ADDR_CONST(0xd02c)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_SECURE                   0x0
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_DUAL                     0x0
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_SCR                      0
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_WORD_COUNT                       0x1
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_RESET_MASK                       _MK_MASK_CONST(0x3fffffff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_FIELD                     _MK_FIELD_CONST(0x3ff, NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_SHIFT)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_RANGE                     9:0
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_WOFFSET                   0x0
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_FIRST_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_SHIFT                      _MK_SHIFT_CONST(10)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_FIELD                      _MK_FIELD_CONST(0x3ff, NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_SHIFT)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_RANGE                      19:10
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_WOFFSET                    0x0
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_DEFAULT_MASK                       _MK_MASK_CONST(0x3ff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_LAST_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_SHIFT                       _MK_SHIFT_CONST(20)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_FIELD                       _MK_FIELD_CONST(0x3ff, NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_SHIFT)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_RANGE                       29:20
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_WOFFSET                     0x0
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_DEFAULT_MASK                        _MK_MASK_CONST(0x3ff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_IN_0_PARTIAL_WIDTH_IN_MID_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0                 _MK_ADDR_CONST(0xd030)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_SECURE                  0x0
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_DUAL                    0x0
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_SCR                     0
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_WORD_COUNT                      0x1
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_RESET_MASK                      _MK_MASK_CONST(0x3fffffff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_READ_MASK                       _MK_MASK_CONST(0x3fffffff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_WRITE_MASK                      _MK_MASK_CONST(0x3fffffff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_FIRST_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_FIRST_FIELD                   _MK_FIELD_CONST(0x3ff, NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_FIRST_SHIFT)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_FIRST_RANGE                   9:0
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_FIRST_WOFFSET                 0x0
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_FIRST_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_FIRST_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_FIRST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_FIRST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_FIRST_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_FIRST_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_LAST_SHIFT                    _MK_SHIFT_CONST(10)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_LAST_FIELD                    _MK_FIELD_CONST(0x3ff, NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_LAST_SHIFT)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_LAST_RANGE                    19:10
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_LAST_WOFFSET                  0x0
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_LAST_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_LAST_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_LAST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_LAST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_LAST_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_LAST_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_MID_SHIFT                     _MK_SHIFT_CONST(20)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_MID_FIELD                     _MK_FIELD_CONST(0x3ff, NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_MID_SHIFT)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_MID_RANGE                     29:20
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_MID_WOFFSET                   0x0
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_MID_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_MID_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_MID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_MID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_MID_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0_PARTIAL_WIDTH_OUT_MID_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_POOLING_KERNEL_CFG_0
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0                        _MK_ADDR_CONST(0xd034)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_SECURE                         0x0
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_DUAL                   0x0
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_SCR                    0
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_WORD_COUNT                     0x1
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_RESET_MASK                     _MK_MASK_CONST(0xff0f0f)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_READ_MASK                      _MK_MASK_CONST(0xff0f0f)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_WRITE_MASK                     _MK_MASK_CONST(0xff0f0f)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_FIELD                     _MK_FIELD_CONST(0xf, NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_SHIFT)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_RANGE                     3:0
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_WOFFSET                   0x0
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_1                    _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_2                    _MK_ENUM_CONST(1)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_3                    _MK_ENUM_CONST(2)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_4                    _MK_ENUM_CONST(3)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_5                    _MK_ENUM_CONST(4)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_6                    _MK_ENUM_CONST(5)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_7                    _MK_ENUM_CONST(6)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_WIDTH_KERNEL_WIDTH_8                    _MK_ENUM_CONST(7)

#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_SHIFT                    _MK_SHIFT_CONST(8)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_FIELD                    _MK_FIELD_CONST(0xf, NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_SHIFT)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_RANGE                    11:8
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_WOFFSET                  0x0
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_KERNEL_HEIGHT_1                  _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_KERNEL_HEIGHT_2                  _MK_ENUM_CONST(1)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_KERNEL_HEIGHT_3                  _MK_ENUM_CONST(2)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_KERNEL_HEIGHT_4                  _MK_ENUM_CONST(3)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_KERNEL_HEIGHT_5                  _MK_ENUM_CONST(4)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_KERNEL_HEIGHT_6                  _MK_ENUM_CONST(5)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_KERNEL_HEIGHT_7                  _MK_ENUM_CONST(6)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_HEIGHT_KERNEL_HEIGHT_8                  _MK_ENUM_CONST(7)

#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_SHIFT                      _MK_SHIFT_CONST(16)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_FIELD                      _MK_FIELD_CONST(0xf, NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_SHIFT)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_RANGE                      19:16
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_WOFFSET                    0x0
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0xf)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_WIDTH_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_HEIGHT_SHIFT                     _MK_SHIFT_CONST(20)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_HEIGHT_FIELD                     _MK_FIELD_CONST(0xf, NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_HEIGHT_SHIFT)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_HEIGHT_RANGE                     23:20
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_HEIGHT_WOFFSET                   0x0
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_HEIGHT_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_KERNEL_CFG_0_KERNEL_STRIDE_HEIGHT_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0                        _MK_ADDR_CONST(0xd038)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_SECURE                         0x0
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_DUAL                   0x0
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_SCR                    0
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_WORD_COUNT                     0x1
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RESET_MASK                     _MK_MASK_CONST(0x1ffff)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_READ_MASK                      _MK_MASK_CONST(0x1ffff)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_WRITE_MASK                     _MK_MASK_CONST(0x1ffff)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RECIP_KERNEL_WIDTH_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RECIP_KERNEL_WIDTH_FIELD                       _MK_FIELD_CONST(0x1ffff, NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RECIP_KERNEL_WIDTH_SHIFT)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RECIP_KERNEL_WIDTH_RANGE                       16:0
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RECIP_KERNEL_WIDTH_WOFFSET                     0x0
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RECIP_KERNEL_WIDTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RECIP_KERNEL_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0x1ffff)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RECIP_KERNEL_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RECIP_KERNEL_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RECIP_KERNEL_WIDTH_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0_RECIP_KERNEL_WIDTH_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0                       _MK_ADDR_CONST(0xd03c)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_SECURE                        0x0
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_DUAL                  0x0
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_SCR                   0
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RESET_MASK                    _MK_MASK_CONST(0x1ffff)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_READ_MASK                     _MK_MASK_CONST(0x1ffff)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_WRITE_MASK                    _MK_MASK_CONST(0x1ffff)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RECIP_KERNEL_HEIGHT_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RECIP_KERNEL_HEIGHT_FIELD                     _MK_FIELD_CONST(0x1ffff, NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RECIP_KERNEL_HEIGHT_SHIFT)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RECIP_KERNEL_HEIGHT_RANGE                     16:0
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RECIP_KERNEL_HEIGHT_WOFFSET                   0x0
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RECIP_KERNEL_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RECIP_KERNEL_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x1ffff)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RECIP_KERNEL_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RECIP_KERNEL_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RECIP_KERNEL_HEIGHT_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0_RECIP_KERNEL_HEIGHT_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_POOLING_PADDING_CFG_0
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0                       _MK_ADDR_CONST(0xd040)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_SECURE                        0x0
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_DUAL                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_SCR                   0
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x7777)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_READ_MASK                     _MK_MASK_CONST(0x7777)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x7777)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_LEFT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_LEFT_FIELD                        _MK_FIELD_CONST(0x7, NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_LEFT_SHIFT)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_LEFT_RANGE                        2:0
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_LEFT_WOFFSET                      0x0
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_LEFT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_LEFT_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_LEFT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_LEFT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_LEFT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_LEFT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_TOP_SHIFT                 _MK_SHIFT_CONST(4)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_TOP_FIELD                 _MK_FIELD_CONST(0x7, NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_TOP_SHIFT)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_TOP_RANGE                 6:4
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_TOP_WOFFSET                       0x0
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_TOP_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_TOP_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_TOP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_TOP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_TOP_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_TOP_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_RIGHT_SHIFT                       _MK_SHIFT_CONST(8)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_RIGHT_FIELD                       _MK_FIELD_CONST(0x7, NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_RIGHT_SHIFT)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_RIGHT_RANGE                       10:8
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_RIGHT_WOFFSET                     0x0
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_RIGHT_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_RIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_RIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_RIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_RIGHT_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_RIGHT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_BOTTOM_SHIFT                      _MK_SHIFT_CONST(12)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_BOTTOM_FIELD                      _MK_FIELD_CONST(0x7, NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_BOTTOM_SHIFT)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_BOTTOM_RANGE                      14:12
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_BOTTOM_WOFFSET                    0x0
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_BOTTOM_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_BOTTOM_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_BOTTOM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_BOTTOM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_BOTTOM_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_CFG_0_PAD_BOTTOM_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0                       _MK_ADDR_CONST(0xd044)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_SECURE                        0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_DUAL                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_SCR                   0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_READ_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_PAD_VALUE_1X_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_PAD_VALUE_1X_FIELD                    _MK_FIELD_CONST(0x7ffff, NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_PAD_VALUE_1X_SHIFT)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_PAD_VALUE_1X_RANGE                    18:0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_PAD_VALUE_1X_WOFFSET                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_PAD_VALUE_1X_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_PAD_VALUE_1X_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_PAD_VALUE_1X_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_PAD_VALUE_1X_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_PAD_VALUE_1X_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0_PAD_VALUE_1X_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0                       _MK_ADDR_CONST(0xd048)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_SECURE                        0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_DUAL                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_SCR                   0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_READ_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_PAD_VALUE_2X_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_PAD_VALUE_2X_FIELD                    _MK_FIELD_CONST(0x7ffff, NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_PAD_VALUE_2X_SHIFT)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_PAD_VALUE_2X_RANGE                    18:0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_PAD_VALUE_2X_WOFFSET                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_PAD_VALUE_2X_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_PAD_VALUE_2X_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_PAD_VALUE_2X_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_PAD_VALUE_2X_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_PAD_VALUE_2X_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0_PAD_VALUE_2X_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0                       _MK_ADDR_CONST(0xd04c)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_SECURE                        0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_DUAL                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_SCR                   0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_READ_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_PAD_VALUE_3X_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_PAD_VALUE_3X_FIELD                    _MK_FIELD_CONST(0x7ffff, NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_PAD_VALUE_3X_SHIFT)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_PAD_VALUE_3X_RANGE                    18:0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_PAD_VALUE_3X_WOFFSET                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_PAD_VALUE_3X_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_PAD_VALUE_3X_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_PAD_VALUE_3X_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_PAD_VALUE_3X_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_PAD_VALUE_3X_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0_PAD_VALUE_3X_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0                       _MK_ADDR_CONST(0xd050)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_SECURE                        0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_DUAL                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_SCR                   0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_READ_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_PAD_VALUE_4X_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_PAD_VALUE_4X_FIELD                    _MK_FIELD_CONST(0x7ffff, NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_PAD_VALUE_4X_SHIFT)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_PAD_VALUE_4X_RANGE                    18:0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_PAD_VALUE_4X_WOFFSET                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_PAD_VALUE_4X_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_PAD_VALUE_4X_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_PAD_VALUE_4X_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_PAD_VALUE_4X_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_PAD_VALUE_4X_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0_PAD_VALUE_4X_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0                       _MK_ADDR_CONST(0xd054)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_SECURE                        0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_DUAL                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_SCR                   0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_READ_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_PAD_VALUE_5X_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_PAD_VALUE_5X_FIELD                    _MK_FIELD_CONST(0x7ffff, NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_PAD_VALUE_5X_SHIFT)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_PAD_VALUE_5X_RANGE                    18:0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_PAD_VALUE_5X_WOFFSET                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_PAD_VALUE_5X_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_PAD_VALUE_5X_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_PAD_VALUE_5X_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_PAD_VALUE_5X_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_PAD_VALUE_5X_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0_PAD_VALUE_5X_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0                       _MK_ADDR_CONST(0xd058)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_SECURE                        0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_DUAL                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_SCR                   0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_READ_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_PAD_VALUE_6X_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_PAD_VALUE_6X_FIELD                    _MK_FIELD_CONST(0x7ffff, NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_PAD_VALUE_6X_SHIFT)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_PAD_VALUE_6X_RANGE                    18:0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_PAD_VALUE_6X_WOFFSET                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_PAD_VALUE_6X_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_PAD_VALUE_6X_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_PAD_VALUE_6X_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_PAD_VALUE_6X_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_PAD_VALUE_6X_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0_PAD_VALUE_6X_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0                       _MK_ADDR_CONST(0xd05c)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_SECURE                        0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_DUAL                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_SCR                   0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_READ_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_PAD_VALUE_7X_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_PAD_VALUE_7X_FIELD                    _MK_FIELD_CONST(0x7ffff, NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_PAD_VALUE_7X_SHIFT)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_PAD_VALUE_7X_RANGE                    18:0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_PAD_VALUE_7X_WOFFSET                  0x0
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_PAD_VALUE_7X_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_PAD_VALUE_7X_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffff)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_PAD_VALUE_7X_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_PAD_VALUE_7X_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_PAD_VALUE_7X_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0_PAD_VALUE_7X_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0                 _MK_ADDR_CONST(0xd060)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SECURE                  0x0
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_DUAL                    0x0
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SCR                     0
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_WORD_COUNT                      0x1
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_FIELD                 _MK_FIELD_CONST(0x7ffffff, NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SHIFT)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_RANGE                 31:5
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_WOFFSET                       0x0
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffffff)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0                        _MK_ADDR_CONST(0xd064)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SECURE                         0x0
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_DUAL                   0x0
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SCR                    0
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_WORD_COUNT                     0x1
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SHIFT)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_RANGE                       31:0
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_WOFFSET                     0x0
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_SRC_LINE_STRIDE_0
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0                   _MK_ADDR_CONST(0xd068)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SECURE                    0x0
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_DUAL                      0x0
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SCR                       0
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_WORD_COUNT                        0x1
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_READ_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SHIFT                     _MK_SHIFT_CONST(5)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_FIELD                     _MK_FIELD_CONST(0x7ffffff, NVDLA_PDP_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SHIFT)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_RANGE                     31:5
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_WOFFSET                   0x0
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x7ffffff)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_SRC_SURFACE_STRIDE_0
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0                        _MK_ADDR_CONST(0xd06c)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SECURE                         0x0
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_DUAL                   0x0
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SCR                    0
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_WORD_COUNT                     0x1
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_READ_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_FIELD                       _MK_FIELD_CONST(0x7ffffff, NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SHIFT)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_RANGE                       31:5
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_WOFFSET                     0x0
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x7ffffff)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_DST_BASE_ADDR_LOW_0
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0                 _MK_ADDR_CONST(0xd070)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_SECURE                  0x0
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DUAL                    0x0
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_SCR                     0
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_WORD_COUNT                      0x1
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_FIELD                 _MK_FIELD_CONST(0x7ffffff, NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SHIFT)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_RANGE                 31:5
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_WOFFSET                       0x0
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffffff)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0                        _MK_ADDR_CONST(0xd074)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_SECURE                         0x0
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DUAL                   0x0
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_SCR                    0
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_WORD_COUNT                     0x1
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SHIFT)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_RANGE                       31:0
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_WOFFSET                     0x0
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_DST_LINE_STRIDE_0
#define NVDLA_PDP_D_DST_LINE_STRIDE_0                   _MK_ADDR_CONST(0xd078)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_SECURE                    0x0
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_DUAL                      0x0
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_SCR                       0
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_WORD_COUNT                        0x1
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_READ_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SHIFT                     _MK_SHIFT_CONST(5)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_FIELD                     _MK_FIELD_CONST(0x7ffffff, NVDLA_PDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SHIFT)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_RANGE                     31:5
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_WOFFSET                   0x0
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x7ffffff)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_DST_SURFACE_STRIDE_0
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0                        _MK_ADDR_CONST(0xd07c)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_SECURE                         0x0
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DUAL                   0x0
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_SCR                    0
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_WORD_COUNT                     0x1
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_READ_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_FIELD                       _MK_FIELD_CONST(0x7ffffff, NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SHIFT)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_RANGE                       31:5
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_WOFFSET                     0x0
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x7ffffff)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_DST_RAM_CFG_0
#define NVDLA_PDP_D_DST_RAM_CFG_0                       _MK_ADDR_CONST(0xd080)
#define NVDLA_PDP_D_DST_RAM_CFG_0_SECURE                        0x0
#define NVDLA_PDP_D_DST_RAM_CFG_0_DUAL                  0x0
#define NVDLA_PDP_D_DST_RAM_CFG_0_SCR                   0
#define NVDLA_PDP_D_DST_RAM_CFG_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_DST_RAM_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_RAM_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_DST_RAM_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_RAM_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_RAM_CFG_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_DST_RAM_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_SHIFT)
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_RANGE                    0:0
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_WOFFSET                  0x0
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_CV                       _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_DST_RAM_CFG_0_DST_RAM_TYPE_MC                       _MK_ENUM_CONST(1)


// Register NVDLA_PDP_D_DATA_FORMAT_0
#define NVDLA_PDP_D_DATA_FORMAT_0                       _MK_ADDR_CONST(0xd084)
#define NVDLA_PDP_D_DATA_FORMAT_0_SECURE                        0x0
#define NVDLA_PDP_D_DATA_FORMAT_0_DUAL                  0x0
#define NVDLA_PDP_D_DATA_FORMAT_0_SCR                   0
#define NVDLA_PDP_D_DATA_FORMAT_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_DATA_FORMAT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_FORMAT_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define NVDLA_PDP_D_DATA_FORMAT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_FORMAT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_FORMAT_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define NVDLA_PDP_D_DATA_FORMAT_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_FIELD                      _MK_FIELD_CONST(0x3, NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_SHIFT)
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_RANGE                      1:0
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_WOFFSET                    0x0
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_INT8                       _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_INT16                      _MK_ENUM_CONST(1)
#define NVDLA_PDP_D_DATA_FORMAT_0_INPUT_DATA_FP16                       _MK_ENUM_CONST(2)


// Register NVDLA_PDP_D_INF_INPUT_NUM_0
#define NVDLA_PDP_D_INF_INPUT_NUM_0                     _MK_ADDR_CONST(0xd088)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_SECURE                      0x0
#define NVDLA_PDP_D_INF_INPUT_NUM_0_DUAL                        0x0
#define NVDLA_PDP_D_INF_INPUT_NUM_0_SCR                         0
#define NVDLA_PDP_D_INF_INPUT_NUM_0_WORD_COUNT                  0x1
#define NVDLA_PDP_D_INF_INPUT_NUM_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_FIELD                 _MK_FIELD_CONST(0xffffffff, NVDLA_PDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_SHIFT)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_RANGE                 31:0
#define NVDLA_PDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_WOFFSET                       0x0
#define NVDLA_PDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_NAN_INPUT_NUM_0
#define NVDLA_PDP_D_NAN_INPUT_NUM_0                     _MK_ADDR_CONST(0xd08c)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_SECURE                      0x0
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_DUAL                        0x0
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_SCR                         0
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_WORD_COUNT                  0x1
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_FIELD                 _MK_FIELD_CONST(0xffffffff, NVDLA_PDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_SHIFT)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_RANGE                 31:0
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_WOFFSET                       0x0
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_NAN_OUTPUT_NUM_0
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0                    _MK_ADDR_CONST(0xd090)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_SECURE                     0x0
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_DUAL                       0x0
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_SCR                        0
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_WORD_COUNT                         0x1
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_PDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_SHIFT)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_RANGE                       31:0
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_WOFFSET                     0x0
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_PERF_ENABLE_0
#define NVDLA_PDP_D_PERF_ENABLE_0                       _MK_ADDR_CONST(0xd094)
#define NVDLA_PDP_D_PERF_ENABLE_0_SECURE                        0x0
#define NVDLA_PDP_D_PERF_ENABLE_0_DUAL                  0x0
#define NVDLA_PDP_D_PERF_ENABLE_0_SCR                   0
#define NVDLA_PDP_D_PERF_ENABLE_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_PERF_ENABLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_ENABLE_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_PERF_ENABLE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_ENABLE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_ENABLE_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_PERF_ENABLE_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_SHIFT)
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_RANGE                  0:0
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_WOFFSET                        0x0
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_INIT_ENUM                      DISABLE
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_DISABLE                        _MK_ENUM_CONST(0)
#define NVDLA_PDP_D_PERF_ENABLE_0_DMA_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register NVDLA_PDP_D_PERF_WRITE_STALL_0
#define NVDLA_PDP_D_PERF_WRITE_STALL_0                  _MK_ADDR_CONST(0xd098)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_SECURE                   0x0
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_DUAL                     0x0
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_SCR                      0
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_WORD_COUNT                       0x1
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_FIELD                   _MK_FIELD_CONST(0xffffffff, NVDLA_PDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_SHIFT)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_RANGE                   31:0
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_WOFFSET                 0x0
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_PDP_D_CYA_0
#define NVDLA_PDP_D_CYA_0                       _MK_ADDR_CONST(0xd09c)
#define NVDLA_PDP_D_CYA_0_SECURE                        0x0
#define NVDLA_PDP_D_CYA_0_DUAL                  0x0
#define NVDLA_PDP_D_CYA_0_SCR                   0
#define NVDLA_PDP_D_CYA_0_WORD_COUNT                    0x1
#define NVDLA_PDP_D_CYA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_CYA_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_CYA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_CYA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_CYA_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_CYA_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_CYA_0_CYA_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_PDP_D_CYA_0_CYA_FIELD                     _MK_FIELD_CONST(0xffffffff, NVDLA_PDP_D_CYA_0_CYA_SHIFT)
#define NVDLA_PDP_D_CYA_0_CYA_RANGE                     31:0
#define NVDLA_PDP_D_CYA_0_CYA_WOFFSET                   0x0
#define NVDLA_PDP_D_CYA_0_CYA_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_CYA_0_CYA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_PDP_D_CYA_0_CYA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_CYA_0_CYA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_CYA_0_CYA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_PDP_D_CYA_0_CYA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_RDMA_S_STATUS_0
#define NVDLA_CDP_RDMA_S_STATUS_0                       _MK_ADDR_CONST(0xe000)
#define NVDLA_CDP_RDMA_S_STATUS_0_SECURE                        0x0
#define NVDLA_CDP_RDMA_S_STATUS_0_DUAL                  0x0
#define NVDLA_CDP_RDMA_S_STATUS_0_SCR                   0
#define NVDLA_CDP_RDMA_S_STATUS_0_WORD_COUNT                    0x1
#define NVDLA_CDP_RDMA_S_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x30003)
#define NVDLA_CDP_RDMA_S_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x30003)
#define NVDLA_CDP_RDMA_S_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_FIELD                        _MK_FIELD_CONST(0x3, NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_RANGE                        1:0
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_WOFFSET                      0x0
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_INIT_ENUM                    IDLE
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_IDLE                 _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_RUNNING                      _MK_ENUM_CONST(1)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_0_PENDING                      _MK_ENUM_CONST(2)

#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_FIELD                        _MK_FIELD_CONST(0x3, NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_RANGE                        17:16
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_WOFFSET                      0x0
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_INIT_ENUM                    IDLE
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_IDLE                 _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_RUNNING                      _MK_ENUM_CONST(1)
#define NVDLA_CDP_RDMA_S_STATUS_0_STATUS_1_PENDING                      _MK_ENUM_CONST(2)


// Register NVDLA_CDP_RDMA_S_POINTER_0
#define NVDLA_CDP_RDMA_S_POINTER_0                      _MK_ADDR_CONST(0xe004)
#define NVDLA_CDP_RDMA_S_POINTER_0_SECURE                       0x0
#define NVDLA_CDP_RDMA_S_POINTER_0_DUAL                         0x0
#define NVDLA_CDP_RDMA_S_POINTER_0_SCR                  0
#define NVDLA_CDP_RDMA_S_POINTER_0_WORD_COUNT                   0x1
#define NVDLA_CDP_RDMA_S_POINTER_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_POINTER_0_RESET_MASK                   _MK_MASK_CONST(0x10001)
#define NVDLA_CDP_RDMA_S_POINTER_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_POINTER_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_POINTER_0_READ_MASK                    _MK_MASK_CONST(0x10001)
#define NVDLA_CDP_RDMA_S_POINTER_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_RANGE                       0:0
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_WOFFSET                     0x0
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_INIT_ENUM                   GROUP_0
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_GROUP_0                     _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_S_POINTER_0_PRODUCER_GROUP_1                     _MK_ENUM_CONST(1)

#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_SHIFT                       _MK_SHIFT_CONST(16)
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_RANGE                       16:16
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_WOFFSET                     0x0
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_INIT_ENUM                   GROUP_0
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_GROUP_0                     _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_S_POINTER_0_CONSUMER_GROUP_1                     _MK_ENUM_CONST(1)


// Register NVDLA_CDP_RDMA_D_OP_ENABLE_0
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0                    _MK_ADDR_CONST(0xe008)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_SECURE                     0x0
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_DUAL                       0x0
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_SCR                        0
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_WORD_COUNT                         0x1
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_FIELD                        _MK_FIELD_CONST(0x1, NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_RANGE                        0:0
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_WOFFSET                      0x0
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_INIT_ENUM                    DISABLE
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_DISABLE                      _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_OP_ENABLE_0_OP_EN_ENABLE                       _MK_ENUM_CONST(1)


// Register NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0                      _MK_ADDR_CONST(0xe00c)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_SECURE                       0x0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_DUAL                         0x0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_SCR                  0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WORD_COUNT                   0x1
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_RESET_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_READ_MASK                    _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WRITE_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_FIELD                  _MK_FIELD_CONST(0x1fff, NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_SHIFT)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_RANGE                  12:0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_WOFFSET                        0x0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0_WIDTH_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0                     _MK_ADDR_CONST(0xe010)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_SECURE                      0x0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_DUAL                        0x0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_SCR                         0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_WORD_COUNT                  0x1
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_RESET_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_READ_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_SHIFT)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_RANGE                        12:0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_WOFFSET                      0x0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0_HEIGHT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0                    _MK_ADDR_CONST(0xe014)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_SECURE                     0x0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_DUAL                       0x0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_SCR                        0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_WORD_COUNT                         0x1
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_RESET_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_READ_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_FIELD                      _MK_FIELD_CONST(0x1fff, NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_SHIFT)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_RANGE                      12:0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_WOFFSET                    0x0
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0_CHANNEL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0                    _MK_ADDR_CONST(0xe018)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SECURE                     0x0
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_DUAL                       0x0
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SCR                        0
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_WORD_COUNT                         0x1
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_RESET_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_READ_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SHIFT                    _MK_SHIFT_CONST(5)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_FIELD                    _MK_FIELD_CONST(0x7ffffff, NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SHIFT)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_RANGE                    31:5
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_WOFFSET                  0x0
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_DEFAULT_MASK                     _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0_SRC_BASE_ADDR_LOW_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0                   _MK_ADDR_CONST(0xe01c)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SECURE                    0x0
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_DUAL                      0x0
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SCR                       0
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_WORD_COUNT                        0x1
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_FIELD                  _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SHIFT)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_RANGE                  31:0
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_WOFFSET                        0x0
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0_SRC_BASE_ADDR_HIGH_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0                      _MK_ADDR_CONST(0xe020)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SECURE                       0x0
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_DUAL                         0x0
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SCR                  0
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_WORD_COUNT                   0x1
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_READ_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SHIFT                        _MK_SHIFT_CONST(5)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_FIELD                        _MK_FIELD_CONST(0x7ffffff, NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SHIFT)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_RANGE                        31:5
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_WOFFSET                      0x0
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0_SRC_LINE_STRIDE_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0                   _MK_ADDR_CONST(0xe024)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SECURE                    0x0
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_DUAL                      0x0
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SCR                       0
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_WORD_COUNT                        0x1
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_READ_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_FIELD                  _MK_FIELD_CONST(0x7ffffff, NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SHIFT)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_RANGE                  31:5
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_WOFFSET                        0x0
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0_SRC_SURFACE_STRIDE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0                  _MK_ADDR_CONST(0xe028)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SECURE                   0x0
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_DUAL                     0x0
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SCR                      0
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_WORD_COUNT                       0x1
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_SHIFT)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_RANGE                       0:0
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_WOFFSET                     0x0
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_CV                  _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0_SRC_RAM_TYPE_MC                  _MK_ENUM_CONST(1)


// Register NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0                   _MK_ADDR_CONST(0xe02c)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SECURE                    0x0
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_DUAL                      0x0
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SCR                       0
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_WORD_COUNT                        0x1
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_SHIFT)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_RANGE                  0:0
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_WOFFSET                        0x0
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_DISABLE                        _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0_SRC_COMPRESSION_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register NVDLA_CDP_RDMA_D_OPERATION_MODE_0
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0                       _MK_ADDR_CONST(0xe030)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_SECURE                        0x0
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_DUAL                  0x0
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_SCR                   0
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_WORD_COUNT                    0x1
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_FIELD                  _MK_FIELD_CONST(0x3, NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_SHIFT)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_RANGE                  1:0
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_WOFFSET                        0x0
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_READPHILE                      _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_WRITEPHILE                     _MK_ENUM_CONST(1)
#define NVDLA_CDP_RDMA_D_OPERATION_MODE_0_OPERATION_MODE_ORDINARY                       _MK_ENUM_CONST(2)


// Register NVDLA_CDP_RDMA_D_DATA_FORMAT_0
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0                  _MK_ADDR_CONST(0xe034)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_SECURE                   0x0
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_DUAL                     0x0
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_SCR                      0
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_WORD_COUNT                       0x1
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_FIELD                 _MK_FIELD_CONST(0x3, NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_SHIFT)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_RANGE                 1:0
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_WOFFSET                       0x0
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_INT8                  _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_INT16                 _MK_ENUM_CONST(1)
#define NVDLA_CDP_RDMA_D_DATA_FORMAT_0_INPUT_DATA_FP16                  _MK_ENUM_CONST(2)


// Register NVDLA_CDP_RDMA_D_PERF_ENABLE_0
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0                  _MK_ADDR_CONST(0xe038)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_SECURE                   0x0
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DUAL                     0x0
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_SCR                      0
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_WORD_COUNT                       0x1
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_SHIFT)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_RANGE                     0:0
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_WOFFSET                   0x0
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_INIT_ENUM                 DISABLE
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_CDP_RDMA_D_PERF_ENABLE_0_DMA_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_CDP_RDMA_D_PERF_READ_STALL_0
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0                      _MK_ADDR_CONST(0xe03c)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_SECURE                       0x0
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_DUAL                         0x0
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_SCR                  0
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_WORD_COUNT                   0x1
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_SHIFT)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_RANGE                        31:0
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_WOFFSET                      0x0
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_PERF_READ_STALL_0_PERF_READ_STALL_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_RDMA_D_CYA_0
#define NVDLA_CDP_RDMA_D_CYA_0                  _MK_ADDR_CONST(0xe040)
#define NVDLA_CDP_RDMA_D_CYA_0_SECURE                   0x0
#define NVDLA_CDP_RDMA_D_CYA_0_DUAL                     0x0
#define NVDLA_CDP_RDMA_D_CYA_0_SCR                      0
#define NVDLA_CDP_RDMA_D_CYA_0_WORD_COUNT                       0x1
#define NVDLA_CDP_RDMA_D_CYA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_CYA_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_RDMA_D_CYA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_CYA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_CYA_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_RDMA_D_CYA_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_RDMA_D_CYA_0_CYA_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDP_RDMA_D_CYA_0_CYA_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_RDMA_D_CYA_0_CYA_SHIFT)
#define NVDLA_CDP_RDMA_D_CYA_0_CYA_RANGE                        31:0
#define NVDLA_CDP_RDMA_D_CYA_0_CYA_WOFFSET                      0x0
#define NVDLA_CDP_RDMA_D_CYA_0_CYA_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_CYA_0_CYA_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_RDMA_D_CYA_0_CYA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_CYA_0_CYA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_CYA_0_CYA_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_RDMA_D_CYA_0_CYA_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_STATUS_0
#define NVDLA_CDP_S_STATUS_0                    _MK_ADDR_CONST(0xf000)
#define NVDLA_CDP_S_STATUS_0_SECURE                     0x0
#define NVDLA_CDP_S_STATUS_0_DUAL                       0x0
#define NVDLA_CDP_S_STATUS_0_SCR                        0
#define NVDLA_CDP_S_STATUS_0_WORD_COUNT                         0x1
#define NVDLA_CDP_S_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define NVDLA_CDP_S_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define NVDLA_CDP_S_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_STATUS_0_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_STATUS_0_STATUS_0_FIELD                     _MK_FIELD_CONST(0x3, NVDLA_CDP_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_CDP_S_STATUS_0_STATUS_0_RANGE                     1:0
#define NVDLA_CDP_S_STATUS_0_STATUS_0_WOFFSET                   0x0
#define NVDLA_CDP_S_STATUS_0_STATUS_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_STATUS_0_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_CDP_S_STATUS_0_STATUS_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_STATUS_0_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_STATUS_0_STATUS_0_INIT_ENUM                 IDLE
#define NVDLA_CDP_S_STATUS_0_STATUS_0_IDLE                      _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_STATUS_0_STATUS_0_RUNNING                   _MK_ENUM_CONST(1)
#define NVDLA_CDP_S_STATUS_0_STATUS_0_PENDING                   _MK_ENUM_CONST(2)

#define NVDLA_CDP_S_STATUS_0_STATUS_1_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_CDP_S_STATUS_0_STATUS_1_FIELD                     _MK_FIELD_CONST(0x3, NVDLA_CDP_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_CDP_S_STATUS_0_STATUS_1_RANGE                     17:16
#define NVDLA_CDP_S_STATUS_0_STATUS_1_WOFFSET                   0x0
#define NVDLA_CDP_S_STATUS_0_STATUS_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_STATUS_1_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_CDP_S_STATUS_0_STATUS_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_STATUS_1_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_STATUS_0_STATUS_1_INIT_ENUM                 IDLE
#define NVDLA_CDP_S_STATUS_0_STATUS_1_IDLE                      _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_STATUS_0_STATUS_1_RUNNING                   _MK_ENUM_CONST(1)
#define NVDLA_CDP_S_STATUS_0_STATUS_1_PENDING                   _MK_ENUM_CONST(2)


// Register NVDLA_CDP_S_POINTER_0
#define NVDLA_CDP_S_POINTER_0                   _MK_ADDR_CONST(0xf004)
#define NVDLA_CDP_S_POINTER_0_SECURE                    0x0
#define NVDLA_CDP_S_POINTER_0_DUAL                      0x0
#define NVDLA_CDP_S_POINTER_0_SCR                       0
#define NVDLA_CDP_S_POINTER_0_WORD_COUNT                        0x1
#define NVDLA_CDP_S_POINTER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_POINTER_0_RESET_MASK                        _MK_MASK_CONST(0x10001)
#define NVDLA_CDP_S_POINTER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_POINTER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_POINTER_0_READ_MASK                         _MK_MASK_CONST(0x10001)
#define NVDLA_CDP_S_POINTER_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_POINTER_0_PRODUCER_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_POINTER_0_PRODUCER_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CDP_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_CDP_S_POINTER_0_PRODUCER_RANGE                    0:0
#define NVDLA_CDP_S_POINTER_0_PRODUCER_WOFFSET                  0x0
#define NVDLA_CDP_S_POINTER_0_PRODUCER_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_POINTER_0_PRODUCER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_POINTER_0_PRODUCER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_POINTER_0_PRODUCER_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_POINTER_0_PRODUCER_INIT_ENUM                        GROUP_0
#define NVDLA_CDP_S_POINTER_0_PRODUCER_GROUP_0                  _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_POINTER_0_PRODUCER_GROUP_1                  _MK_ENUM_CONST(1)

#define NVDLA_CDP_S_POINTER_0_CONSUMER_SHIFT                    _MK_SHIFT_CONST(16)
#define NVDLA_CDP_S_POINTER_0_CONSUMER_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CDP_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_CDP_S_POINTER_0_CONSUMER_RANGE                    16:16
#define NVDLA_CDP_S_POINTER_0_CONSUMER_WOFFSET                  0x0
#define NVDLA_CDP_S_POINTER_0_CONSUMER_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_POINTER_0_CONSUMER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_POINTER_0_CONSUMER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_POINTER_0_CONSUMER_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_POINTER_0_CONSUMER_INIT_ENUM                        GROUP_0
#define NVDLA_CDP_S_POINTER_0_CONSUMER_GROUP_0                  _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_POINTER_0_CONSUMER_GROUP_1                  _MK_ENUM_CONST(1)


// Register NVDLA_CDP_S_LUT_ACCESS_CFG_0
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0                    _MK_ADDR_CONST(0xf008)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_SECURE                     0x0
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_DUAL                       0x0
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_SCR                        0
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_WORD_COUNT                         0x1
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_RESET_MASK                         _MK_MASK_CONST(0x303ff)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_READ_MASK                  _MK_MASK_CONST(0x303ff)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_WRITE_MASK                         _MK_MASK_CONST(0x303ff)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_FIELD                     _MK_FIELD_CONST(0x3ff, NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_SHIFT)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_RANGE                     9:0
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_WOFFSET                   0x0
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ADDR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_SHIFT)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_RANGE                 16:16
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_LE                    _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_TABLE_ID_LO                    _MK_ENUM_CONST(1)

#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_SHIFT                      _MK_SHIFT_CONST(17)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_SHIFT)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_RANGE                      17:17
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_WOFFSET                    0x0
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_READ                       _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_ACCESS_CFG_0_LUT_ACCESS_TYPE_WRITE                      _MK_ENUM_CONST(1)


// Register NVDLA_CDP_S_LUT_ACCESS_DATA_0
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0                   _MK_ADDR_CONST(0xf00c)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_SECURE                    0x0
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_DUAL                      0x0
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_SCR                       0
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_WORD_COUNT                        0x1
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_LUT_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_LUT_DATA_FIELD                    _MK_FIELD_CONST(0xffff, NVDLA_CDP_S_LUT_ACCESS_DATA_0_LUT_DATA_SHIFT)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_LUT_DATA_RANGE                    15:0
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_LUT_DATA_WOFFSET                  0x0
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_LUT_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_LUT_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_LUT_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_LUT_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_LUT_DATA_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_ACCESS_DATA_0_LUT_DATA_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_CFG_0
#define NVDLA_CDP_S_LUT_CFG_0                   _MK_ADDR_CONST(0xf010)
#define NVDLA_CDP_S_LUT_CFG_0_SECURE                    0x0
#define NVDLA_CDP_S_LUT_CFG_0_DUAL                      0x0
#define NVDLA_CDP_S_LUT_CFG_0_SCR                       0
#define NVDLA_CDP_S_LUT_CFG_0_WORD_COUNT                        0x1
#define NVDLA_CDP_S_LUT_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x71)
#define NVDLA_CDP_S_LUT_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_READ_MASK                         _MK_MASK_CONST(0x71)
#define NVDLA_CDP_S_LUT_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x71)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_SHIFT)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_RANGE                     0:0
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_WOFFSET                   0x0
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_EXPONENT                  _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_LE_FUNCTION_LINEAR                    _MK_ENUM_CONST(1)

#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_SHIFT                  _MK_SHIFT_CONST(4)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_SHIFT)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_RANGE                  4:4
#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_WOFFSET                        0x0
#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_LE                     _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_UFLOW_PRIORITY_LO                     _MK_ENUM_CONST(1)

#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_SHIFT                  _MK_SHIFT_CONST(5)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_SHIFT)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_RANGE                  5:5
#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_WOFFSET                        0x0
#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_LE                     _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_OFLOW_PRIORITY_LO                     _MK_ENUM_CONST(1)

#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_SHIFT                 _MK_SHIFT_CONST(6)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_SHIFT)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_RANGE                 6:6
#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_LE                    _MK_ENUM_CONST(0)
#define NVDLA_CDP_S_LUT_CFG_0_LUT_HYBRID_PRIORITY_LO                    _MK_ENUM_CONST(1)


// Register NVDLA_CDP_S_LUT_INFO_0
#define NVDLA_CDP_S_LUT_INFO_0                  _MK_ADDR_CONST(0xf014)
#define NVDLA_CDP_S_LUT_INFO_0_SECURE                   0x0
#define NVDLA_CDP_S_LUT_INFO_0_DUAL                     0x0
#define NVDLA_CDP_S_LUT_INFO_0_SCR                      0
#define NVDLA_CDP_S_LUT_INFO_0_WORD_COUNT                       0x1
#define NVDLA_CDP_S_LUT_INFO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define NVDLA_CDP_S_LUT_INFO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define NVDLA_CDP_S_LUT_INFO_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_SHIFT)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_RANGE                        7:0
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_WOFFSET                      0x0
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_OFFSET_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_SHIFT                        _MK_SHIFT_CONST(8)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_SHIFT)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_RANGE                        15:8
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_WOFFSET                      0x0
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LE_INDEX_SELECT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define NVDLA_CDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_SHIFT                        _MK_SHIFT_CONST(16)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_FIELD                        _MK_FIELD_CONST(0xff, NVDLA_CDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_SHIFT)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_RANGE                        23:16
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_WOFFSET                      0x0
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_INFO_0_LUT_LO_INDEX_SELECT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LE_START_LOW_0
#define NVDLA_CDP_S_LUT_LE_START_LOW_0                  _MK_ADDR_CONST(0xf018)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_SECURE                   0x0
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_DUAL                     0x0
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_SCR                      0
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_WORD_COUNT                       0x1
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_LUT_LE_START_LOW_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_LUT_LE_START_LOW_FIELD                   _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_S_LUT_LE_START_LOW_0_LUT_LE_START_LOW_SHIFT)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_LUT_LE_START_LOW_RANGE                   31:0
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_LUT_LE_START_LOW_WOFFSET                 0x0
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_LUT_LE_START_LOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_LUT_LE_START_LOW_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_LUT_LE_START_LOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_LUT_LE_START_LOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_LUT_LE_START_LOW_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_LOW_0_LUT_LE_START_LOW_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LE_START_HIGH_0
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0                 _MK_ADDR_CONST(0xf01c)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_SECURE                  0x0
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_DUAL                    0x0
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_SCR                     0
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_WORD_COUNT                      0x1
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_LUT_LE_START_HIGH_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_LUT_LE_START_HIGH_FIELD                 _MK_FIELD_CONST(0x3f, NVDLA_CDP_S_LUT_LE_START_HIGH_0_LUT_LE_START_HIGH_SHIFT)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_LUT_LE_START_HIGH_RANGE                 5:0
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_LUT_LE_START_HIGH_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_LUT_LE_START_HIGH_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_LUT_LE_START_HIGH_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_LUT_LE_START_HIGH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_LUT_LE_START_HIGH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_LUT_LE_START_HIGH_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_START_HIGH_0_LUT_LE_START_HIGH_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LE_END_LOW_0
#define NVDLA_CDP_S_LUT_LE_END_LOW_0                    _MK_ADDR_CONST(0xf020)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_SECURE                     0x0
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_DUAL                       0x0
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_SCR                        0
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_WORD_COUNT                         0x1
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_LUT_LE_END_LOW_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_LUT_LE_END_LOW_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_S_LUT_LE_END_LOW_0_LUT_LE_END_LOW_SHIFT)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_LUT_LE_END_LOW_RANGE                       31:0
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_LUT_LE_END_LOW_WOFFSET                     0x0
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_LUT_LE_END_LOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_LUT_LE_END_LOW_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_LUT_LE_END_LOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_LUT_LE_END_LOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_LUT_LE_END_LOW_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_LOW_0_LUT_LE_END_LOW_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LE_END_HIGH_0
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0                   _MK_ADDR_CONST(0xf024)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_SECURE                    0x0
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_DUAL                      0x0
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_SCR                       0
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_WORD_COUNT                        0x1
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_LUT_LE_END_HIGH_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_LUT_LE_END_HIGH_FIELD                     _MK_FIELD_CONST(0x3f, NVDLA_CDP_S_LUT_LE_END_HIGH_0_LUT_LE_END_HIGH_SHIFT)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_LUT_LE_END_HIGH_RANGE                     5:0
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_LUT_LE_END_HIGH_WOFFSET                   0x0
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_LUT_LE_END_HIGH_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_LUT_LE_END_HIGH_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_LUT_LE_END_HIGH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_LUT_LE_END_HIGH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_LUT_LE_END_HIGH_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_END_HIGH_0_LUT_LE_END_HIGH_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LO_START_LOW_0
#define NVDLA_CDP_S_LUT_LO_START_LOW_0                  _MK_ADDR_CONST(0xf028)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_SECURE                   0x0
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_DUAL                     0x0
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_SCR                      0
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_WORD_COUNT                       0x1
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_LUT_LO_START_LOW_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_LUT_LO_START_LOW_FIELD                   _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_S_LUT_LO_START_LOW_0_LUT_LO_START_LOW_SHIFT)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_LUT_LO_START_LOW_RANGE                   31:0
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_LUT_LO_START_LOW_WOFFSET                 0x0
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_LUT_LO_START_LOW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_LUT_LO_START_LOW_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_LUT_LO_START_LOW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_LUT_LO_START_LOW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_LUT_LO_START_LOW_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_LOW_0_LUT_LO_START_LOW_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LO_START_HIGH_0
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0                 _MK_ADDR_CONST(0xf02c)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_SECURE                  0x0
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_DUAL                    0x0
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_SCR                     0
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_WORD_COUNT                      0x1
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_LUT_LO_START_HIGH_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_LUT_LO_START_HIGH_FIELD                 _MK_FIELD_CONST(0x3f, NVDLA_CDP_S_LUT_LO_START_HIGH_0_LUT_LO_START_HIGH_SHIFT)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_LUT_LO_START_HIGH_RANGE                 5:0
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_LUT_LO_START_HIGH_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_LUT_LO_START_HIGH_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_LUT_LO_START_HIGH_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_LUT_LO_START_HIGH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_LUT_LO_START_HIGH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_LUT_LO_START_HIGH_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_START_HIGH_0_LUT_LO_START_HIGH_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LO_END_LOW_0
#define NVDLA_CDP_S_LUT_LO_END_LOW_0                    _MK_ADDR_CONST(0xf030)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_SECURE                     0x0
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_DUAL                       0x0
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_SCR                        0
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_WORD_COUNT                         0x1
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_LUT_LO_END_LOW_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_LUT_LO_END_LOW_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_S_LUT_LO_END_LOW_0_LUT_LO_END_LOW_SHIFT)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_LUT_LO_END_LOW_RANGE                       31:0
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_LUT_LO_END_LOW_WOFFSET                     0x0
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_LUT_LO_END_LOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_LUT_LO_END_LOW_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_LUT_LO_END_LOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_LUT_LO_END_LOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_LUT_LO_END_LOW_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_LOW_0_LUT_LO_END_LOW_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LO_END_HIGH_0
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0                   _MK_ADDR_CONST(0xf034)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_SECURE                    0x0
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_DUAL                      0x0
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_SCR                       0
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_WORD_COUNT                        0x1
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_LUT_LO_END_HIGH_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_LUT_LO_END_HIGH_FIELD                     _MK_FIELD_CONST(0x3f, NVDLA_CDP_S_LUT_LO_END_HIGH_0_LUT_LO_END_HIGH_SHIFT)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_LUT_LO_END_HIGH_RANGE                     5:0
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_LUT_LO_END_HIGH_WOFFSET                   0x0
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_LUT_LO_END_HIGH_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_LUT_LO_END_HIGH_DEFAULT_MASK                      _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_LUT_LO_END_HIGH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_LUT_LO_END_HIGH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_LUT_LO_END_HIGH_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_END_HIGH_0_LUT_LO_END_HIGH_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0                        _MK_ADDR_CONST(0xf038)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_SECURE                         0x0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_DUAL                   0x0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_SCR                    0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_WORD_COUNT                     0x1
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_FIELD                 _MK_FIELD_CONST(0xffff, NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_SHIFT)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_RANGE                 15:0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_UFLOW_SCALE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_FIELD                 _MK_FIELD_CONST(0xffff, NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_SHIFT)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_RANGE                 31:16
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0_LUT_LE_SLOPE_OFLOW_SCALE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0                        _MK_ADDR_CONST(0xf03c)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_SECURE                         0x0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_DUAL                   0x0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_SCR                    0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_WORD_COUNT                     0x1
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_RESET_MASK                     _MK_MASK_CONST(0x3ff)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_READ_MASK                      _MK_MASK_CONST(0x3ff)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_SHIFT)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_RANGE                 4:0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_UFLOW_SHIFT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_SHIFT)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_RANGE                 9:5
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0_LUT_LE_SLOPE_OFLOW_SHIFT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0                        _MK_ADDR_CONST(0xf040)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_SECURE                         0x0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_DUAL                   0x0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_SCR                    0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_WORD_COUNT                     0x1
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_FIELD                 _MK_FIELD_CONST(0xffff, NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_SHIFT)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_RANGE                 15:0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_UFLOW_SCALE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_FIELD                 _MK_FIELD_CONST(0xffff, NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_SHIFT)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_RANGE                 31:16
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0_LUT_LO_SLOPE_OFLOW_SCALE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0                        _MK_ADDR_CONST(0xf044)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_SECURE                         0x0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_DUAL                   0x0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_SCR                    0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_WORD_COUNT                     0x1
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_RESET_MASK                     _MK_MASK_CONST(0x3ff)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_READ_MASK                      _MK_MASK_CONST(0x3ff)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_SHIFT)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_RANGE                 4:0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_UFLOW_SHIFT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_SHIFT)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_RANGE                 9:5
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_WOFFSET                       0x0
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0_LUT_LO_SLOPE_OFLOW_SHIFT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_OP_ENABLE_0
#define NVDLA_CDP_D_OP_ENABLE_0                 _MK_ADDR_CONST(0xf048)
#define NVDLA_CDP_D_OP_ENABLE_0_SECURE                  0x0
#define NVDLA_CDP_D_OP_ENABLE_0_DUAL                    0x0
#define NVDLA_CDP_D_OP_ENABLE_0_SCR                     0
#define NVDLA_CDP_D_OP_ENABLE_0_WORD_COUNT                      0x1
#define NVDLA_CDP_D_OP_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OP_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_OP_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OP_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OP_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_OP_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_CDP_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_RANGE                     0:0
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_WOFFSET                   0x0
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_INIT_ENUM                 DISABLE
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_OP_ENABLE_0_OP_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_FUNC_BYPASS_0
#define NVDLA_CDP_D_FUNC_BYPASS_0                       _MK_ADDR_CONST(0xf04c)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SECURE                        0x0
#define NVDLA_CDP_D_FUNC_BYPASS_0_DUAL                  0x0
#define NVDLA_CDP_D_FUNC_BYPASS_0_SCR                   0
#define NVDLA_CDP_D_FUNC_BYPASS_0_WORD_COUNT                    0x1
#define NVDLA_CDP_D_FUNC_BYPASS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_FUNC_BYPASS_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_SHIFT)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_RANGE                    0:0
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_WOFFSET                  0x0
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_INIT_ENUM                        DISABLE
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_DISABLE                  _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_SQSUM_BYPASS_ENABLE                   _MK_ENUM_CONST(1)

#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_SHIFT                      _MK_SHIFT_CONST(1)
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_FIELD                      _MK_FIELD_CONST(0x1, NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_SHIFT)
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_RANGE                      1:1
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_WOFFSET                    0x0
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_INIT_ENUM                  DISABLE
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_DISABLE                    _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_FUNC_BYPASS_0_MUL_BYPASS_ENABLE                     _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_DST_BASE_ADDR_LOW_0
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0                 _MK_ADDR_CONST(0xf050)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_SECURE                  0x0
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DUAL                    0x0
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_SCR                     0
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_WORD_COUNT                      0x1
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_RESET_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_FIELD                 _MK_FIELD_CONST(0x7ffffff, NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SHIFT)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_RANGE                 31:5
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_WOFFSET                       0x0
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_LOW_0_DST_BASE_ADDR_LOW_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0                        _MK_ADDR_CONST(0xf054)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_SECURE                         0x0
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DUAL                   0x0
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_SCR                    0
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_WORD_COUNT                     0x1
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SHIFT)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_RANGE                       31:0
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_WOFFSET                     0x0
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0_DST_BASE_ADDR_HIGH_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_DST_LINE_STRIDE_0
#define NVDLA_CDP_D_DST_LINE_STRIDE_0                   _MK_ADDR_CONST(0xf058)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_SECURE                    0x0
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_DUAL                      0x0
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_SCR                       0
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_WORD_COUNT                        0x1
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_RESET_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_READ_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SHIFT                     _MK_SHIFT_CONST(5)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_FIELD                     _MK_FIELD_CONST(0x7ffffff, NVDLA_CDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SHIFT)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_RANGE                     31:5
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_WOFFSET                   0x0
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_LINE_STRIDE_0_DST_LINE_STRIDE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_DST_SURFACE_STRIDE_0
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0                        _MK_ADDR_CONST(0xf05c)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_SECURE                         0x0
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DUAL                   0x0
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_SCR                    0
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_WORD_COUNT                     0x1
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_READ_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_FIELD                       _MK_FIELD_CONST(0x7ffffff, NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SHIFT)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_RANGE                       31:5
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_WOFFSET                     0x0
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x7ffffff)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_SURFACE_STRIDE_0_DST_SURFACE_STRIDE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_DST_DMA_CFG_0
#define NVDLA_CDP_D_DST_DMA_CFG_0                       _MK_ADDR_CONST(0xf060)
#define NVDLA_CDP_D_DST_DMA_CFG_0_SECURE                        0x0
#define NVDLA_CDP_D_DST_DMA_CFG_0_DUAL                  0x0
#define NVDLA_CDP_D_DST_DMA_CFG_0_SCR                   0
#define NVDLA_CDP_D_DST_DMA_CFG_0_WORD_COUNT                    0x1
#define NVDLA_CDP_D_DST_DMA_CFG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_DMA_CFG_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DST_DMA_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_DMA_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_DMA_CFG_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DST_DMA_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_SHIFT)
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_RANGE                    0:0
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_WOFFSET                  0x0
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_CV                       _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_DST_DMA_CFG_0_DST_RAM_TYPE_MC                       _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_DST_COMPRESSION_EN_0
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0                        _MK_ADDR_CONST(0xf064)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_SECURE                         0x0
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DUAL                   0x0
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_SCR                    0
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_WORD_COUNT                     0x1
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_SHIFT)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_RANGE                       0:0
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_WOFFSET                     0x0
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_DST_COMPRESSION_EN_0_DST_COMPRESSION_EN_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_DATA_FORMAT_0
#define NVDLA_CDP_D_DATA_FORMAT_0                       _MK_ADDR_CONST(0xf068)
#define NVDLA_CDP_D_DATA_FORMAT_0_SECURE                        0x0
#define NVDLA_CDP_D_DATA_FORMAT_0_DUAL                  0x0
#define NVDLA_CDP_D_DATA_FORMAT_0_SCR                   0
#define NVDLA_CDP_D_DATA_FORMAT_0_WORD_COUNT                    0x1
#define NVDLA_CDP_D_DATA_FORMAT_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DATA_FORMAT_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_DATA_FORMAT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATA_FORMAT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATA_FORMAT_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_DATA_FORMAT_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_FIELD                 _MK_FIELD_CONST(0x3, NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_SHIFT)
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_RANGE                 1:0
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_WOFFSET                       0x0
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_DEFAULT                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_INT8                  _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_INT16                 _MK_ENUM_CONST(1)
#define NVDLA_CDP_D_DATA_FORMAT_0_INPUT_DATA_TYPE_FP16                  _MK_ENUM_CONST(2)


// Register NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0                 _MK_ADDR_CONST(0xf06c)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_SECURE                  0x0
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_DUAL                    0x0
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_SCR                     0
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_WORD_COUNT                      0x1
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SHIFT)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_RANGE                       0:0
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_WOFFSET                     0x0
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_INIT_ENUM                   DISABLE
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_DISABLE                     _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0_NAN_TO_ZERO_ENABLE                      _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_LRN_CFG_0
#define NVDLA_CDP_D_LRN_CFG_0                   _MK_ADDR_CONST(0xf070)
#define NVDLA_CDP_D_LRN_CFG_0_SECURE                    0x0
#define NVDLA_CDP_D_LRN_CFG_0_DUAL                      0x0
#define NVDLA_CDP_D_LRN_CFG_0_SCR                       0
#define NVDLA_CDP_D_LRN_CFG_0_WORD_COUNT                        0x1
#define NVDLA_CDP_D_LRN_CFG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_LRN_CFG_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_LRN_CFG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_LRN_CFG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_LRN_CFG_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_LRN_CFG_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_FIELD                 _MK_FIELD_CONST(0x3, NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_SHIFT)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_RANGE                 1:0
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_WOFFSET                       0x0
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_LEN3                  _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_LEN5                  _MK_ENUM_CONST(1)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_LEN7                  _MK_ENUM_CONST(2)
#define NVDLA_CDP_D_LRN_CFG_0_NORMALZ_LEN_LEN9                  _MK_ENUM_CONST(3)


// Register NVDLA_CDP_D_DATIN_OFFSET_0
#define NVDLA_CDP_D_DATIN_OFFSET_0                      _MK_ADDR_CONST(0xf074)
#define NVDLA_CDP_D_DATIN_OFFSET_0_SECURE                       0x0
#define NVDLA_CDP_D_DATIN_OFFSET_0_DUAL                         0x0
#define NVDLA_CDP_D_DATIN_OFFSET_0_SCR                  0
#define NVDLA_CDP_D_DATIN_OFFSET_0_WORD_COUNT                   0x1
#define NVDLA_CDP_D_DATIN_OFFSET_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_OFFSET_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATIN_OFFSET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_OFFSET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_OFFSET_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATIN_OFFSET_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATIN_OFFSET_0_DATIN_OFFSET_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_DATIN_OFFSET_0_DATIN_OFFSET_FIELD                   _MK_FIELD_CONST(0xffff, NVDLA_CDP_D_DATIN_OFFSET_0_DATIN_OFFSET_SHIFT)
#define NVDLA_CDP_D_DATIN_OFFSET_0_DATIN_OFFSET_RANGE                   15:0
#define NVDLA_CDP_D_DATIN_OFFSET_0_DATIN_OFFSET_WOFFSET                 0x0
#define NVDLA_CDP_D_DATIN_OFFSET_0_DATIN_OFFSET_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_OFFSET_0_DATIN_OFFSET_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATIN_OFFSET_0_DATIN_OFFSET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_OFFSET_0_DATIN_OFFSET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_OFFSET_0_DATIN_OFFSET_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_OFFSET_0_DATIN_OFFSET_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_DATIN_SCALE_0
#define NVDLA_CDP_D_DATIN_SCALE_0                       _MK_ADDR_CONST(0xf078)
#define NVDLA_CDP_D_DATIN_SCALE_0_SECURE                        0x0
#define NVDLA_CDP_D_DATIN_SCALE_0_DUAL                  0x0
#define NVDLA_CDP_D_DATIN_SCALE_0_SCR                   0
#define NVDLA_CDP_D_DATIN_SCALE_0_WORD_COUNT                    0x1
#define NVDLA_CDP_D_DATIN_SCALE_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DATIN_SCALE_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATIN_SCALE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SCALE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SCALE_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATIN_SCALE_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATIN_SCALE_0_DATIN_SCALE_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_DATIN_SCALE_0_DATIN_SCALE_FIELD                     _MK_FIELD_CONST(0xffff, NVDLA_CDP_D_DATIN_SCALE_0_DATIN_SCALE_SHIFT)
#define NVDLA_CDP_D_DATIN_SCALE_0_DATIN_SCALE_RANGE                     15:0
#define NVDLA_CDP_D_DATIN_SCALE_0_DATIN_SCALE_WOFFSET                   0x0
#define NVDLA_CDP_D_DATIN_SCALE_0_DATIN_SCALE_DEFAULT                   _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DATIN_SCALE_0_DATIN_SCALE_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATIN_SCALE_0_DATIN_SCALE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SCALE_0_DATIN_SCALE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SCALE_0_DATIN_SCALE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SCALE_0_DATIN_SCALE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_DATIN_SHIFTER_0
#define NVDLA_CDP_D_DATIN_SHIFTER_0                     _MK_ADDR_CONST(0xf07c)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_SECURE                      0x0
#define NVDLA_CDP_D_DATIN_SHIFTER_0_DUAL                        0x0
#define NVDLA_CDP_D_DATIN_SHIFTER_0_SCR                         0
#define NVDLA_CDP_D_DATIN_SHIFTER_0_WORD_COUNT                  0x1
#define NVDLA_CDP_D_DATIN_SHIFTER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_RESET_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_READ_MASK                   _MK_MASK_CONST(0x1f)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_WRITE_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_DATIN_SHIFTER_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_DATIN_SHIFTER_FIELD                 _MK_FIELD_CONST(0x1f, NVDLA_CDP_D_DATIN_SHIFTER_0_DATIN_SHIFTER_SHIFT)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_DATIN_SHIFTER_RANGE                 4:0
#define NVDLA_CDP_D_DATIN_SHIFTER_0_DATIN_SHIFTER_WOFFSET                       0x0
#define NVDLA_CDP_D_DATIN_SHIFTER_0_DATIN_SHIFTER_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_DATIN_SHIFTER_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_DATIN_SHIFTER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_DATIN_SHIFTER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_DATIN_SHIFTER_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATIN_SHIFTER_0_DATIN_SHIFTER_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_DATOUT_OFFSET_0
#define NVDLA_CDP_D_DATOUT_OFFSET_0                     _MK_ADDR_CONST(0xf080)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_SECURE                      0x0
#define NVDLA_CDP_D_DATOUT_OFFSET_0_DUAL                        0x0
#define NVDLA_CDP_D_DATOUT_OFFSET_0_SCR                         0
#define NVDLA_CDP_D_DATOUT_OFFSET_0_WORD_COUNT                  0x1
#define NVDLA_CDP_D_DATOUT_OFFSET_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_DATOUT_OFFSET_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_DATOUT_OFFSET_FIELD                 _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_DATOUT_OFFSET_0_DATOUT_OFFSET_SHIFT)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_DATOUT_OFFSET_RANGE                 31:0
#define NVDLA_CDP_D_DATOUT_OFFSET_0_DATOUT_OFFSET_WOFFSET                       0x0
#define NVDLA_CDP_D_DATOUT_OFFSET_0_DATOUT_OFFSET_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_DATOUT_OFFSET_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_DATOUT_OFFSET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_DATOUT_OFFSET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_DATOUT_OFFSET_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_OFFSET_0_DATOUT_OFFSET_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_DATOUT_SCALE_0
#define NVDLA_CDP_D_DATOUT_SCALE_0                      _MK_ADDR_CONST(0xf084)
#define NVDLA_CDP_D_DATOUT_SCALE_0_SECURE                       0x0
#define NVDLA_CDP_D_DATOUT_SCALE_0_DUAL                         0x0
#define NVDLA_CDP_D_DATOUT_SCALE_0_SCR                  0
#define NVDLA_CDP_D_DATOUT_SCALE_0_WORD_COUNT                   0x1
#define NVDLA_CDP_D_DATOUT_SCALE_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DATOUT_SCALE_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATOUT_SCALE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SCALE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SCALE_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATOUT_SCALE_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATOUT_SCALE_0_DATOUT_SCALE_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_DATOUT_SCALE_0_DATOUT_SCALE_FIELD                   _MK_FIELD_CONST(0xffff, NVDLA_CDP_D_DATOUT_SCALE_0_DATOUT_SCALE_SHIFT)
#define NVDLA_CDP_D_DATOUT_SCALE_0_DATOUT_SCALE_RANGE                   15:0
#define NVDLA_CDP_D_DATOUT_SCALE_0_DATOUT_SCALE_WOFFSET                 0x0
#define NVDLA_CDP_D_DATOUT_SCALE_0_DATOUT_SCALE_DEFAULT                 _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_DATOUT_SCALE_0_DATOUT_SCALE_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define NVDLA_CDP_D_DATOUT_SCALE_0_DATOUT_SCALE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SCALE_0_DATOUT_SCALE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SCALE_0_DATOUT_SCALE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SCALE_0_DATOUT_SCALE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_DATOUT_SHIFTER_0
#define NVDLA_CDP_D_DATOUT_SHIFTER_0                    _MK_ADDR_CONST(0xf088)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_SECURE                     0x0
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_DUAL                       0x0
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_SCR                        0
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_WORD_COUNT                         0x1
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_DATOUT_SHIFTER_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_DATOUT_SHIFTER_FIELD                       _MK_FIELD_CONST(0x3f, NVDLA_CDP_D_DATOUT_SHIFTER_0_DATOUT_SHIFTER_SHIFT)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_DATOUT_SHIFTER_RANGE                       5:0
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_DATOUT_SHIFTER_WOFFSET                     0x0
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_DATOUT_SHIFTER_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_DATOUT_SHIFTER_DEFAULT_MASK                        _MK_MASK_CONST(0x3f)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_DATOUT_SHIFTER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_DATOUT_SHIFTER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_DATOUT_SHIFTER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_DATOUT_SHIFTER_0_DATOUT_SHIFTER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_NAN_INPUT_NUM_0
#define NVDLA_CDP_D_NAN_INPUT_NUM_0                     _MK_ADDR_CONST(0xf08c)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_SECURE                      0x0
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_DUAL                        0x0
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_SCR                         0
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_WORD_COUNT                  0x1
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_FIELD                 _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_SHIFT)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_RANGE                 31:0
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_WOFFSET                       0x0
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_INPUT_NUM_0_NAN_INPUT_NUM_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_INF_INPUT_NUM_0
#define NVDLA_CDP_D_INF_INPUT_NUM_0                     _MK_ADDR_CONST(0xf090)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_SECURE                      0x0
#define NVDLA_CDP_D_INF_INPUT_NUM_0_DUAL                        0x0
#define NVDLA_CDP_D_INF_INPUT_NUM_0_SCR                         0
#define NVDLA_CDP_D_INF_INPUT_NUM_0_WORD_COUNT                  0x1
#define NVDLA_CDP_D_INF_INPUT_NUM_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_FIELD                 _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_SHIFT)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_RANGE                 31:0
#define NVDLA_CDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_WOFFSET                       0x0
#define NVDLA_CDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_INF_INPUT_NUM_0_INF_INPUT_NUM_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_NAN_OUTPUT_NUM_0
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0                    _MK_ADDR_CONST(0xf094)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_SECURE                     0x0
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_DUAL                       0x0
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_SCR                        0
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_WORD_COUNT                         0x1
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_SHIFT)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_RANGE                       31:0
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_WOFFSET                     0x0
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_NAN_OUTPUT_NUM_0_NAN_OUTPUT_NUM_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_OUT_SATURATION_0
#define NVDLA_CDP_D_OUT_SATURATION_0                    _MK_ADDR_CONST(0xf098)
#define NVDLA_CDP_D_OUT_SATURATION_0_SECURE                     0x0
#define NVDLA_CDP_D_OUT_SATURATION_0_DUAL                       0x0
#define NVDLA_CDP_D_OUT_SATURATION_0_SCR                        0
#define NVDLA_CDP_D_OUT_SATURATION_0_WORD_COUNT                         0x1
#define NVDLA_CDP_D_OUT_SATURATION_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OUT_SATURATION_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_OUT_SATURATION_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OUT_SATURATION_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OUT_SATURATION_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_OUT_SATURATION_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OUT_SATURATION_0_OUT_SATURATION_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_OUT_SATURATION_0_OUT_SATURATION_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_OUT_SATURATION_0_OUT_SATURATION_SHIFT)
#define NVDLA_CDP_D_OUT_SATURATION_0_OUT_SATURATION_RANGE                       31:0
#define NVDLA_CDP_D_OUT_SATURATION_0_OUT_SATURATION_WOFFSET                     0x0
#define NVDLA_CDP_D_OUT_SATURATION_0_OUT_SATURATION_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OUT_SATURATION_0_OUT_SATURATION_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_OUT_SATURATION_0_OUT_SATURATION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OUT_SATURATION_0_OUT_SATURATION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OUT_SATURATION_0_OUT_SATURATION_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_OUT_SATURATION_0_OUT_SATURATION_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_PERF_ENABLE_0
#define NVDLA_CDP_D_PERF_ENABLE_0                       _MK_ADDR_CONST(0xf09c)
#define NVDLA_CDP_D_PERF_ENABLE_0_SECURE                        0x0
#define NVDLA_CDP_D_PERF_ENABLE_0_DUAL                  0x0
#define NVDLA_CDP_D_PERF_ENABLE_0_SCR                   0
#define NVDLA_CDP_D_PERF_ENABLE_0_WORD_COUNT                    0x1
#define NVDLA_CDP_D_PERF_ENABLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_ENABLE_0_RESET_MASK                    _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_PERF_ENABLE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_ENABLE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_ENABLE_0_READ_MASK                     _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_PERF_ENABLE_0_WRITE_MASK                    _MK_MASK_CONST(0x3)
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_SHIFT)
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_RANGE                  0:0
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_WOFFSET                        0x0
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_INIT_ENUM                      DISABLE
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_DISABLE                        _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_PERF_ENABLE_0_DMA_EN_ENABLE                 _MK_ENUM_CONST(1)

#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_SHIFT                  _MK_SHIFT_CONST(1)
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_FIELD                  _MK_FIELD_CONST(0x1, NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_SHIFT)
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_RANGE                  1:1
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_WOFFSET                        0x0
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_INIT_ENUM                      DISABLE
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define NVDLA_CDP_D_PERF_ENABLE_0_LUT_EN_ENABLE                 _MK_ENUM_CONST(1)


// Register NVDLA_CDP_D_PERF_WRITE_STALL_0
#define NVDLA_CDP_D_PERF_WRITE_STALL_0                  _MK_ADDR_CONST(0xf0a0)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_SECURE                   0x0
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_DUAL                     0x0
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_SCR                      0
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_WORD_COUNT                       0x1
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_SHIFT                   _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_FIELD                   _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_SHIFT)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_RANGE                   31:0
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_WOFFSET                 0x0
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_WRITE_STALL_0_PERF_WRITE_STALL_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_PERF_LUT_UFLOW_0
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0                    _MK_ADDR_CONST(0xf0a4)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_SECURE                     0x0
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_DUAL                       0x0
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_SCR                        0
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_WORD_COUNT                         0x1
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_PERF_LUT_UFLOW_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_PERF_LUT_UFLOW_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_PERF_LUT_UFLOW_0_PERF_LUT_UFLOW_SHIFT)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_PERF_LUT_UFLOW_RANGE                       31:0
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_PERF_LUT_UFLOW_WOFFSET                     0x0
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_PERF_LUT_UFLOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_PERF_LUT_UFLOW_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_PERF_LUT_UFLOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_PERF_LUT_UFLOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_PERF_LUT_UFLOW_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_UFLOW_0_PERF_LUT_UFLOW_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_PERF_LUT_OFLOW_0
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0                    _MK_ADDR_CONST(0xf0a8)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_SECURE                     0x0
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_DUAL                       0x0
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_SCR                        0
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_WORD_COUNT                         0x1
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_PERF_LUT_OFLOW_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_PERF_LUT_OFLOW_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_PERF_LUT_OFLOW_0_PERF_LUT_OFLOW_SHIFT)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_PERF_LUT_OFLOW_RANGE                       31:0
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_PERF_LUT_OFLOW_WOFFSET                     0x0
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_PERF_LUT_OFLOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_PERF_LUT_OFLOW_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_PERF_LUT_OFLOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_PERF_LUT_OFLOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_PERF_LUT_OFLOW_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_OFLOW_0_PERF_LUT_OFLOW_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_PERF_LUT_HYBRID_0
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0                   _MK_ADDR_CONST(0xf0ac)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_SECURE                    0x0
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_DUAL                      0x0
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_SCR                       0
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_WORD_COUNT                        0x1
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_PERF_LUT_HYBRID_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_PERF_LUT_HYBRID_FIELD                     _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_PERF_LUT_HYBRID_0_PERF_LUT_HYBRID_SHIFT)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_PERF_LUT_HYBRID_RANGE                     31:0
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_PERF_LUT_HYBRID_WOFFSET                   0x0
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_PERF_LUT_HYBRID_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_PERF_LUT_HYBRID_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_PERF_LUT_HYBRID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_PERF_LUT_HYBRID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_PERF_LUT_HYBRID_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_HYBRID_0_PERF_LUT_HYBRID_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_PERF_LUT_LE_HIT_0
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0                   _MK_ADDR_CONST(0xf0b0)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_SECURE                    0x0
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_DUAL                      0x0
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_SCR                       0
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_WORD_COUNT                        0x1
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_PERF_LUT_LE_HIT_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_PERF_LUT_LE_HIT_FIELD                     _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_PERF_LUT_LE_HIT_0_PERF_LUT_LE_HIT_SHIFT)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_PERF_LUT_LE_HIT_RANGE                     31:0
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_PERF_LUT_LE_HIT_WOFFSET                   0x0
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_PERF_LUT_LE_HIT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_PERF_LUT_LE_HIT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_PERF_LUT_LE_HIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_PERF_LUT_LE_HIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_PERF_LUT_LE_HIT_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LE_HIT_0_PERF_LUT_LE_HIT_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_PERF_LUT_LO_HIT_0
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0                   _MK_ADDR_CONST(0xf0b4)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_SECURE                    0x0
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_DUAL                      0x0
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_SCR                       0
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_WORD_COUNT                        0x1
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_PERF_LUT_LO_HIT_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_PERF_LUT_LO_HIT_FIELD                     _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_PERF_LUT_LO_HIT_0_PERF_LUT_LO_HIT_SHIFT)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_PERF_LUT_LO_HIT_RANGE                     31:0
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_PERF_LUT_LO_HIT_WOFFSET                   0x0
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_PERF_LUT_LO_HIT_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_PERF_LUT_LO_HIT_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_PERF_LUT_LO_HIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_PERF_LUT_LO_HIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_PERF_LUT_LO_HIT_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_PERF_LUT_LO_HIT_0_PERF_LUT_LO_HIT_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_CDP_D_CYA_0
#define NVDLA_CDP_D_CYA_0                       _MK_ADDR_CONST(0xf0b8)
#define NVDLA_CDP_D_CYA_0_SECURE                        0x0
#define NVDLA_CDP_D_CYA_0_DUAL                  0x0
#define NVDLA_CDP_D_CYA_0_SCR                   0
#define NVDLA_CDP_D_CYA_0_WORD_COUNT                    0x1
#define NVDLA_CDP_D_CYA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_CYA_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_CYA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_CYA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_CYA_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_CYA_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_CYA_0_CYA_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_CDP_D_CYA_0_CYA_FIELD                     _MK_FIELD_CONST(0xffffffff, NVDLA_CDP_D_CYA_0_CYA_SHIFT)
#define NVDLA_CDP_D_CYA_0_CYA_RANGE                     31:0
#define NVDLA_CDP_D_CYA_0_CYA_WOFFSET                   0x0
#define NVDLA_CDP_D_CYA_0_CYA_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_CYA_0_CYA_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_CDP_D_CYA_0_CYA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_CYA_0_CYA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_CYA_0_CYA_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_CDP_D_CYA_0_CYA_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_S_STATUS_0
#define NVDLA_RBK_S_STATUS_0                    _MK_ADDR_CONST(0x10000)
#define NVDLA_RBK_S_STATUS_0_SECURE                     0x0
#define NVDLA_RBK_S_STATUS_0_DUAL                       0x0
#define NVDLA_RBK_S_STATUS_0_SCR                        0
#define NVDLA_RBK_S_STATUS_0_WORD_COUNT                         0x1
#define NVDLA_RBK_S_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x30003)
#define NVDLA_RBK_S_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x30003)
#define NVDLA_RBK_S_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_STATUS_0_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_RBK_S_STATUS_0_STATUS_0_FIELD                     _MK_FIELD_CONST(0x3, NVDLA_RBK_S_STATUS_0_STATUS_0_SHIFT)
#define NVDLA_RBK_S_STATUS_0_STATUS_0_RANGE                     1:0
#define NVDLA_RBK_S_STATUS_0_STATUS_0_WOFFSET                   0x0
#define NVDLA_RBK_S_STATUS_0_STATUS_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_STATUS_0_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_RBK_S_STATUS_0_STATUS_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_STATUS_0_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_STATUS_0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_RBK_S_STATUS_0_STATUS_0_INIT_ENUM                 IDLE
#define NVDLA_RBK_S_STATUS_0_STATUS_0_IDLE                      _MK_ENUM_CONST(0)
#define NVDLA_RBK_S_STATUS_0_STATUS_0_RUNNING                   _MK_ENUM_CONST(1)
#define NVDLA_RBK_S_STATUS_0_STATUS_0_PENDING                   _MK_ENUM_CONST(2)

#define NVDLA_RBK_S_STATUS_0_STATUS_1_SHIFT                     _MK_SHIFT_CONST(16)
#define NVDLA_RBK_S_STATUS_0_STATUS_1_FIELD                     _MK_FIELD_CONST(0x3, NVDLA_RBK_S_STATUS_0_STATUS_1_SHIFT)
#define NVDLA_RBK_S_STATUS_0_STATUS_1_RANGE                     17:16
#define NVDLA_RBK_S_STATUS_0_STATUS_1_WOFFSET                   0x0
#define NVDLA_RBK_S_STATUS_0_STATUS_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_STATUS_1_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define NVDLA_RBK_S_STATUS_0_STATUS_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_STATUS_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_STATUS_1_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_STATUS_0_STATUS_1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_RBK_S_STATUS_0_STATUS_1_INIT_ENUM                 IDLE
#define NVDLA_RBK_S_STATUS_0_STATUS_1_IDLE                      _MK_ENUM_CONST(0)
#define NVDLA_RBK_S_STATUS_0_STATUS_1_RUNNING                   _MK_ENUM_CONST(1)
#define NVDLA_RBK_S_STATUS_0_STATUS_1_PENDING                   _MK_ENUM_CONST(2)


// Register NVDLA_RBK_S_POINTER_0
#define NVDLA_RBK_S_POINTER_0                   _MK_ADDR_CONST(0x10004)
#define NVDLA_RBK_S_POINTER_0_SECURE                    0x0
#define NVDLA_RBK_S_POINTER_0_DUAL                      0x0
#define NVDLA_RBK_S_POINTER_0_SCR                       0
#define NVDLA_RBK_S_POINTER_0_WORD_COUNT                        0x1
#define NVDLA_RBK_S_POINTER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_POINTER_0_RESET_MASK                        _MK_MASK_CONST(0x10001)
#define NVDLA_RBK_S_POINTER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_POINTER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_POINTER_0_READ_MASK                         _MK_MASK_CONST(0x10001)
#define NVDLA_RBK_S_POINTER_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_RBK_S_POINTER_0_PRODUCER_SHIFT                    _MK_SHIFT_CONST(0)
#define NVDLA_RBK_S_POINTER_0_PRODUCER_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_RBK_S_POINTER_0_PRODUCER_SHIFT)
#define NVDLA_RBK_S_POINTER_0_PRODUCER_RANGE                    0:0
#define NVDLA_RBK_S_POINTER_0_PRODUCER_WOFFSET                  0x0
#define NVDLA_RBK_S_POINTER_0_PRODUCER_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_POINTER_0_PRODUCER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_RBK_S_POINTER_0_PRODUCER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_POINTER_0_PRODUCER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_POINTER_0_PRODUCER_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_POINTER_0_PRODUCER_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_RBK_S_POINTER_0_PRODUCER_INIT_ENUM                        GROUP_0
#define NVDLA_RBK_S_POINTER_0_PRODUCER_GROUP_0                  _MK_ENUM_CONST(0)
#define NVDLA_RBK_S_POINTER_0_PRODUCER_GROUP_1                  _MK_ENUM_CONST(1)

#define NVDLA_RBK_S_POINTER_0_CONSUMER_SHIFT                    _MK_SHIFT_CONST(16)
#define NVDLA_RBK_S_POINTER_0_CONSUMER_FIELD                    _MK_FIELD_CONST(0x1, NVDLA_RBK_S_POINTER_0_CONSUMER_SHIFT)
#define NVDLA_RBK_S_POINTER_0_CONSUMER_RANGE                    16:16
#define NVDLA_RBK_S_POINTER_0_CONSUMER_WOFFSET                  0x0
#define NVDLA_RBK_S_POINTER_0_CONSUMER_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_POINTER_0_CONSUMER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_RBK_S_POINTER_0_CONSUMER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_POINTER_0_CONSUMER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_POINTER_0_CONSUMER_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_S_POINTER_0_CONSUMER_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define NVDLA_RBK_S_POINTER_0_CONSUMER_INIT_ENUM                        GROUP_0
#define NVDLA_RBK_S_POINTER_0_CONSUMER_GROUP_0                  _MK_ENUM_CONST(0)
#define NVDLA_RBK_S_POINTER_0_CONSUMER_GROUP_1                  _MK_ENUM_CONST(1)


// Register NVDLA_RBK_D_OP_ENABLE_0
#define NVDLA_RBK_D_OP_ENABLE_0                 _MK_ADDR_CONST(0x10008)
#define NVDLA_RBK_D_OP_ENABLE_0_SECURE                  0x0
#define NVDLA_RBK_D_OP_ENABLE_0_DUAL                    0x0
#define NVDLA_RBK_D_OP_ENABLE_0_SCR                     0
#define NVDLA_RBK_D_OP_ENABLE_0_WORD_COUNT                      0x1
#define NVDLA_RBK_D_OP_ENABLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_OP_ENABLE_0_RESET_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_OP_ENABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_OP_ENABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_OP_ENABLE_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_OP_ENABLE_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_RBK_D_OP_ENABLE_0_OP_EN_SHIFT)
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_RANGE                     0:0
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_WOFFSET                   0x0
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_INIT_ENUM                 DISABLE
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_DISABLE                   _MK_ENUM_CONST(0)
#define NVDLA_RBK_D_OP_ENABLE_0_OP_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register NVDLA_RBK_D_MISC_CFG_0
#define NVDLA_RBK_D_MISC_CFG_0                  _MK_ADDR_CONST(0x1000c)
#define NVDLA_RBK_D_MISC_CFG_0_SECURE                   0x0
#define NVDLA_RBK_D_MISC_CFG_0_DUAL                     0x0
#define NVDLA_RBK_D_MISC_CFG_0_SCR                      0
#define NVDLA_RBK_D_MISC_CFG_0_WORD_COUNT                       0x1
#define NVDLA_RBK_D_MISC_CFG_0_RESET_VAL                        _MK_MASK_CONST(0x100)
#define NVDLA_RBK_D_MISC_CFG_0_RESET_MASK                       _MK_MASK_CONST(0x303)
#define NVDLA_RBK_D_MISC_CFG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_MISC_CFG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_MISC_CFG_0_READ_MASK                        _MK_MASK_CONST(0x303)
#define NVDLA_RBK_D_MISC_CFG_0_WRITE_MASK                       _MK_MASK_CONST(0x303)
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_FIELD                 _MK_FIELD_CONST(0x3, NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_SHIFT)
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_RANGE                 1:0
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_WOFFSET                       0x0
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_INIT_ENUM                     CONTRACT
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_CONTRACT                      _MK_ENUM_CONST(0)
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_SPLIT                 _MK_ENUM_CONST(1)
#define NVDLA_RBK_D_MISC_CFG_0_RUBIK_MODE_MERGE                 _MK_ENUM_CONST(2)

#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_SHIFT                       _MK_SHIFT_CONST(8)
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_FIELD                       _MK_FIELD_CONST(0x3, NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_SHIFT)
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_RANGE                       9:8
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_WOFFSET                     0x0
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_DEFAULT                     _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_INIT_ENUM                   INT16
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_INT8                        _MK_ENUM_CONST(0)
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_INT16                       _MK_ENUM_CONST(1)
#define NVDLA_RBK_D_MISC_CFG_0_IN_PRECISION_FP16                        _MK_ENUM_CONST(2)


// Register NVDLA_RBK_D_DAIN_RAM_TYPE_0
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0                     _MK_ADDR_CONST(0x10010)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_SECURE                      0x0
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DUAL                        0x0
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_SCR                         0
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_WORD_COUNT                  0x1
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_READ_MASK                   _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_WRITE_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_FIELD                       _MK_FIELD_CONST(0x1, NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_SHIFT)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_RANGE                       0:0
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_WOFFSET                     0x0
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_INIT_ENUM                   CVIF
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_CVIF                        _MK_ENUM_CONST(0)
#define NVDLA_RBK_D_DAIN_RAM_TYPE_0_DATAIN_RAM_TYPE_MCIF                        _MK_ENUM_CONST(1)


// Register NVDLA_RBK_D_DATAIN_SIZE_0_0
#define NVDLA_RBK_D_DATAIN_SIZE_0_0                     _MK_ADDR_CONST(0x10014)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_SECURE                      0x0
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DUAL                        0x0
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_SCR                         0
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_WORD_COUNT                  0x1
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_RESET_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_READ_MASK                   _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff1fff)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_SHIFT                  _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_FIELD                  _MK_FIELD_CONST(0x1fff, NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_SHIFT)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_RANGE                  12:0
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_WOFFSET                        0x0
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_DEFAULT_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_WIDTH_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_SHIFT                 _MK_SHIFT_CONST(16)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_FIELD                 _MK_FIELD_CONST(0x1fff, NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_SHIFT)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_RANGE                 28:16
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_WOFFSET                       0x0
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_0_0_DATAIN_HEIGHT_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DATAIN_SIZE_1_0
#define NVDLA_RBK_D_DATAIN_SIZE_1_0                     _MK_ADDR_CONST(0x10018)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_SECURE                      0x0
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_DUAL                        0x0
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_SCR                         0
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_WORD_COUNT                  0x1
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_RESET_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_READ_MASK                   _MK_MASK_CONST(0x1fff)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_WRITE_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_FIELD                        _MK_FIELD_CONST(0x1fff, NVDLA_RBK_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_SHIFT)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_RANGE                        12:0
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_WOFFSET                      0x0
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1fff)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAIN_SIZE_1_0_DATAIN_CHANNEL_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DAIN_ADDR_HIGH_0
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0                    _MK_ADDR_CONST(0x1001c)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_SECURE                     0x0
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DUAL                       0x0
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_SCR                        0
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_WORD_COUNT                         0x1
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DAIN_ADDR_HIGH_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DAIN_ADDR_HIGH_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DAIN_ADDR_HIGH_SHIFT)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DAIN_ADDR_HIGH_RANGE                       31:0
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DAIN_ADDR_HIGH_WOFFSET                     0x0
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DAIN_ADDR_HIGH_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DAIN_ADDR_HIGH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DAIN_ADDR_HIGH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DAIN_ADDR_HIGH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DAIN_ADDR_HIGH_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_HIGH_0_DAIN_ADDR_HIGH_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DAIN_ADDR_LOW_0
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0                     _MK_ADDR_CONST(0x10020)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_SECURE                      0x0
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_DUAL                        0x0
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_SCR                         0
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_WORD_COUNT                  0x1
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_RESET_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_READ_MASK                   _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_DAIN_ADDR_LOW_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_DAIN_ADDR_LOW_FIELD                 _MK_FIELD_CONST(0x7ffffff, NVDLA_RBK_D_DAIN_ADDR_LOW_0_DAIN_ADDR_LOW_SHIFT)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_DAIN_ADDR_LOW_RANGE                 31:5
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_DAIN_ADDR_LOW_WOFFSET                       0x0
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_DAIN_ADDR_LOW_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_DAIN_ADDR_LOW_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffffff)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_DAIN_ADDR_LOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_DAIN_ADDR_LOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_DAIN_ADDR_LOW_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_ADDR_LOW_0_DAIN_ADDR_LOW_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DAIN_LINE_STRIDE_0
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0                  _MK_ADDR_CONST(0x10024)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_SECURE                   0x0
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DUAL                     0x0
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_SCR                      0
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_WORD_COUNT                       0x1
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DAIN_LINE_STRIDE_SHIFT                   _MK_SHIFT_CONST(5)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DAIN_LINE_STRIDE_FIELD                   _MK_FIELD_CONST(0x7ffffff, NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DAIN_LINE_STRIDE_SHIFT)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DAIN_LINE_STRIDE_RANGE                   31:5
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DAIN_LINE_STRIDE_WOFFSET                 0x0
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DAIN_LINE_STRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DAIN_LINE_STRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x7ffffff)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DAIN_LINE_STRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DAIN_LINE_STRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DAIN_LINE_STRIDE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_LINE_STRIDE_0_DAIN_LINE_STRIDE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DAIN_SURF_STRIDE_0
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0                  _MK_ADDR_CONST(0x10028)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_SECURE                   0x0
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DUAL                     0x0
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_SCR                      0
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_WORD_COUNT                       0x1
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DAIN_SURF_STRIDE_SHIFT                   _MK_SHIFT_CONST(5)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DAIN_SURF_STRIDE_FIELD                   _MK_FIELD_CONST(0x7ffffff, NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DAIN_SURF_STRIDE_SHIFT)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DAIN_SURF_STRIDE_RANGE                   31:5
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DAIN_SURF_STRIDE_WOFFSET                 0x0
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DAIN_SURF_STRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DAIN_SURF_STRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x7ffffff)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DAIN_SURF_STRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DAIN_SURF_STRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DAIN_SURF_STRIDE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_SURF_STRIDE_0_DAIN_SURF_STRIDE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0                        _MK_ADDR_CONST(0x1002c)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_SECURE                         0x0
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DUAL                   0x0
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_SCR                    0
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_WORD_COUNT                     0x1
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_RESET_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_READ_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DAIN_PLANAR_STRIDE_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DAIN_PLANAR_STRIDE_FIELD                       _MK_FIELD_CONST(0x7ffffff, NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DAIN_PLANAR_STRIDE_SHIFT)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DAIN_PLANAR_STRIDE_RANGE                       31:5
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DAIN_PLANAR_STRIDE_WOFFSET                     0x0
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DAIN_PLANAR_STRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DAIN_PLANAR_STRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x7ffffff)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DAIN_PLANAR_STRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DAIN_PLANAR_STRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DAIN_PLANAR_STRIDE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0_DAIN_PLANAR_STRIDE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DAOUT_RAM_TYPE_0
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0                    _MK_ADDR_CONST(0x10030)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_SECURE                     0x0
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DUAL                       0x0
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_SCR                        0
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_WORD_COUNT                         0x1
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_RESET_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_READ_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_WRITE_MASK                         _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_FIELD                     _MK_FIELD_CONST(0x1, NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_SHIFT)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_RANGE                     0:0
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_WOFFSET                   0x0
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_INIT_ENUM                 CVIF
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_CVIF                      _MK_ENUM_CONST(0)
#define NVDLA_RBK_D_DAOUT_RAM_TYPE_0_DATAOUT_RAM_TYPE_MCIF                      _MK_ENUM_CONST(1)


// Register NVDLA_RBK_D_DATAOUT_SIZE_1_0
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0                    _MK_ADDR_CONST(0x10034)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_SECURE                     0x0
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_DUAL                       0x0
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_SCR                        0
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_WORD_COUNT                         0x1
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_RESET_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_READ_MASK                  _MK_MASK_CONST(0x1fff)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_WRITE_MASK                         _MK_MASK_CONST(0x1fff)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SHIFT                      _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_FIELD                      _MK_FIELD_CONST(0x1fff, NVDLA_RBK_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SHIFT)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_RANGE                      12:0
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_WOFFSET                    0x0
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1fff)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DATAOUT_SIZE_1_0_DATAOUT_CHANNEL_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DAOUT_ADDR_HIGH_0
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0                   _MK_ADDR_CONST(0x10038)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_SECURE                    0x0
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DUAL                      0x0
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_SCR                       0
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_WORD_COUNT                        0x1
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DAOUT_ADDR_HIGH_SHIFT                     _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DAOUT_ADDR_HIGH_FIELD                     _MK_FIELD_CONST(0xffffffff, NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DAOUT_ADDR_HIGH_SHIFT)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DAOUT_ADDR_HIGH_RANGE                     31:0
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DAOUT_ADDR_HIGH_WOFFSET                   0x0
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DAOUT_ADDR_HIGH_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DAOUT_ADDR_HIGH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DAOUT_ADDR_HIGH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DAOUT_ADDR_HIGH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DAOUT_ADDR_HIGH_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_HIGH_0_DAOUT_ADDR_HIGH_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DAOUT_ADDR_LOW_0
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0                    _MK_ADDR_CONST(0x1003c)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_SECURE                     0x0
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DUAL                       0x0
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_SCR                        0
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_WORD_COUNT                         0x1
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_RESET_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_READ_MASK                  _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DAOUT_ADDR_LOW_SHIFT                       _MK_SHIFT_CONST(5)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DAOUT_ADDR_LOW_FIELD                       _MK_FIELD_CONST(0x7ffffff, NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DAOUT_ADDR_LOW_SHIFT)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DAOUT_ADDR_LOW_RANGE                       31:5
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DAOUT_ADDR_LOW_WOFFSET                     0x0
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DAOUT_ADDR_LOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DAOUT_ADDR_LOW_DEFAULT_MASK                        _MK_MASK_CONST(0x7ffffff)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DAOUT_ADDR_LOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DAOUT_ADDR_LOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DAOUT_ADDR_LOW_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_ADDR_LOW_0_DAOUT_ADDR_LOW_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DAOUT_LINE_STRIDE_0
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0                 _MK_ADDR_CONST(0x10040)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_SECURE                  0x0
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DUAL                    0x0
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_SCR                     0
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_WORD_COUNT                      0x1
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DAOUT_LINE_STRIDE_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DAOUT_LINE_STRIDE_FIELD                 _MK_FIELD_CONST(0x7ffffff, NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DAOUT_LINE_STRIDE_SHIFT)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DAOUT_LINE_STRIDE_RANGE                 31:5
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DAOUT_LINE_STRIDE_WOFFSET                       0x0
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DAOUT_LINE_STRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DAOUT_LINE_STRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffffff)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DAOUT_LINE_STRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DAOUT_LINE_STRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DAOUT_LINE_STRIDE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_LINE_STRIDE_0_DAOUT_LINE_STRIDE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_CONTRACT_STRIDE_0_0
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0                 _MK_ADDR_CONST(0x10044)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_SECURE                  0x0
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_DUAL                    0x0
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_SCR                     0
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_WORD_COUNT                      0x1
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_CONTRACT_STRIDE_0_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_CONTRACT_STRIDE_0_FIELD                 _MK_FIELD_CONST(0x7ffffff, NVDLA_RBK_D_CONTRACT_STRIDE_0_0_CONTRACT_STRIDE_0_SHIFT)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_CONTRACT_STRIDE_0_RANGE                 31:5
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_CONTRACT_STRIDE_0_WOFFSET                       0x0
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_CONTRACT_STRIDE_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_CONTRACT_STRIDE_0_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffffff)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_CONTRACT_STRIDE_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_CONTRACT_STRIDE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_CONTRACT_STRIDE_0_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_0_0_CONTRACT_STRIDE_0_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_CONTRACT_STRIDE_1_0
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0                 _MK_ADDR_CONST(0x10048)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_SECURE                  0x0
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_DUAL                    0x0
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_SCR                     0
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_WORD_COUNT                      0x1
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_RESET_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_CONTRACT_STRIDE_1_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_CONTRACT_STRIDE_1_FIELD                 _MK_FIELD_CONST(0x7ffffff, NVDLA_RBK_D_CONTRACT_STRIDE_1_0_CONTRACT_STRIDE_1_SHIFT)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_CONTRACT_STRIDE_1_RANGE                 31:5
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_CONTRACT_STRIDE_1_WOFFSET                       0x0
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_CONTRACT_STRIDE_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_CONTRACT_STRIDE_1_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffffff)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_CONTRACT_STRIDE_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_CONTRACT_STRIDE_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_CONTRACT_STRIDE_1_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_CONTRACT_STRIDE_1_0_CONTRACT_STRIDE_1_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DAOUT_SURF_STRIDE_0
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0                 _MK_ADDR_CONST(0x1004c)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_SECURE                  0x0
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DUAL                    0x0
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_SCR                     0
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_WORD_COUNT                      0x1
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_READ_MASK                       _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DAOUT_SURF_STRIDE_SHIFT                 _MK_SHIFT_CONST(5)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DAOUT_SURF_STRIDE_FIELD                 _MK_FIELD_CONST(0x7ffffff, NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DAOUT_SURF_STRIDE_SHIFT)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DAOUT_SURF_STRIDE_RANGE                 31:5
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DAOUT_SURF_STRIDE_WOFFSET                       0x0
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DAOUT_SURF_STRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DAOUT_SURF_STRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x7ffffff)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DAOUT_SURF_STRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DAOUT_SURF_STRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DAOUT_SURF_STRIDE_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_SURF_STRIDE_0_DAOUT_SURF_STRIDE_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0                       _MK_ADDR_CONST(0x10050)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_SECURE                        0x0
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DUAL                  0x0
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_SCR                   0
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_WORD_COUNT                    0x1
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_RESET_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_READ_MASK                     _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffe0)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DAOUT_PLANAR_STRIDE_SHIFT                     _MK_SHIFT_CONST(5)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DAOUT_PLANAR_STRIDE_FIELD                     _MK_FIELD_CONST(0x7ffffff, NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DAOUT_PLANAR_STRIDE_SHIFT)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DAOUT_PLANAR_STRIDE_RANGE                     31:5
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DAOUT_PLANAR_STRIDE_WOFFSET                   0x0
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DAOUT_PLANAR_STRIDE_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DAOUT_PLANAR_STRIDE_DEFAULT_MASK                      _MK_MASK_CONST(0x7ffffff)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DAOUT_PLANAR_STRIDE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DAOUT_PLANAR_STRIDE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DAOUT_PLANAR_STRIDE_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0_DAOUT_PLANAR_STRIDE_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_DECONV_STRIDE_0
#define NVDLA_RBK_D_DECONV_STRIDE_0                     _MK_ADDR_CONST(0x10054)
#define NVDLA_RBK_D_DECONV_STRIDE_0_SECURE                      0x0
#define NVDLA_RBK_D_DECONV_STRIDE_0_DUAL                        0x0
#define NVDLA_RBK_D_DECONV_STRIDE_0_SCR                         0
#define NVDLA_RBK_D_DECONV_STRIDE_0_WORD_COUNT                  0x1
#define NVDLA_RBK_D_DECONV_STRIDE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_RESET_MASK                  _MK_MASK_CONST(0x1f001f)
#define NVDLA_RBK_D_DECONV_STRIDE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_READ_MASK                   _MK_MASK_CONST(0x1f001f)
#define NVDLA_RBK_D_DECONV_STRIDE_0_WRITE_MASK                  _MK_MASK_CONST(0x1f001f)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_X_STRIDE_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_X_STRIDE_FIELD                       _MK_FIELD_CONST(0x1f, NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_X_STRIDE_SHIFT)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_X_STRIDE_RANGE                       4:0
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_X_STRIDE_WOFFSET                     0x0
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_X_STRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_X_STRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_X_STRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_X_STRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_X_STRIDE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_X_STRIDE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_Y_STRIDE_SHIFT                       _MK_SHIFT_CONST(16)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_Y_STRIDE_FIELD                       _MK_FIELD_CONST(0x1f, NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_Y_STRIDE_SHIFT)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_Y_STRIDE_RANGE                       20:16
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_Y_STRIDE_WOFFSET                     0x0
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_Y_STRIDE_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_Y_STRIDE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_Y_STRIDE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_Y_STRIDE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_Y_STRIDE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_DECONV_STRIDE_0_DECONV_Y_STRIDE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_PERF_ENABLE_0
#define NVDLA_RBK_D_PERF_ENABLE_0                       _MK_ADDR_CONST(0x10058)
#define NVDLA_RBK_D_PERF_ENABLE_0_SECURE                        0x0
#define NVDLA_RBK_D_PERF_ENABLE_0_DUAL                  0x0
#define NVDLA_RBK_D_PERF_ENABLE_0_SCR                   0
#define NVDLA_RBK_D_PERF_ENABLE_0_WORD_COUNT                    0x1
#define NVDLA_RBK_D_PERF_ENABLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_ENABLE_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_PERF_ENABLE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_ENABLE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_ENABLE_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_PERF_ENABLE_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_PERF_ENABLE_0_PERF_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_PERF_ENABLE_0_PERF_EN_FIELD                 _MK_FIELD_CONST(0x1, NVDLA_RBK_D_PERF_ENABLE_0_PERF_EN_SHIFT)
#define NVDLA_RBK_D_PERF_ENABLE_0_PERF_EN_RANGE                 0:0
#define NVDLA_RBK_D_PERF_ENABLE_0_PERF_EN_WOFFSET                       0x0
#define NVDLA_RBK_D_PERF_ENABLE_0_PERF_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_ENABLE_0_PERF_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define NVDLA_RBK_D_PERF_ENABLE_0_PERF_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_ENABLE_0_PERF_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_ENABLE_0_PERF_EN_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_ENABLE_0_PERF_EN_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_PERF_READ_STALL_0
#define NVDLA_RBK_D_PERF_READ_STALL_0                   _MK_ADDR_CONST(0x1005c)
#define NVDLA_RBK_D_PERF_READ_STALL_0_SECURE                    0x0
#define NVDLA_RBK_D_PERF_READ_STALL_0_DUAL                      0x0
#define NVDLA_RBK_D_PERF_READ_STALL_0_SCR                       0
#define NVDLA_RBK_D_PERF_READ_STALL_0_WORD_COUNT                        0x1
#define NVDLA_RBK_D_PERF_READ_STALL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_READ_STALL_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_PERF_READ_STALL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_READ_STALL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_READ_STALL_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_PERF_READ_STALL_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_READ_STALL_0_RD_STALL_CNT_SHIFT                        _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_PERF_READ_STALL_0_RD_STALL_CNT_FIELD                        _MK_FIELD_CONST(0xffffffff, NVDLA_RBK_D_PERF_READ_STALL_0_RD_STALL_CNT_SHIFT)
#define NVDLA_RBK_D_PERF_READ_STALL_0_RD_STALL_CNT_RANGE                        31:0
#define NVDLA_RBK_D_PERF_READ_STALL_0_RD_STALL_CNT_WOFFSET                      0x0
#define NVDLA_RBK_D_PERF_READ_STALL_0_RD_STALL_CNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_READ_STALL_0_RD_STALL_CNT_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_PERF_READ_STALL_0_RD_STALL_CNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_READ_STALL_0_RD_STALL_CNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_READ_STALL_0_RD_STALL_CNT_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_READ_STALL_0_RD_STALL_CNT_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)


// Register NVDLA_RBK_D_PERF_WRITE_STALL_0
#define NVDLA_RBK_D_PERF_WRITE_STALL_0                  _MK_ADDR_CONST(0x10060)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_SECURE                   0x0
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_DUAL                     0x0
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_SCR                      0
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WORD_COUNT                       0x1
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WR_STALL_CNT_SHIFT                       _MK_SHIFT_CONST(0)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WR_STALL_CNT_FIELD                       _MK_FIELD_CONST(0xffffffff, NVDLA_RBK_D_PERF_WRITE_STALL_0_WR_STALL_CNT_SHIFT)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WR_STALL_CNT_RANGE                       31:0
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WR_STALL_CNT_WOFFSET                     0x0
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WR_STALL_CNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WR_STALL_CNT_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WR_STALL_CNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WR_STALL_CNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WR_STALL_CNT_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define NVDLA_RBK_D_PERF_WRITE_STALL_0_WR_STALL_CNT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)


//
// REGISTER LIST
//
#define LIST_ARNVDLA_REGS(_op_) \
_op_(NVDLA_GLB_S_NVDLA_HW_VERSION_0) \
_op_(NVDLA_GLB_S_INTR_MASK_0) \
_op_(NVDLA_GLB_S_INTR_SET_0) \
_op_(NVDLA_GLB_S_INTR_STATUS_0) \
_op_(NVDLA_GEC_FEATURE_0) \
_op_(NVDLA_GEC_SWRESET_0) \
_op_(NVDLA_GEC_MISSIONERR_TYPE_0) \
_op_(NVDLA_GEC_CURRENT_COUNTER_VALUE_0) \
_op_(NVDLA_GEC_MISSIONERR_INDEX_0) \
_op_(NVDLA_GEC_CORRECTABLE_THRESHOLD_0) \
_op_(NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0) \
_op_(NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0) \
_op_(NVDLA_GEC_ERRSLICE0_MISSIONERR_FORCE_0) \
_op_(NVDLA_GEC_ERRSLICE0_MISSIONERR_STATUS_0) \
_op_(NVDLA_GEC_ERRSLICE0_MISSIONERR_INJECT_0) \
_op_(NVDLA_GEC_ERRSLICE0_LATENTERR_ENABLE_0) \
_op_(NVDLA_GEC_ERRSLICE0_LATENTERR_FORCE_0) \
_op_(NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0) \
_op_(NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0) \
_op_(NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0) \
_op_(NVDLA_GEC_ERRSLICE1_MISSIONERR_FORCE_0) \
_op_(NVDLA_GEC_ERRSLICE1_MISSIONERR_STATUS_0) \
_op_(NVDLA_GEC_ERRSLICE1_MISSIONERR_INJECT_0) \
_op_(NVDLA_GEC_ERRSLICE1_LATENTERR_ENABLE_0) \
_op_(NVDLA_GEC_ERRSLICE1_LATENTERR_FORCE_0) \
_op_(NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0) \
_op_(NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0) \
_op_(NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0) \
_op_(NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0) \
_op_(NVDLA_GEC_ERRSLICE2_MISSIONERR_FORCE_0) \
_op_(NVDLA_GEC_ERRSLICE2_MISSIONERR_STATUS_0) \
_op_(NVDLA_GEC_ERRSLICE2_MISSIONERR_INJECT_0) \
_op_(NVDLA_GEC_ERRSLICE2_LATENTERR_ENABLE_0) \
_op_(NVDLA_GEC_ERRSLICE2_LATENTERR_FORCE_0) \
_op_(NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0) \
_op_(NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0) \
_op_(NVDLA_MCIF_CFG_RD_WEIGHT_0_0) \
_op_(NVDLA_MCIF_CFG_RD_WEIGHT_1_0) \
_op_(NVDLA_MCIF_CFG_RD_WEIGHT_2_0) \
_op_(NVDLA_MCIF_CFG_WR_WEIGHT_0_0) \
_op_(NVDLA_MCIF_CFG_WR_WEIGHT_1_0) \
_op_(NVDLA_MCIF_CFG_OUTSTANDING_CNT_0) \
_op_(NVDLA_MCIF_STATUS_0) \
_op_(NVDLA_CVIF_CFG_RD_WEIGHT_0_0) \
_op_(NVDLA_CVIF_CFG_RD_WEIGHT_1_0) \
_op_(NVDLA_CVIF_CFG_RD_WEIGHT_2_0) \
_op_(NVDLA_CVIF_CFG_WR_WEIGHT_0_0) \
_op_(NVDLA_CVIF_CFG_WR_WEIGHT_1_0) \
_op_(NVDLA_CVIF_CFG_OUTSTANDING_CNT_0) \
_op_(NVDLA_CVIF_STATUS_0) \
_op_(NVDLA_BDMA_CFG_SRC_ADDR_LOW_0) \
_op_(NVDLA_BDMA_CFG_SRC_ADDR_HIGH_0) \
_op_(NVDLA_BDMA_CFG_DST_ADDR_LOW_0) \
_op_(NVDLA_BDMA_CFG_DST_ADDR_HIGH_0) \
_op_(NVDLA_BDMA_CFG_LINE_0) \
_op_(NVDLA_BDMA_CFG_CMD_0) \
_op_(NVDLA_BDMA_CFG_LINE_REPEAT_0) \
_op_(NVDLA_BDMA_CFG_SRC_LINE_0) \
_op_(NVDLA_BDMA_CFG_DST_LINE_0) \
_op_(NVDLA_BDMA_CFG_SURF_REPEAT_0) \
_op_(NVDLA_BDMA_CFG_SRC_SURF_0) \
_op_(NVDLA_BDMA_CFG_DST_SURF_0) \
_op_(NVDLA_BDMA_CFG_OP_0) \
_op_(NVDLA_BDMA_CFG_LAUNCH0_0) \
_op_(NVDLA_BDMA_CFG_LAUNCH1_0) \
_op_(NVDLA_BDMA_CFG_STATUS_0) \
_op_(NVDLA_BDMA_STATUS_0) \
_op_(NVDLA_BDMA_STATUS_GRP0_READ_STALL_0) \
_op_(NVDLA_BDMA_STATUS_GRP0_WRITE_STALL_0) \
_op_(NVDLA_BDMA_STATUS_GRP1_READ_STALL_0) \
_op_(NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0) \
_op_(NVDLA_CDMA_S_STATUS_0) \
_op_(NVDLA_CDMA_S_POINTER_0) \
_op_(NVDLA_CDMA_S_ARBITER_0) \
_op_(NVDLA_CDMA_S_CBUF_FLUSH_STATUS_0) \
_op_(NVDLA_CDMA_D_OP_ENABLE_0) \
_op_(NVDLA_CDMA_D_MISC_CFG_0) \
_op_(NVDLA_CDMA_D_DATAIN_FORMAT_0) \
_op_(NVDLA_CDMA_D_DATAIN_SIZE_0_0) \
_op_(NVDLA_CDMA_D_DATAIN_SIZE_1_0) \
_op_(NVDLA_CDMA_D_DATAIN_SIZE_EXT_0_0) \
_op_(NVDLA_CDMA_D_PIXEL_OFFSET_0) \
_op_(NVDLA_CDMA_D_DAIN_RAM_TYPE_0) \
_op_(NVDLA_CDMA_D_DAIN_ADDR_HIGH_0_0) \
_op_(NVDLA_CDMA_D_DAIN_ADDR_LOW_0_0) \
_op_(NVDLA_CDMA_D_DAIN_ADDR_HIGH_1_0) \
_op_(NVDLA_CDMA_D_DAIN_ADDR_LOW_1_0) \
_op_(NVDLA_CDMA_D_LINE_STRIDE_0) \
_op_(NVDLA_CDMA_D_LINE_UV_STRIDE_0) \
_op_(NVDLA_CDMA_D_SURF_STRIDE_0) \
_op_(NVDLA_CDMA_D_DAIN_MAP_0) \
_op_(NVDLA_CDMA_D_RESERVED_X_CFG_0) \
_op_(NVDLA_CDMA_D_RESERVED_Y_CFG_0) \
_op_(NVDLA_CDMA_D_BATCH_NUMBER_0) \
_op_(NVDLA_CDMA_D_BATCH_STRIDE_0) \
_op_(NVDLA_CDMA_D_ENTRY_PER_SLICE_0) \
_op_(NVDLA_CDMA_D_FETCH_GRAIN_0) \
_op_(NVDLA_CDMA_D_WEIGHT_FORMAT_0) \
_op_(NVDLA_CDMA_D_WEIGHT_SIZE_0_0) \
_op_(NVDLA_CDMA_D_WEIGHT_SIZE_1_0) \
_op_(NVDLA_CDMA_D_WEIGHT_RAM_TYPE_0) \
_op_(NVDLA_CDMA_D_WEIGHT_ADDR_HIGH_0) \
_op_(NVDLA_CDMA_D_WEIGHT_ADDR_LOW_0) \
_op_(NVDLA_CDMA_D_WEIGHT_BYTES_0) \
_op_(NVDLA_CDMA_D_WGS_ADDR_HIGH_0) \
_op_(NVDLA_CDMA_D_WGS_ADDR_LOW_0) \
_op_(NVDLA_CDMA_D_WMB_ADDR_HIGH_0) \
_op_(NVDLA_CDMA_D_WMB_ADDR_LOW_0) \
_op_(NVDLA_CDMA_D_WMB_BYTES_0) \
_op_(NVDLA_CDMA_D_MEAN_FORMAT_0) \
_op_(NVDLA_CDMA_D_MEAN_GLOBAL_0_0) \
_op_(NVDLA_CDMA_D_MEAN_GLOBAL_1_0) \
_op_(NVDLA_CDMA_D_CVT_CFG_0) \
_op_(NVDLA_CDMA_D_CVT_OFFSET_0) \
_op_(NVDLA_CDMA_D_CVT_SCALE_0) \
_op_(NVDLA_CDMA_D_CONV_STRIDE_0) \
_op_(NVDLA_CDMA_D_ZERO_PADDING_0) \
_op_(NVDLA_CDMA_D_ZERO_PADDING_VALUE_0) \
_op_(NVDLA_CDMA_D_BANK_0) \
_op_(NVDLA_CDMA_D_NAN_FLUSH_TO_ZERO_0) \
_op_(NVDLA_CDMA_D_NAN_INPUT_DATA_NUM_0) \
_op_(NVDLA_CDMA_D_NAN_INPUT_WEIGHT_NUM_0) \
_op_(NVDLA_CDMA_D_INF_INPUT_DATA_NUM_0) \
_op_(NVDLA_CDMA_D_INF_INPUT_WEIGHT_NUM_0) \
_op_(NVDLA_CDMA_D_PERF_ENABLE_0) \
_op_(NVDLA_CDMA_D_PERF_DAT_READ_STALL_0) \
_op_(NVDLA_CDMA_D_PERF_WT_READ_STALL_0) \
_op_(NVDLA_CDMA_D_PERF_DAT_READ_LATENCY_0) \
_op_(NVDLA_CDMA_D_PERF_WT_READ_LATENCY_0) \
_op_(NVDLA_CDMA_D_CYA_0) \
_op_(NVDLA_CSC_S_STATUS_0) \
_op_(NVDLA_CSC_S_POINTER_0) \
_op_(NVDLA_CSC_D_OP_ENABLE_0) \
_op_(NVDLA_CSC_D_MISC_CFG_0) \
_op_(NVDLA_CSC_D_DATAIN_FORMAT_0) \
_op_(NVDLA_CSC_D_DATAIN_SIZE_EXT_0_0) \
_op_(NVDLA_CSC_D_DATAIN_SIZE_EXT_1_0) \
_op_(NVDLA_CSC_D_BATCH_NUMBER_0) \
_op_(NVDLA_CSC_D_POST_Y_EXTENSION_0) \
_op_(NVDLA_CSC_D_ENTRY_PER_SLICE_0) \
_op_(NVDLA_CSC_D_WEIGHT_FORMAT_0) \
_op_(NVDLA_CSC_D_WEIGHT_SIZE_EXT_0_0) \
_op_(NVDLA_CSC_D_WEIGHT_SIZE_EXT_1_0) \
_op_(NVDLA_CSC_D_WEIGHT_BYTES_0) \
_op_(NVDLA_CSC_D_WMB_BYTES_0) \
_op_(NVDLA_CSC_D_DATAOUT_SIZE_0_0) \
_op_(NVDLA_CSC_D_DATAOUT_SIZE_1_0) \
_op_(NVDLA_CSC_D_ATOMICS_0) \
_op_(NVDLA_CSC_D_RELEASE_0) \
_op_(NVDLA_CSC_D_CONV_STRIDE_EXT_0) \
_op_(NVDLA_CSC_D_DILATION_EXT_0) \
_op_(NVDLA_CSC_D_ZERO_PADDING_0) \
_op_(NVDLA_CSC_D_ZERO_PADDING_VALUE_0) \
_op_(NVDLA_CSC_D_BANK_0) \
_op_(NVDLA_CSC_D_PRA_CFG_0) \
_op_(NVDLA_CSC_D_CYA_0) \
_op_(NVDLA_CMAC_A_S_STATUS_0) \
_op_(NVDLA_CMAC_A_S_POINTER_0) \
_op_(NVDLA_CMAC_A_D_OP_ENABLE_0) \
_op_(NVDLA_CMAC_A_D_MISC_CFG_0) \
_op_(NVDLA_CMAC_B_S_STATUS_0) \
_op_(NVDLA_CMAC_B_S_POINTER_0) \
_op_(NVDLA_CMAC_B_D_OP_ENABLE_0) \
_op_(NVDLA_CMAC_B_D_MISC_CFG_0) \
_op_(NVDLA_CACC_S_STATUS_0) \
_op_(NVDLA_CACC_S_POINTER_0) \
_op_(NVDLA_CACC_D_OP_ENABLE_0) \
_op_(NVDLA_CACC_D_MISC_CFG_0) \
_op_(NVDLA_CACC_D_DATAOUT_SIZE_0_0) \
_op_(NVDLA_CACC_D_DATAOUT_SIZE_1_0) \
_op_(NVDLA_CACC_D_DATAOUT_ADDR_0) \
_op_(NVDLA_CACC_D_BATCH_NUMBER_0) \
_op_(NVDLA_CACC_D_LINE_STRIDE_0) \
_op_(NVDLA_CACC_D_SURF_STRIDE_0) \
_op_(NVDLA_CACC_D_DATAOUT_MAP_0) \
_op_(NVDLA_CACC_D_CLIP_CFG_0) \
_op_(NVDLA_CACC_D_OUT_SATURATION_0) \
_op_(NVDLA_CACC_D_CYA_0) \
_op_(NVDLA_SDP_RDMA_S_STATUS_0) \
_op_(NVDLA_SDP_RDMA_S_POINTER_0) \
_op_(NVDLA_SDP_RDMA_D_OP_ENABLE_0) \
_op_(NVDLA_SDP_RDMA_D_DATA_CUBE_WIDTH_0) \
_op_(NVDLA_SDP_RDMA_D_DATA_CUBE_HEIGHT_0) \
_op_(NVDLA_SDP_RDMA_D_DATA_CUBE_CHANNEL_0) \
_op_(NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_LOW_0) \
_op_(NVDLA_SDP_RDMA_D_SRC_BASE_ADDR_HIGH_0) \
_op_(NVDLA_SDP_RDMA_D_SRC_LINE_STRIDE_0) \
_op_(NVDLA_SDP_RDMA_D_SRC_SURFACE_STRIDE_0) \
_op_(NVDLA_SDP_RDMA_D_BRDMA_CFG_0) \
_op_(NVDLA_SDP_RDMA_D_BS_BASE_ADDR_LOW_0) \
_op_(NVDLA_SDP_RDMA_D_BS_BASE_ADDR_HIGH_0) \
_op_(NVDLA_SDP_RDMA_D_BS_LINE_STRIDE_0) \
_op_(NVDLA_SDP_RDMA_D_BS_SURFACE_STRIDE_0) \
_op_(NVDLA_SDP_RDMA_D_BS_BATCH_STRIDE_0) \
_op_(NVDLA_SDP_RDMA_D_NRDMA_CFG_0) \
_op_(NVDLA_SDP_RDMA_D_BN_BASE_ADDR_LOW_0) \
_op_(NVDLA_SDP_RDMA_D_BN_BASE_ADDR_HIGH_0) \
_op_(NVDLA_SDP_RDMA_D_BN_LINE_STRIDE_0) \
_op_(NVDLA_SDP_RDMA_D_BN_SURFACE_STRIDE_0) \
_op_(NVDLA_SDP_RDMA_D_BN_BATCH_STRIDE_0) \
_op_(NVDLA_SDP_RDMA_D_ERDMA_CFG_0) \
_op_(NVDLA_SDP_RDMA_D_EW_BASE_ADDR_LOW_0) \
_op_(NVDLA_SDP_RDMA_D_EW_BASE_ADDR_HIGH_0) \
_op_(NVDLA_SDP_RDMA_D_EW_LINE_STRIDE_0) \
_op_(NVDLA_SDP_RDMA_D_EW_SURFACE_STRIDE_0) \
_op_(NVDLA_SDP_RDMA_D_EW_BATCH_STRIDE_0) \
_op_(NVDLA_SDP_RDMA_D_FEATURE_MODE_CFG_0) \
_op_(NVDLA_SDP_RDMA_D_SRC_DMA_CFG_0) \
_op_(NVDLA_SDP_RDMA_D_STATUS_NAN_INPUT_NUM_0) \
_op_(NVDLA_SDP_RDMA_D_STATUS_INF_INPUT_NUM_0) \
_op_(NVDLA_SDP_RDMA_D_PERF_ENABLE_0) \
_op_(NVDLA_SDP_RDMA_D_PERF_MRDMA_READ_STALL_0) \
_op_(NVDLA_SDP_RDMA_D_PERF_BRDMA_READ_STALL_0) \
_op_(NVDLA_SDP_RDMA_D_PERF_NRDMA_READ_STALL_0) \
_op_(NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0) \
_op_(NVDLA_SDP_S_STATUS_0) \
_op_(NVDLA_SDP_S_POINTER_0) \
_op_(NVDLA_SDP_S_LUT_ACCESS_CFG_0) \
_op_(NVDLA_SDP_S_LUT_ACCESS_DATA_0) \
_op_(NVDLA_SDP_S_LUT_CFG_0) \
_op_(NVDLA_SDP_S_LUT_INFO_0) \
_op_(NVDLA_SDP_S_LUT_LE_START_0) \
_op_(NVDLA_SDP_S_LUT_LE_END_0) \
_op_(NVDLA_SDP_S_LUT_LO_START_0) \
_op_(NVDLA_SDP_S_LUT_LO_END_0) \
_op_(NVDLA_SDP_S_LUT_LE_SLOPE_SCALE_0) \
_op_(NVDLA_SDP_S_LUT_LE_SLOPE_SHIFT_0) \
_op_(NVDLA_SDP_S_LUT_LO_SLOPE_SCALE_0) \
_op_(NVDLA_SDP_S_LUT_LO_SLOPE_SHIFT_0) \
_op_(NVDLA_SDP_D_OP_ENABLE_0) \
_op_(NVDLA_SDP_D_DATA_CUBE_WIDTH_0) \
_op_(NVDLA_SDP_D_DATA_CUBE_HEIGHT_0) \
_op_(NVDLA_SDP_D_DATA_CUBE_CHANNEL_0) \
_op_(NVDLA_SDP_D_DST_BASE_ADDR_LOW_0) \
_op_(NVDLA_SDP_D_DST_BASE_ADDR_HIGH_0) \
_op_(NVDLA_SDP_D_DST_LINE_STRIDE_0) \
_op_(NVDLA_SDP_D_DST_SURFACE_STRIDE_0) \
_op_(NVDLA_SDP_D_DP_BS_CFG_0) \
_op_(NVDLA_SDP_D_DP_BS_ALU_CFG_0) \
_op_(NVDLA_SDP_D_DP_BS_ALU_SRC_VALUE_0) \
_op_(NVDLA_SDP_D_DP_BS_MUL_CFG_0) \
_op_(NVDLA_SDP_D_DP_BS_MUL_SRC_VALUE_0) \
_op_(NVDLA_SDP_D_DP_BN_CFG_0) \
_op_(NVDLA_SDP_D_DP_BN_ALU_CFG_0) \
_op_(NVDLA_SDP_D_DP_BN_ALU_SRC_VALUE_0) \
_op_(NVDLA_SDP_D_DP_BN_MUL_CFG_0) \
_op_(NVDLA_SDP_D_DP_BN_MUL_SRC_VALUE_0) \
_op_(NVDLA_SDP_D_DP_EW_CFG_0) \
_op_(NVDLA_SDP_D_DP_EW_ALU_CFG_0) \
_op_(NVDLA_SDP_D_DP_EW_ALU_SRC_VALUE_0) \
_op_(NVDLA_SDP_D_DP_EW_ALU_CVT_OFFSET_VALUE_0) \
_op_(NVDLA_SDP_D_DP_EW_ALU_CVT_SCALE_VALUE_0) \
_op_(NVDLA_SDP_D_DP_EW_ALU_CVT_TRUNCATE_VALUE_0) \
_op_(NVDLA_SDP_D_DP_EW_MUL_CFG_0) \
_op_(NVDLA_SDP_D_DP_EW_MUL_SRC_VALUE_0) \
_op_(NVDLA_SDP_D_DP_EW_MUL_CVT_OFFSET_VALUE_0) \
_op_(NVDLA_SDP_D_DP_EW_MUL_CVT_SCALE_VALUE_0) \
_op_(NVDLA_SDP_D_DP_EW_MUL_CVT_TRUNCATE_VALUE_0) \
_op_(NVDLA_SDP_D_DP_EW_TRUNCATE_VALUE_0) \
_op_(NVDLA_SDP_D_FEATURE_MODE_CFG_0) \
_op_(NVDLA_SDP_D_DST_DMA_CFG_0) \
_op_(NVDLA_SDP_D_DST_BATCH_STRIDE_0) \
_op_(NVDLA_SDP_D_DATA_FORMAT_0) \
_op_(NVDLA_SDP_D_CVT_OFFSET_0) \
_op_(NVDLA_SDP_D_CVT_SCALE_0) \
_op_(NVDLA_SDP_D_CVT_SHIFT_0) \
_op_(NVDLA_SDP_D_STATUS_0) \
_op_(NVDLA_SDP_D_STATUS_NAN_INPUT_NUM_0) \
_op_(NVDLA_SDP_D_STATUS_INF_INPUT_NUM_0) \
_op_(NVDLA_SDP_D_STATUS_NAN_OUTPUT_NUM_0) \
_op_(NVDLA_SDP_D_PERF_ENABLE_0) \
_op_(NVDLA_SDP_D_PERF_WDMA_WRITE_STALL_0) \
_op_(NVDLA_SDP_D_PERF_LUT_UFLOW_0) \
_op_(NVDLA_SDP_D_PERF_LUT_OFLOW_0) \
_op_(NVDLA_SDP_D_PERF_OUT_SATURATION_0) \
_op_(NVDLA_SDP_D_PERF_LUT_HYBRID_0) \
_op_(NVDLA_SDP_D_PERF_LUT_LE_HIT_0) \
_op_(NVDLA_SDP_D_PERF_LUT_LO_HIT_0) \
_op_(NVDLA_PDP_RDMA_S_STATUS_0) \
_op_(NVDLA_PDP_RDMA_S_POINTER_0) \
_op_(NVDLA_PDP_RDMA_D_OP_ENABLE_0) \
_op_(NVDLA_PDP_RDMA_D_DATA_CUBE_IN_WIDTH_0) \
_op_(NVDLA_PDP_RDMA_D_DATA_CUBE_IN_HEIGHT_0) \
_op_(NVDLA_PDP_RDMA_D_DATA_CUBE_IN_CHANNEL_0) \
_op_(NVDLA_PDP_RDMA_D_FLYING_MODE_0) \
_op_(NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_LOW_0) \
_op_(NVDLA_PDP_RDMA_D_SRC_BASE_ADDR_HIGH_0) \
_op_(NVDLA_PDP_RDMA_D_SRC_LINE_STRIDE_0) \
_op_(NVDLA_PDP_RDMA_D_SRC_SURFACE_STRIDE_0) \
_op_(NVDLA_PDP_RDMA_D_SRC_RAM_CFG_0) \
_op_(NVDLA_PDP_RDMA_D_DATA_FORMAT_0) \
_op_(NVDLA_PDP_RDMA_D_OPERATION_MODE_CFG_0) \
_op_(NVDLA_PDP_RDMA_D_POOLING_KERNEL_CFG_0) \
_op_(NVDLA_PDP_RDMA_D_POOLING_PADDING_CFG_0) \
_op_(NVDLA_PDP_RDMA_D_PARTIAL_WIDTH_IN_0) \
_op_(NVDLA_PDP_RDMA_D_PERF_ENABLE_0) \
_op_(NVDLA_PDP_RDMA_D_PERF_READ_STALL_0) \
_op_(NVDLA_PDP_RDMA_D_CYA_0) \
_op_(NVDLA_PDP_S_STATUS_0) \
_op_(NVDLA_PDP_S_POINTER_0) \
_op_(NVDLA_PDP_D_OP_ENABLE_0) \
_op_(NVDLA_PDP_D_DATA_CUBE_IN_WIDTH_0) \
_op_(NVDLA_PDP_D_DATA_CUBE_IN_HEIGHT_0) \
_op_(NVDLA_PDP_D_DATA_CUBE_IN_CHANNEL_0) \
_op_(NVDLA_PDP_D_DATA_CUBE_OUT_WIDTH_0) \
_op_(NVDLA_PDP_D_DATA_CUBE_OUT_HEIGHT_0) \
_op_(NVDLA_PDP_D_DATA_CUBE_OUT_CHANNEL_0) \
_op_(NVDLA_PDP_D_OPERATION_MODE_CFG_0) \
_op_(NVDLA_PDP_D_NAN_FLUSH_TO_ZERO_0) \
_op_(NVDLA_PDP_D_PARTIAL_WIDTH_IN_0) \
_op_(NVDLA_PDP_D_PARTIAL_WIDTH_OUT_0) \
_op_(NVDLA_PDP_D_POOLING_KERNEL_CFG_0) \
_op_(NVDLA_PDP_D_RECIP_KERNEL_WIDTH_0) \
_op_(NVDLA_PDP_D_RECIP_KERNEL_HEIGHT_0) \
_op_(NVDLA_PDP_D_POOLING_PADDING_CFG_0) \
_op_(NVDLA_PDP_D_POOLING_PADDING_VALUE_1_CFG_0) \
_op_(NVDLA_PDP_D_POOLING_PADDING_VALUE_2_CFG_0) \
_op_(NVDLA_PDP_D_POOLING_PADDING_VALUE_3_CFG_0) \
_op_(NVDLA_PDP_D_POOLING_PADDING_VALUE_4_CFG_0) \
_op_(NVDLA_PDP_D_POOLING_PADDING_VALUE_5_CFG_0) \
_op_(NVDLA_PDP_D_POOLING_PADDING_VALUE_6_CFG_0) \
_op_(NVDLA_PDP_D_POOLING_PADDING_VALUE_7_CFG_0) \
_op_(NVDLA_PDP_D_SRC_BASE_ADDR_LOW_0) \
_op_(NVDLA_PDP_D_SRC_BASE_ADDR_HIGH_0) \
_op_(NVDLA_PDP_D_SRC_LINE_STRIDE_0) \
_op_(NVDLA_PDP_D_SRC_SURFACE_STRIDE_0) \
_op_(NVDLA_PDP_D_DST_BASE_ADDR_LOW_0) \
_op_(NVDLA_PDP_D_DST_BASE_ADDR_HIGH_0) \
_op_(NVDLA_PDP_D_DST_LINE_STRIDE_0) \
_op_(NVDLA_PDP_D_DST_SURFACE_STRIDE_0) \
_op_(NVDLA_PDP_D_DST_RAM_CFG_0) \
_op_(NVDLA_PDP_D_DATA_FORMAT_0) \
_op_(NVDLA_PDP_D_INF_INPUT_NUM_0) \
_op_(NVDLA_PDP_D_NAN_INPUT_NUM_0) \
_op_(NVDLA_PDP_D_NAN_OUTPUT_NUM_0) \
_op_(NVDLA_PDP_D_PERF_ENABLE_0) \
_op_(NVDLA_PDP_D_PERF_WRITE_STALL_0) \
_op_(NVDLA_PDP_D_CYA_0) \
_op_(NVDLA_CDP_RDMA_S_STATUS_0) \
_op_(NVDLA_CDP_RDMA_S_POINTER_0) \
_op_(NVDLA_CDP_RDMA_D_OP_ENABLE_0) \
_op_(NVDLA_CDP_RDMA_D_DATA_CUBE_WIDTH_0) \
_op_(NVDLA_CDP_RDMA_D_DATA_CUBE_HEIGHT_0) \
_op_(NVDLA_CDP_RDMA_D_DATA_CUBE_CHANNEL_0) \
_op_(NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_LOW_0) \
_op_(NVDLA_CDP_RDMA_D_SRC_BASE_ADDR_HIGH_0) \
_op_(NVDLA_CDP_RDMA_D_SRC_LINE_STRIDE_0) \
_op_(NVDLA_CDP_RDMA_D_SRC_SURFACE_STRIDE_0) \
_op_(NVDLA_CDP_RDMA_D_SRC_DMA_CFG_0) \
_op_(NVDLA_CDP_RDMA_D_SRC_COMPRESSION_EN_0) \
_op_(NVDLA_CDP_RDMA_D_OPERATION_MODE_0) \
_op_(NVDLA_CDP_RDMA_D_DATA_FORMAT_0) \
_op_(NVDLA_CDP_RDMA_D_PERF_ENABLE_0) \
_op_(NVDLA_CDP_RDMA_D_PERF_READ_STALL_0) \
_op_(NVDLA_CDP_RDMA_D_CYA_0) \
_op_(NVDLA_CDP_S_STATUS_0) \
_op_(NVDLA_CDP_S_POINTER_0) \
_op_(NVDLA_CDP_S_LUT_ACCESS_CFG_0) \
_op_(NVDLA_CDP_S_LUT_ACCESS_DATA_0) \
_op_(NVDLA_CDP_S_LUT_CFG_0) \
_op_(NVDLA_CDP_S_LUT_INFO_0) \
_op_(NVDLA_CDP_S_LUT_LE_START_LOW_0) \
_op_(NVDLA_CDP_S_LUT_LE_START_HIGH_0) \
_op_(NVDLA_CDP_S_LUT_LE_END_LOW_0) \
_op_(NVDLA_CDP_S_LUT_LE_END_HIGH_0) \
_op_(NVDLA_CDP_S_LUT_LO_START_LOW_0) \
_op_(NVDLA_CDP_S_LUT_LO_START_HIGH_0) \
_op_(NVDLA_CDP_S_LUT_LO_END_LOW_0) \
_op_(NVDLA_CDP_S_LUT_LO_END_HIGH_0) \
_op_(NVDLA_CDP_S_LUT_LE_SLOPE_SCALE_0) \
_op_(NVDLA_CDP_S_LUT_LE_SLOPE_SHIFT_0) \
_op_(NVDLA_CDP_S_LUT_LO_SLOPE_SCALE_0) \
_op_(NVDLA_CDP_S_LUT_LO_SLOPE_SHIFT_0) \
_op_(NVDLA_CDP_D_OP_ENABLE_0) \
_op_(NVDLA_CDP_D_FUNC_BYPASS_0) \
_op_(NVDLA_CDP_D_DST_BASE_ADDR_LOW_0) \
_op_(NVDLA_CDP_D_DST_BASE_ADDR_HIGH_0) \
_op_(NVDLA_CDP_D_DST_LINE_STRIDE_0) \
_op_(NVDLA_CDP_D_DST_SURFACE_STRIDE_0) \
_op_(NVDLA_CDP_D_DST_DMA_CFG_0) \
_op_(NVDLA_CDP_D_DST_COMPRESSION_EN_0) \
_op_(NVDLA_CDP_D_DATA_FORMAT_0) \
_op_(NVDLA_CDP_D_NAN_FLUSH_TO_ZERO_0) \
_op_(NVDLA_CDP_D_LRN_CFG_0) \
_op_(NVDLA_CDP_D_DATIN_OFFSET_0) \
_op_(NVDLA_CDP_D_DATIN_SCALE_0) \
_op_(NVDLA_CDP_D_DATIN_SHIFTER_0) \
_op_(NVDLA_CDP_D_DATOUT_OFFSET_0) \
_op_(NVDLA_CDP_D_DATOUT_SCALE_0) \
_op_(NVDLA_CDP_D_DATOUT_SHIFTER_0) \
_op_(NVDLA_CDP_D_NAN_INPUT_NUM_0) \
_op_(NVDLA_CDP_D_INF_INPUT_NUM_0) \
_op_(NVDLA_CDP_D_NAN_OUTPUT_NUM_0) \
_op_(NVDLA_CDP_D_OUT_SATURATION_0) \
_op_(NVDLA_CDP_D_PERF_ENABLE_0) \
_op_(NVDLA_CDP_D_PERF_WRITE_STALL_0) \
_op_(NVDLA_CDP_D_PERF_LUT_UFLOW_0) \
_op_(NVDLA_CDP_D_PERF_LUT_OFLOW_0) \
_op_(NVDLA_CDP_D_PERF_LUT_HYBRID_0) \
_op_(NVDLA_CDP_D_PERF_LUT_LE_HIT_0) \
_op_(NVDLA_CDP_D_PERF_LUT_LO_HIT_0) \
_op_(NVDLA_CDP_D_CYA_0) \
_op_(NVDLA_RBK_S_STATUS_0) \
_op_(NVDLA_RBK_S_POINTER_0) \
_op_(NVDLA_RBK_D_OP_ENABLE_0) \
_op_(NVDLA_RBK_D_MISC_CFG_0) \
_op_(NVDLA_RBK_D_DAIN_RAM_TYPE_0) \
_op_(NVDLA_RBK_D_DATAIN_SIZE_0_0) \
_op_(NVDLA_RBK_D_DATAIN_SIZE_1_0) \
_op_(NVDLA_RBK_D_DAIN_ADDR_HIGH_0) \
_op_(NVDLA_RBK_D_DAIN_ADDR_LOW_0) \
_op_(NVDLA_RBK_D_DAIN_LINE_STRIDE_0) \
_op_(NVDLA_RBK_D_DAIN_SURF_STRIDE_0) \
_op_(NVDLA_RBK_D_DAIN_PLANAR_STRIDE_0) \
_op_(NVDLA_RBK_D_DAOUT_RAM_TYPE_0) \
_op_(NVDLA_RBK_D_DATAOUT_SIZE_1_0) \
_op_(NVDLA_RBK_D_DAOUT_ADDR_HIGH_0) \
_op_(NVDLA_RBK_D_DAOUT_ADDR_LOW_0) \
_op_(NVDLA_RBK_D_DAOUT_LINE_STRIDE_0) \
_op_(NVDLA_RBK_D_CONTRACT_STRIDE_0_0) \
_op_(NVDLA_RBK_D_CONTRACT_STRIDE_1_0) \
_op_(NVDLA_RBK_D_DAOUT_SURF_STRIDE_0) \
_op_(NVDLA_RBK_D_DAOUT_PLANAR_STRIDE_0) \
_op_(NVDLA_RBK_D_DECONV_STRIDE_0) \
_op_(NVDLA_RBK_D_PERF_ENABLE_0) \
_op_(NVDLA_RBK_D_PERF_READ_STALL_0) \
_op_(NVDLA_RBK_D_PERF_WRITE_STALL_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_NVDLA_GLB  0x00000000
#define BASE_ADDRESS_NVDLA_GEC  0x00001000
#define BASE_ADDRESS_NVDLA_MCIF 0x00002000
#define BASE_ADDRESS_NVDLA_CVIF 0x00003000
#define BASE_ADDRESS_NVDLA_BDMA 0x00004000
#define BASE_ADDRESS_NVDLA_CDMA 0x00005000
#define BASE_ADDRESS_NVDLA_CSC  0x00006000
#define BASE_ADDRESS_NVDLA_CMAC_A       0x00007000
#define BASE_ADDRESS_NVDLA_CMAC_B       0x00008000
#define BASE_ADDRESS_NVDLA_CACC 0x00009000
#define BASE_ADDRESS_NVDLA_SDP_RDMA     0x0000a000
#define BASE_ADDRESS_NVDLA_SDP  0x0000b000
#define BASE_ADDRESS_NVDLA_PDP_RDMA     0x0000c000
#define BASE_ADDRESS_NVDLA_PDP  0x0000d000
#define BASE_ADDRESS_NVDLA_CDP_RDMA     0x0000e000
#define BASE_ADDRESS_NVDLA_CDP  0x0000f000
#define BASE_ADDRESS_NVDLA_RBK  0x00010000

//
// ARNVDLA REGISTER BANKS
//

#define NVDLA_GLB0_FIRST_REG 0x0000 // NVDLA_GLB_S_NVDLA_HW_VERSION_0
#define NVDLA_GLB0_LAST_REG 0x000c // NVDLA_GLB_S_INTR_STATUS_0
#define NVDLA_GEC0_FIRST_REG 0x1000 // NVDLA_GEC_FEATURE_0
#define NVDLA_GEC0_LAST_REG 0x100c // NVDLA_GEC_CURRENT_COUNTER_VALUE_0
#define NVDLA_GEC1_FIRST_REG 0x1014 // NVDLA_GEC_MISSIONERR_INDEX_0
#define NVDLA_GEC1_LAST_REG 0x101c // NVDLA_GEC_MISSIONERR_INJECT_UNLOCK_0
#define NVDLA_GEC2_FIRST_REG 0x1030 // NVDLA_GEC_ERRSLICE0_MISSIONERR_ENABLE_0
#define NVDLA_GEC2_LAST_REG 0x1048 // NVDLA_GEC_ERRSLICE0_LATENTERR_STATUS_0
#define NVDLA_GEC3_FIRST_REG 0x1050 // NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0
#define NVDLA_GEC3_LAST_REG 0x1050 // NVDLA_GEC_ERRSLICE0_COUNTER_RELOAD_0
#define NVDLA_GEC4_FIRST_REG 0x1060 // NVDLA_GEC_ERRSLICE1_MISSIONERR_ENABLE_0
#define NVDLA_GEC4_LAST_REG 0x1078 // NVDLA_GEC_ERRSLICE1_LATENTERR_STATUS_0
#define NVDLA_GEC5_FIRST_REG 0x1080 // NVDLA_GEC_ERRSLICE1_COUNTER_RELOAD_0
#define NVDLA_GEC5_LAST_REG 0x1084 // NVDLA_GEC_ERRSLICE1_MISSIONERR_ECC_CORRECTION_DIS_0
#define NVDLA_GEC6_FIRST_REG 0x1090 // NVDLA_GEC_ERRSLICE2_MISSIONERR_ENABLE_0
#define NVDLA_GEC6_LAST_REG 0x10a8 // NVDLA_GEC_ERRSLICE2_LATENTERR_STATUS_0
#define NVDLA_GEC7_FIRST_REG 0x10b0 // NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0
#define NVDLA_GEC7_LAST_REG 0x10b0 // NVDLA_GEC_ERRSLICE2_COUNTER_RELOAD_0
#define NVDLA_MCIF0_FIRST_REG 0x2000 // NVDLA_MCIF_CFG_RD_WEIGHT_0_0
#define NVDLA_MCIF0_LAST_REG 0x2018 // NVDLA_MCIF_STATUS_0
#define NVDLA_CVIF0_FIRST_REG 0x3000 // NVDLA_CVIF_CFG_RD_WEIGHT_0_0
#define NVDLA_CVIF0_LAST_REG 0x3018 // NVDLA_CVIF_STATUS_0
#define NVDLA_BDMA0_FIRST_REG 0x4000 // NVDLA_BDMA_CFG_SRC_ADDR_LOW_0
#define NVDLA_BDMA0_LAST_REG 0x4050 // NVDLA_BDMA_STATUS_GRP1_WRITE_STALL_0
#define NVDLA_CDMA0_FIRST_REG 0x5000 // NVDLA_CDMA_S_STATUS_0
#define NVDLA_CDMA0_LAST_REG 0x50e8 // NVDLA_CDMA_D_CYA_0
#define NVDLA_CSC0_FIRST_REG 0x6000 // NVDLA_CSC_S_STATUS_0
#define NVDLA_CSC0_LAST_REG 0x6064 // NVDLA_CSC_D_CYA_0
#define NVDLA_CMAC_A0_FIRST_REG 0x7000 // NVDLA_CMAC_A_S_STATUS_0
#define NVDLA_CMAC_A0_LAST_REG 0x700c // NVDLA_CMAC_A_D_MISC_CFG_0
#define NVDLA_CMAC_B0_FIRST_REG 0x8000 // NVDLA_CMAC_B_S_STATUS_0
#define NVDLA_CMAC_B0_LAST_REG 0x800c // NVDLA_CMAC_B_D_MISC_CFG_0
#define NVDLA_CACC0_FIRST_REG 0x9000 // NVDLA_CACC_S_STATUS_0
#define NVDLA_CACC0_LAST_REG 0x9034 // NVDLA_CACC_D_CYA_0
#define NVDLA_SDP_RDMA0_FIRST_REG 0xa000 // NVDLA_SDP_RDMA_S_STATUS_0
#define NVDLA_SDP_RDMA0_LAST_REG 0xa090 // NVDLA_SDP_RDMA_D_PERF_ERDMA_READ_STALL_0
#define NVDLA_SDP0_FIRST_REG 0xb000 // NVDLA_SDP_S_STATUS_0
#define NVDLA_SDP0_LAST_REG 0xb0f8 // NVDLA_SDP_D_PERF_LUT_LO_HIT_0
#define NVDLA_PDP_RDMA0_FIRST_REG 0xc000 // NVDLA_PDP_RDMA_S_STATUS_0
#define NVDLA_PDP_RDMA0_LAST_REG 0xc04c // NVDLA_PDP_RDMA_D_CYA_0
#define NVDLA_PDP0_FIRST_REG 0xd000 // NVDLA_PDP_S_STATUS_0
#define NVDLA_PDP0_LAST_REG 0xd09c // NVDLA_PDP_D_CYA_0
#define NVDLA_CDP_RDMA0_FIRST_REG 0xe000 // NVDLA_CDP_RDMA_S_STATUS_0
#define NVDLA_CDP_RDMA0_LAST_REG 0xe040 // NVDLA_CDP_RDMA_D_CYA_0
#define NVDLA_CDP0_FIRST_REG 0xf000 // NVDLA_CDP_S_STATUS_0
#define NVDLA_CDP0_LAST_REG 0xf0b8 // NVDLA_CDP_D_CYA_0
#define NVDLA_RBK0_FIRST_REG 0x10000 // NVDLA_RBK_S_STATUS_0
#define NVDLA_RBK0_LAST_REG 0x10060 // NVDLA_RBK_D_PERF_WRITE_STALL_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARNVDLA_H_INC_
