Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 24 11:40:14 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.394        0.000                      0                 2136        0.029        0.000                      0                 2136        3.750        0.000                       0                   936  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.394        0.000                      0                 2136        0.029        0.000                      0                 2136        3.750        0.000                       0                   936  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 1.830ns (19.515%)  route 7.547ns (80.485%))
  Logic Levels:           9  (LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.563     5.084    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=79, routed)          1.084     6.686    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  U_Core/U_DataPath/U_PC/q[14]_i_3__0/O
                         net (fo=1, routed)           0.402     7.212    U_Core/U_DataPath/U_PC/q[14]_i_3__0_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.336 r  U_Core/U_DataPath/U_PC/q[14]_i_2__0/O
                         net (fo=4, routed)           0.725     8.061    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.185 r  U_Core/U_DataPath/U_PC/q[31]_i_17__0/O
                         net (fo=1, routed)           0.420     8.605    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=36, routed)          0.661     9.390    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.514 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=39, routed)          0.969    10.484    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.118    10.602 r  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=30, routed)          0.975    11.577    U_Core/U_ControlUnit/q[30]_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.326    11.903 r  U_Core/U_ControlUnit/q[12]_i_2/O
                         net (fo=1, routed)           0.787    12.690    U_Core/U_ControlUnit/q[12]_i_2_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124    12.814 r  U_Core/U_ControlUnit/q[12]_i_1__0/O
                         net (fo=2, routed)           0.901    13.716    U_Core/U_ControlUnit/q_reg[31][10]
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.840 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.622    14.462    U_RegFile/RegFile_reg_r2_0_31_12_17/DIA0
    SLICE_X52Y42         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.451    14.792    U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X52Y42         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X52Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.856    U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -14.462    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.224ns  (logic 1.830ns (19.841%)  route 7.394ns (80.159%))
  Logic Levels:           9  (LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.563     5.084    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=79, routed)          1.084     6.686    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  U_Core/U_DataPath/U_PC/q[14]_i_3__0/O
                         net (fo=1, routed)           0.402     7.212    U_Core/U_DataPath/U_PC/q[14]_i_3__0_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.336 r  U_Core/U_DataPath/U_PC/q[14]_i_2__0/O
                         net (fo=4, routed)           0.725     8.061    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.185 r  U_Core/U_DataPath/U_PC/q[31]_i_17__0/O
                         net (fo=1, routed)           0.420     8.605    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=36, routed)          0.661     9.390    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.514 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=39, routed)          0.969    10.484    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.118    10.602 r  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=30, routed)          0.882    11.483    U_Core/U_ControlUnit/q[30]_i_9_n_0
    SLICE_X40Y44         LUT6 (Prop_lut6_I0_O)        0.326    11.809 r  U_Core/U_ControlUnit/q[17]_i_2/O
                         net (fo=1, routed)           0.894    12.704    U_Core/U_ControlUnit/q[17]_i_2_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I0_O)        0.124    12.828 r  U_Core/U_ControlUnit/q[17]_i_1__0/O
                         net (fo=2, routed)           0.740    13.567    U_Core/U_ControlUnit/q_reg[31][15]
    SLICE_X50Y42         LUT6 (Prop_lut6_I4_O)        0.124    13.691 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_5/O
                         net (fo=2, routed)           0.617    14.308    U_RegFile/RegFile_reg_r2_0_31_12_17/DIC1
    SLICE_X52Y42         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.451    14.792    U_RegFile/RegFile_reg_r2_0_31_12_17/WCLK
    SLICE_X52Y42         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X52Y42         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.768    U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -14.308    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.214ns  (logic 1.870ns (20.294%)  route 7.344ns (79.706%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.563     5.084    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=79, routed)          1.084     6.686    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  U_Core/U_DataPath/U_PC/q[14]_i_3__0/O
                         net (fo=1, routed)           0.402     7.212    U_Core/U_DataPath/U_PC/q[14]_i_3__0_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.336 r  U_Core/U_DataPath/U_PC/q[14]_i_2__0/O
                         net (fo=4, routed)           0.725     8.061    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.185 r  U_Core/U_DataPath/U_PC/q[31]_i_17__0/O
                         net (fo=1, routed)           0.420     8.605    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=36, routed)          0.661     9.390    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.514 f  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=39, routed)          0.930    10.444    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.152    10.596 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.095    11.691    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.332    12.023 r  U_Core/U_ControlUnit/q[19]_i_3/O
                         net (fo=1, routed)           0.495    12.518    U_Core/U_ControlUnit/q[19]_i_3_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.124    12.642 r  U_Core/U_ControlUnit/q[19]_i_1__0/O
                         net (fo=2, routed)           1.027    13.669    U_Core/U_ControlUnit/q_reg[31][17]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124    13.793 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.506    14.299    U_RegFile/RegFile_reg_r2_0_31_18_23/DIA1
    SLICE_X52Y45         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.452    14.793    U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X52Y45         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X52Y45         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.760    U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -14.299    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.201ns  (logic 1.870ns (20.324%)  route 7.331ns (79.676%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.563     5.084    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=79, routed)          1.084     6.686    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  U_Core/U_DataPath/U_PC/q[14]_i_3__0/O
                         net (fo=1, routed)           0.402     7.212    U_Core/U_DataPath/U_PC/q[14]_i_3__0_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.336 r  U_Core/U_DataPath/U_PC/q[14]_i_2__0/O
                         net (fo=4, routed)           0.725     8.061    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.185 r  U_Core/U_DataPath/U_PC/q[31]_i_17__0/O
                         net (fo=1, routed)           0.420     8.605    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=36, routed)          0.661     9.390    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.514 f  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=39, routed)          0.930    10.444    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.152    10.596 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.095    11.691    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.332    12.023 r  U_Core/U_ControlUnit/q[19]_i_3/O
                         net (fo=1, routed)           0.495    12.518    U_Core/U_ControlUnit/q[19]_i_3_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.124    12.642 r  U_Core/U_ControlUnit/q[19]_i_1__0/O
                         net (fo=2, routed)           1.027    13.669    U_Core/U_ControlUnit/q_reg[31][17]
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.124    13.793 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.492    14.285    U_RegFile/RegFile_reg_r1_0_31_18_23/DIA1
    SLICE_X52Y44         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.452    14.793    U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X52Y44         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X52Y44         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.760    U_RegFile/RegFile_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 1.870ns (20.318%)  route 7.334ns (79.682%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.563     5.084    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=79, routed)          1.084     6.686    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  U_Core/U_DataPath/U_PC/q[14]_i_3__0/O
                         net (fo=1, routed)           0.402     7.212    U_Core/U_DataPath/U_PC/q[14]_i_3__0_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.336 r  U_Core/U_DataPath/U_PC/q[14]_i_2__0/O
                         net (fo=4, routed)           0.725     8.061    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.185 r  U_Core/U_DataPath/U_PC/q[31]_i_17__0/O
                         net (fo=1, routed)           0.420     8.605    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=36, routed)          0.661     9.390    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.514 f  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=39, routed)          0.930    10.444    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.152    10.596 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.236    11.832    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I0_O)        0.332    12.164 r  U_Core/U_ControlUnit/q[27]_i_3/O
                         net (fo=1, routed)           0.833    12.997    U_Core/U_ControlUnit/q[27]_i_3_n_0
    SLICE_X50Y49         LUT5 (Prop_lut5_I2_O)        0.124    13.121 r  U_Core/U_ControlUnit/q[27]_i_1__0/O
                         net (fo=2, routed)           0.702    13.822    U_Core/U_ControlUnit/q_reg[31][25]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.946 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.342    14.288    U_RegFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X52Y46         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.452    14.793    U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y46         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X52Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.790    U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 1.830ns (19.813%)  route 7.406ns (80.187%))
  Logic Levels:           9  (LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.563     5.084    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=79, routed)          1.084     6.686    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  U_Core/U_DataPath/U_PC/q[14]_i_3__0/O
                         net (fo=1, routed)           0.402     7.212    U_Core/U_DataPath/U_PC/q[14]_i_3__0_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.336 r  U_Core/U_DataPath/U_PC/q[14]_i_2__0/O
                         net (fo=4, routed)           0.725     8.061    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.185 r  U_Core/U_DataPath/U_PC/q[31]_i_17__0/O
                         net (fo=1, routed)           0.420     8.605    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=36, routed)          0.661     9.390    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.514 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=39, routed)          0.969    10.484    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.118    10.602 r  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=30, routed)          0.975    11.577    U_Core/U_ControlUnit/q[30]_i_9_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.326    11.903 r  U_Core/U_ControlUnit/q[12]_i_2/O
                         net (fo=1, routed)           0.787    12.690    U_Core/U_ControlUnit/q[12]_i_2_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.124    12.814 r  U_Core/U_ControlUnit/q[12]_i_1__0/O
                         net (fo=2, routed)           0.901    13.716    U_Core/U_ControlUnit/q_reg[31][10]
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.124    13.840 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_12_17_i_2/O
                         net (fo=2, routed)           0.481    14.321    U_RegFile/RegFile_reg_r1_0_31_12_17/DIA0
    SLICE_X52Y41         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.451    14.792    U_RegFile/RegFile_reg_r1_0_31_12_17/WCLK
    SLICE_X52Y41         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X52Y41         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.856    U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 1.830ns (20.015%)  route 7.313ns (79.985%))
  Logic Levels:           9  (LUT3=1 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.563     5.084    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=79, routed)          1.084     6.686    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  U_Core/U_DataPath/U_PC/q[14]_i_3__0/O
                         net (fo=1, routed)           0.402     7.212    U_Core/U_DataPath/U_PC/q[14]_i_3__0_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.336 r  U_Core/U_DataPath/U_PC/q[14]_i_2__0/O
                         net (fo=4, routed)           0.725     8.061    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.185 r  U_Core/U_DataPath/U_PC/q[31]_i_17__0/O
                         net (fo=1, routed)           0.420     8.605    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=36, routed)          0.661     9.390    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.514 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=39, routed)          0.969    10.484    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.118    10.602 r  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=30, routed)          1.227    11.828    U_Core/U_ControlUnit/q[30]_i_9_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326    12.154 r  U_Core/U_ControlUnit/q[29]_i_2/O
                         net (fo=1, routed)           0.624    12.779    U_Core/U_ControlUnit/q[29]_i_2_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.124    12.903 r  U_Core/U_ControlUnit/q[29]_i_1__0/O
                         net (fo=2, routed)           0.620    13.523    U_Core/U_ControlUnit/q_reg[31][27]
    SLICE_X53Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.647 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.580    14.227    U_RegFile/RegFile_reg_r2_0_31_24_29/DIC1
    SLICE_X52Y47         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.453    14.794    U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y47         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.770    U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 1.830ns (19.857%)  route 7.386ns (80.143%))
  Logic Levels:           9  (LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.563     5.084    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=79, routed)          1.084     6.686    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  U_Core/U_DataPath/U_PC/q[14]_i_3__0/O
                         net (fo=1, routed)           0.402     7.212    U_Core/U_DataPath/U_PC/q[14]_i_3__0_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.336 r  U_Core/U_DataPath/U_PC/q[14]_i_2__0/O
                         net (fo=4, routed)           0.725     8.061    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.185 r  U_Core/U_DataPath/U_PC/q[31]_i_17__0/O
                         net (fo=1, routed)           0.420     8.605    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=36, routed)          0.661     9.390    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.514 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=39, routed)          0.969    10.484    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.118    10.602 r  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=30, routed)          1.126    11.728    U_Core/U_ControlUnit/q[30]_i_9_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326    12.054 r  U_Core/U_ControlUnit/q[28]_i_2/O
                         net (fo=1, routed)           0.622    12.676    U_Core/U_ControlUnit/q[28]_i_2_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.800 r  U_Core/U_ControlUnit/q[28]_i_1__0/O
                         net (fo=2, routed)           0.902    13.702    U_Core/U_ControlUnit/q_reg[31][26]
    SLICE_X51Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.826 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.474    14.300    U_RegFile/RegFile_reg_r1_0_31_24_29/DIC0
    SLICE_X52Y46         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.452    14.793    U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y46         RAMD32                                       r  U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X52Y46         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.843    U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 1.830ns (19.857%)  route 7.386ns (80.143%))
  Logic Levels:           9  (LUT3=1 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.563     5.084    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=79, routed)          1.084     6.686    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  U_Core/U_DataPath/U_PC/q[14]_i_3__0/O
                         net (fo=1, routed)           0.402     7.212    U_Core/U_DataPath/U_PC/q[14]_i_3__0_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.336 r  U_Core/U_DataPath/U_PC/q[14]_i_2__0/O
                         net (fo=4, routed)           0.725     8.061    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.185 r  U_Core/U_DataPath/U_PC/q[31]_i_17__0/O
                         net (fo=1, routed)           0.420     8.605    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=36, routed)          0.661     9.390    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.514 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=39, routed)          0.969    10.484    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0
    SLICE_X40Y43         LUT4 (Prop_lut4_I0_O)        0.118    10.602 r  U_Core/U_ControlUnit/q[30]_i_9/O
                         net (fo=30, routed)          1.126    11.728    U_Core/U_ControlUnit/q[30]_i_9_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I0_O)        0.326    12.054 r  U_Core/U_ControlUnit/q[28]_i_2/O
                         net (fo=1, routed)           0.622    12.676    U_Core/U_ControlUnit/q[28]_i_2_n_0
    SLICE_X45Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.800 r  U_Core/U_ControlUnit/q[28]_i_1__0/O
                         net (fo=2, routed)           0.902    13.702    U_Core/U_ControlUnit/q_reg[31][26]
    SLICE_X51Y47         LUT6 (Prop_lut6_I4_O)        0.124    13.826 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.474    14.300    U_RegFile/RegFile_reg_r2_0_31_24_29/DIC0
    SLICE_X52Y47         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.453    14.794    U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y47         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y47         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.844    U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 1.870ns (20.514%)  route 7.246ns (79.486%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.563     5.084    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X46Y37         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=79, routed)          1.084     6.686    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.124     6.810 r  U_Core/U_DataPath/U_PC/q[14]_i_3__0/O
                         net (fo=1, routed)           0.402     7.212    U_Core/U_DataPath/U_PC/q[14]_i_3__0_n_0
    SLICE_X45Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.336 r  U_Core/U_DataPath/U_PC/q[14]_i_2__0/O
                         net (fo=4, routed)           0.725     8.061    U_Core/U_DataPath/U_PC/q_reg[8]_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.124     8.185 r  U_Core/U_DataPath/U_PC/q[31]_i_17__0/O
                         net (fo=1, routed)           0.420     8.605    U_Core/U_ControlUnit/q_reg[31]_0
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.729 r  U_Core/U_ControlUnit/q[31]_i_5__0/O
                         net (fo=36, routed)          0.661     9.390    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X45Y41         LUT3 (Prop_lut3_I1_O)        0.124     9.514 f  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_68/O
                         net (fo=39, routed)          0.930    10.444    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_0
    SLICE_X45Y41         LUT2 (Prop_lut2_I1_O)        0.152    10.596 r  U_Core/U_ControlUnit/q[30]_i_3/O
                         net (fo=31, routed)          1.177    11.774    U_Core/U_ControlUnit/q[30]_i_3_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.332    12.106 r  U_Core/U_ControlUnit/q[31]_i_4/O
                         net (fo=1, routed)           0.746    12.852    U_Core/U_ControlUnit/q[31]_i_4_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.124    12.976 r  U_Core/U_ControlUnit/q[31]_i_1__0/O
                         net (fo=2, routed)           0.457    13.433    U_Core/U_ControlUnit/q_reg[31][29]
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.124    13.557 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.643    14.200    U_RegFile/RegFile_reg_r2_0_31_30_31/DIA1
    SLICE_X52Y49         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         1.453    14.794    U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y49         RAMD32                                       r  U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X52Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.761    U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.761    
                         arrival time                         -14.200    
  -------------------------------------------------------------------
                         slack                                  0.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_ExeReg_ALU/q_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_APB_Master/temp_addr_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.952%)  route 0.231ns (62.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.565     1.448    U_Core/U_DataPath/U_ExeReg_ALU/clk_IBUF_BUFG
    SLICE_X53Y50         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_ALU/q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  U_Core/U_DataPath/U_ExeReg_ALU/q_reg[25]/Q
                         net (fo=1, routed)           0.231     1.820    U_APB_Master/dataAddr[23]
    SLICE_X57Y49         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.838     1.965    U_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y49         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[25]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X57Y49         FDCE (Hold_fdce_C_D)         0.070     1.791    U_APB_Master/temp_addr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.507%)  route 0.298ns (64.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X50Y35         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_APB_Master/temp_wdata_reg_reg[9]/Q
                         net (fo=11, routed)          0.298     1.907    U_RAM/mem_reg_1[9]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.818    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.841%)  route 0.307ns (65.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X50Y35         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_APB_Master/temp_wdata_reg_reg[4]/Q
                         net (fo=10, routed)          0.307     1.916    U_RAM/mem_reg_1[4]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.818    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_IntfO/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_IntfO/PRDATA_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.585     1.468    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X61Y29         FDCE                                         r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[18]/Q
                         net (fo=1, routed)           0.054     1.663    U_GPIOC/U_APB_IntfO/slv_reg2[18]
    SLICE_X60Y29         LUT4 (Prop_lut4_I3_O)        0.045     1.708 r  U_GPIOC/U_APB_IntfO/PRDATA[18]_i_1__1/O
                         net (fo=1, routed)           0.000     1.708    U_GPIOC/U_APB_IntfO/PRDATA[18]_i_1__1_n_0
    SLICE_X60Y29         FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.853     1.980    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[18]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.121     1.602    U_GPIOC/U_APB_IntfO/PRDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_FndController_Periph/U_APB_Intf_FndController/slv_reg0_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.561     1.444    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X57Y31         FDCE                                         r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg0_reg[21]/Q
                         net (fo=1, routed)           0.054     1.639    U_FndController_Periph/U_APB_Intf_FndController/slv_reg0__3[21]
    SLICE_X56Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.684 r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     1.684    U_FndController_Periph/U_APB_Intf_FndController/PRDATA[21]_i_1_n_0
    SLICE_X56Y31         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.828     1.955    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X56Y31         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[21]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X56Y31         FDRE (Hold_fdre_C_D)         0.121     1.578    U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_IntfO/slv_reg2_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_IntfO/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.563     1.446    U_GPIOD/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X57Y33         FDCE                                         r  U_GPIOD/U_APB_IntfO/slv_reg2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y33         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  U_GPIOD/U_APB_IntfO/slv_reg2_reg[23]/Q
                         net (fo=1, routed)           0.056     1.643    U_GPIOD/U_APB_IntfO/slv_reg2__0[23]
    SLICE_X56Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.688 r  U_GPIOD/U_APB_IntfO/PRDATA[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.688    U_GPIOD/U_APB_IntfO/PRDATA[23]_i_1__0_n_0
    SLICE_X56Y33         FDRE                                         r  U_GPIOD/U_APB_IntfO/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.830     1.957    U_GPIOD/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  U_GPIOD/U_APB_IntfO/PRDATA_reg[23]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X56Y33         FDRE (Hold_fdre_C_D)         0.120     1.579    U_GPIOD/U_APB_IntfO/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.222%)  route 0.359ns (71.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.562     1.445    U_APB_Master/clk_IBUF_BUFG
    SLICE_X49Y34         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  U_APB_Master/temp_wdata_reg_reg[10]/Q
                         net (fo=11, routed)          0.359     1.945    U_RAM/mem_reg_1[10]
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.872     2.000    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.818    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_FndController_Periph/U_APB_Intf_FndController/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.566     1.449    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X57Y39         FDCE                                         r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y39         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg0_reg[7]/Q
                         net (fo=1, routed)           0.080     1.670    U_FndController_Periph/U_APB_Intf_FndController/slv_reg0__3[7]
    SLICE_X56Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.715 r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.715    U_FndController_Periph/U_APB_Intf_FndController/PRDATA[7]_i_1__0_n_0
    SLICE_X56Y39         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.835     1.962    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X56Y39         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[7]/C
                         clock pessimism             -0.500     1.462    
    SLICE_X56Y39         FDRE (Hold_fdre_C_D)         0.121     1.583    U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.589     1.472    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X58Y33         FDCE                                         r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg2_reg[19]/Q
                         net (fo=1, routed)           0.053     1.666    U_FndController_Periph/U_APB_Intf_FndController/slv_reg2__1[19]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.711 r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     1.711    U_FndController_Periph/U_APB_Intf_FndController/PRDATA[19]_i_1_n_0
    SLICE_X59Y33         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.857     1.984    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[19]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X59Y33         FDRE (Hold_fdre_C_D)         0.092     1.577    U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_FndController_Periph/U_APB_Intf_FndController/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.591     1.474    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X63Y36         FDCE                                         r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_FndController_Periph/U_APB_Intf_FndController/slv_reg0_reg[2]/Q
                         net (fo=1, routed)           0.057     1.673    U_FndController_Periph/U_APB_Intf_FndController/slv_reg0__3[2]
    SLICE_X62Y36         LUT5 (Prop_lut5_I2_O)        0.045     1.718 r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.718    U_FndController_Periph/U_APB_Intf_FndController/PRDATA[2]_i_1_n_0
    SLICE_X62Y36         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=935, routed)         0.861     1.988    U_FndController_Periph/U_APB_Intf_FndController/clk_IBUF_BUFG
    SLICE_X62Y36         FDRE                                         r  U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[2]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.092     1.579    U_FndController_Periph/U_APB_Intf_FndController/PRDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y42   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y41   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y41   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y41   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y43   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X49Y43   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X48Y42   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[16]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y37   U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y38   U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y38   U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y38   U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y38   U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y38   U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y38   U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y38   U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y38   U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y38   U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y38   U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y39   U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y39   U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK



