SystemVerilog code to generate the patter 1,2,2,3,3,3,4,4,4,4, ... 

The end the of the gereated pattern can be provided by setting tr.maxm. The default value of maxm = 10.
