library ieee;
use ieee.std_logic_1164.all;

entity decoder is
	port (Op: in std_logic_vector (1 downto 0);
			Funct: in std_logic_vector (5 downto 0);
			Rd: in std_logic_vector (3 downto 0);
			ALUControl: out std_logic_vector (1 downto 0);
			RegWrite: out std_logic);
end decoder;

architecture behave of decoder is
begin
	ALUControl <= b"00";
	RegWrite <= b'1';
end;