Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,3902
design__instance__area,48488
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0008929095347411931
power__switching__total,0.00041302587487734854
power__leakage__total,0.00000116902367608418
power__total,0.0013071044813841581
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2837638537796267
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2875292862964391
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10342704763156671
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.444365778973019
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.103427
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.634811
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3292962384865706
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3366627905079037
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5899252364691843
timing__setup__ws__corner:nom_slow_1p08V_125C,10.067280627418135
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.589925
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,10.067281
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.30113676293817865
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.306209150036543
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2839534243664429
timing__setup__ws__corner:nom_typ_1p20V_25C,11.2853001249334
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.283953
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.939106
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2837638537796267
clock__skew__worst_setup,0.2875292862964391
timing__hold__ws,0.10342704763156671
timing__setup__ws,10.067280627418135
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103427
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.067281
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3902
design__instance__area__stdcell,48488
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.806665
design__instance__utilization__stdcell,0.806665
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,10
design__instance__area__class:buffer,87.0912
design__instance__count__class:inverter,127
design__instance__area__class:inverter,716.688
design__instance__count__class:sequential_cell,222
design__instance__area__class:sequential_cell,10472.7
design__instance__count__class:multi_input_combinational_cell,2886
design__instance__area__class:multi_input_combinational_cell,28518.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,590
design__instance__area__class:timing_repair_buffer,8081.34
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,96856.9
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,18
design__instance__area__class:clock_inverter,166.925
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,316
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
antenna_diodes_count,0
route__net,4120
route__net__special,2
route__drc_errors__iter:0,2484
route__wirelength__iter:0,108340
route__drc_errors__iter:1,1432
route__wirelength__iter:1,107468
route__drc_errors__iter:2,1373
route__wirelength__iter:2,107228
route__drc_errors__iter:3,226
route__wirelength__iter:3,106563
route__drc_errors__iter:4,69
route__wirelength__iter:4,106513
route__drc_errors__iter:5,13
route__wirelength__iter:5,106492
route__drc_errors__iter:6,12
route__wirelength__iter:6,106490
route__drc_errors__iter:7,4
route__wirelength__iter:7,106493
route__drc_errors__iter:8,0
route__wirelength__iter:8,106487
route__drc_errors,0
route__wirelength,106487
route__vias,26661
route__vias__singlecut,26661
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,482.055
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,185
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,185
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,185
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,185
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000192194
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000181138
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000771157
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000181138
design_powergrid__voltage__worst,0.0000181138
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000192194
design_powergrid__drop__worst__net:VPWR,0.0000192194
design_powergrid__voltage__worst__net:VGND,0.0000181138
design_powergrid__drop__worst__net:VGND,0.0000181138
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000007999999999999999637984894607090069484911509789526462554931640625
ir__drop__worst,0.0000191999999999999991311637470570161667637876234948635101318359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
