/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az566-932
+ date
Mon Nov 11 21:43:31 UTC 2024
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1731361411
+ CACTUS_STARTTIME=1731361411
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.16.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.16.0
Compile date:      Nov 11 2024 (21:36:55)
Run date:          Nov 11 2024 (21:43:32+0000)
Run host:          fv-az566-932.ut545be5203uvep113pmbghppc.ex.internal.cloudapp.net (pid=131269)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az566-932
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364592KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=d7f98110-82d6-2f44-805d-63fc0e5d6a97, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1025-azure, OSVersion="#26~22.04.1-Ubuntu SMP Thu Jul 11 22:33:04 UTC 2024", HostName=fv-az566-932, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364592KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00123487 sec
      iterations=10000000... time=0.012489 sec
      iterations=100000000... time=0.123813 sec
      iterations=900000000... time=1.11419 sec
      iterations=900000000... time=0.835977 sec
      result: 6.46976 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00196863 sec
      iterations=10000000... time=0.0197366 sec
      iterations=100000000... time=0.197282 sec
      iterations=600000000... time=1.18356 sec
      result: 16.2222 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187137 sec
      iterations=10000000... time=0.018561 sec
      iterations=100000000... time=0.185521 sec
      iterations=600000000... time=1.11461 sec
      result: 8.61288 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001234 sec
      iterations=10000... time=0.00124238 sec
      iterations=100000... time=0.0123606 sec
      iterations=1000000... time=0.123641 sec
      iterations=9000000... time=1.11291 sec
      result: 1.23656 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000523385 sec
      iterations=10000... time=0.00502075 sec
      iterations=100000... time=0.0496318 sec
      iterations=1000000... time=0.496791 sec
      iterations=2000000... time=0.993675 sec
      iterations=4000000... time=1.98807 sec
      result: 4.97016 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4e-07 sec
      iterations=10... time=2.726e-06 sec
      iterations=100... time=2.6018e-05 sec
      iterations=1000... time=0.000257279 sec
      iterations=10000... time=0.0024669 sec
      iterations=100000... time=0.0243923 sec
      iterations=1000000... time=0.243827 sec
      iterations=5000000... time=1.22101 sec
      result: 100.638 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.66e-06 sec
      iterations=10... time=4.816e-05 sec
      iterations=100... time=0.000472901 sec
      iterations=1000... time=0.0046806 sec
      iterations=10000... time=0.0467786 sec
      iterations=100000... time=0.465986 sec
      iterations=200000... time=0.926993 sec
      iterations=400000... time=1.85848 sec
      result: 84.6316 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=2.545e-06 sec
      iterations=10000... time=2.4767e-05 sec
      iterations=100000... time=0.00024669 sec
      iterations=1000000... time=0.00246626 sec
      iterations=10000000... time=0.0247129 sec
      iterations=100000000... time=0.247559 sec
      iterations=400000000... time=0.990975 sec
      iterations=800000000... time=1.98174 sec
      result: 0.309647 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=9.148e-06 sec
      iterations=10000... time=0.000100106 sec
      iterations=100000... time=0.00095568 sec
      iterations=1000000... time=0.009633 sec
      iterations=10000000... time=0.0960403 sec
      iterations=100000000... time=0.95055 sec
      iterations=200000000... time=1.9661 sec
      result: 1.22881 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.3e-07 sec
      iterations=10... time=2.815e-06 sec
      iterations=100... time=2.7622e-05 sec
      iterations=1000... time=0.000275873 sec
      iterations=10000... time=0.00276843 sec
      iterations=100000... time=0.0276659 sec
      iterations=1000000... time=0.276852 sec
      iterations=4000000... time=1.10743 sec
      result: 88.7674 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=5.931e-06 sec
      iterations=10... time=4.825e-05 sec
      iterations=100... time=0.000480485 sec
      iterations=1000... time=0.00433524 sec
      iterations=10000... time=0.0431184 sec
      iterations=100000... time=0.43276 sec
      iterations=300000... time=1.29363 sec
      result: 91.1889 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.11e-05 sec
      iterations=10... time=0.00030113 sec
      iterations=100... time=0.00286986 sec
      iterations=1000... time=0.0292449 sec
      iterations=10000... time=0.288836 sec
      iterations=40000... time=1.17895 sec
      result: 0.0586286 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000150681 sec
      iterations=10... time=0.00149461 sec
      iterations=100... time=0.0153876 sec
      iterations=1000... time=0.150327 sec
      iterations=7000... time=1.08154 sec
      result: 0.157852 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00450413 sec
      iterations=10... time=0.0454943 sec
      iterations=100... time=0.457473 sec
      iterations=200... time=0.91209 sec
      iterations=400... time=1.79164 sec
      result: 0.348484 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00127546 sec
      iterations=10000000... time=0.0123901 sec
      iterations=100000000... time=0.123822 sec
      iterations=900000000... time=1.11427 sec
      iterations=900000000... time=0.83806 sec
      result: 6.51672 GHz
    CPU floating point performance:
      iterations=1000000... time=0.0019777 sec
      iterations=10000000... time=0.0197409 sec
      iterations=100000000... time=0.197306 sec
      iterations=600000000... time=1.18382 sec
      result: 16.2187 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187153 sec
      iterations=10000000... time=0.0185493 sec
      iterations=100000000... time=0.185575 sec
      iterations=600000000... time=1.11707 sec
      result: 8.59395 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124697 sec
      iterations=10000... time=0.00124484 sec
      iterations=100000... time=0.0123675 sec
      iterations=1000000... time=0.123712 sec
      iterations=9000000... time=1.11338 sec
      result: 1.23709 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000484151 sec
      iterations=10000... time=0.00457207 sec
      iterations=100000... time=0.0452202 sec
      iterations=1000000... time=0.452035 sec
      iterations=2000000... time=0.903333 sec
      iterations=4000000... time=1.80588 sec
      result: 4.51469 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.71e-07 sec
      iterations=10... time=3.2205e-06 sec
      iterations=100... time=3.238e-05 sec
      iterations=1000... time=0.000293997 sec
      iterations=10000... time=0.00251405 sec
      iterations=100000... time=0.0243015 sec
      iterations=1000000... time=0.24384 sec
      iterations=5000000... time=1.21958 sec
      result: 100.756 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.511e-06 sec
      iterations=10... time=5.1761e-05 sec
      iterations=100... time=0.000491275 sec
      iterations=1000... time=0.00486807 sec
      iterations=10000... time=0.0485609 sec
      iterations=100000... time=0.484472 sec
      iterations=200000... time=0.96847 sec
      iterations=400000... time=1.93674 sec
      result: 81.212 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.1255e-06 sec
      iterations=10000... time=3.2065e-05 sec
      iterations=100000... time=0.000280618 sec
      iterations=1000000... time=0.00251132 sec
      iterations=10000000... time=0.0247259 sec
      iterations=100000000... time=0.248401 sec
      iterations=400000000... time=1.01748 sec
      result: 0.317962 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.58895e-05 sec
      iterations=10000... time=0.000127147 sec
      iterations=100000... time=0.00115237 sec
      iterations=1000000... time=0.0100042 sec
      iterations=10000000... time=0.0989219 sec
      iterations=100000000... time=0.980659 sec
      iterations=200000000... time=1.96663 sec
      result: 1.22914 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.205e-07 sec
      iterations=10... time=3.5065e-06 sec
      iterations=100... time=3.1749e-05 sec
      iterations=1000... time=0.000272287 sec
      iterations=10000... time=0.00268508 sec
      iterations=100000... time=0.0269339 sec
      iterations=1000000... time=0.268866 sec
      iterations=4000000... time=1.07777 sec
      result: 91.2107 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.0289e-05 sec
      iterations=10... time=6.49515e-05 sec
      iterations=100... time=0.000539134 sec
      iterations=1000... time=0.004733 sec
      iterations=10000... time=0.0469469 sec
      iterations=100000... time=0.469282 sec
      iterations=200000... time=0.938139 sec
      iterations=400000... time=1.87463 sec
      result: 83.9024 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=4.799e-06 sec
      iterations=10... time=7.83255e-05 sec
      iterations=100... time=0.000779918 sec
      iterations=1000... time=0.00785145 sec
      iterations=10000... time=0.0783198 sec
      iterations=100000... time=0.790378 sec
      iterations=200000... time=1.60922 sec
      result: 0.214763 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=4.1452e-05 sec
      iterations=10... time=0.000407874 sec
      iterations=100... time=0.00412204 sec
      iterations=1000... time=0.039588 sec
      iterations=10000... time=0.391163 sec
      iterations=30000... time=1.1721 sec
      result: 0.624236 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000880269 sec
      iterations=10... time=0.0107375 sec
      iterations=100... time=0.106937 sec
      iterations=1000... time=1.09054 sec
      result: 1.43131 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Mon Nov 11 21:44:36 UTC 2024
+ echo Done.
Done.
  Elapsed time: 65.1 s
