// Seed: 1243311162
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15#(
        .id_16(-1),
        .id_17(1 + 1),
        .id_18(1),
        .id_19(1),
        .id_20(1'b0),
        .id_21(1),
        .id_22((1 + 1) - ~1),
        .id_23(1),
        .id_24(1),
        .id_25(-1),
        .id_26(-1)
    ),
    id_27
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2
);
  generate
    wor id_4, id_5, id_6;
    parameter id_7 = 1;
  endgenerate
  assign id_6 = -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_4,
      id_6,
      id_4,
      id_6,
      id_5,
      id_6,
      id_6,
      id_4,
      id_5,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_5 = 1;
endmodule
