Analysis & Synthesis report for teste_mips_toplevel
Wed Jul 23 22:38:33 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: i_mem:instruction_memory_inst
 14. Parameter Settings for User Entity Instance: d_mem:data_memory_inst
 15. Port Connectivity Checks: "mux2x1:mux_jump"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 23 22:38:33 2025       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; teste_mips_toplevel                         ;
; Top-level Entity Name           ; MIPS                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 606                                         ;
; Total pins                      ; 98                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                          ; Setting            ; Default Value       ;
+---------------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                     ;
; Top-level entity name                                                           ; MIPS               ; teste_mips_toplevel ;
; Family name                                                                     ; Cyclone V          ; Cyclone V           ;
; Use smart compilation                                                           ; Off                ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                  ;
; Enable compact report table                                                     ; Off                ; Off                 ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                 ;
; Preserve fewer node names                                                       ; On                 ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto               ; Auto                ;
; Safe State Machine                                                              ; Off                ; Off                 ;
; Extract Verilog State Machines                                                  ; On                 ; On                  ;
; Extract VHDL State Machines                                                     ; On                 ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                  ;
; Parallel Synthesis                                                              ; On                 ; On                  ;
; DSP Block Balancing                                                             ; Auto               ; Auto                ;
; NOT Gate Push-Back                                                              ; On                 ; On                  ;
; Power-Up Don't Care                                                             ; On                 ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                 ;
; Optimization Technique                                                          ; Balanced           ; Balanced            ;
; Carry Chain Length                                                              ; 70                 ; 70                  ;
; Auto Carry Chains                                                               ; On                 ; On                  ;
; Auto Open-Drain Pins                                                            ; On                 ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                 ;
; Auto ROM Replacement                                                            ; On                 ; On                  ;
; Auto RAM Replacement                                                            ; On                 ; On                  ;
; Auto DSP Block Replacement                                                      ; On                 ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                  ;
; Strict RAM Replacement                                                          ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                           ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                 ; On                  ;
; Report Parameter Settings                                                       ; On                 ; On                  ;
; Report Source Assignments                                                       ; On                 ; On                  ;
; Report Connectivity Checks                                                      ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation  ;
; HDL message level                                                               ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                 ;
; Clock MUX Protection                                                            ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                 ;
; Block Design Naming                                                             ; Auto               ; Auto                ;
; SDC constraint protection                                                       ; Off                ; Off                 ;
; Synthesis Effort                                                                ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                 ;
+---------------------------------------------------------------------------------+--------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-10        ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+
; ULA_CTRL.v                       ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA_CTRL.v          ;         ;
; ULA.v                            ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA.v               ;         ;
; somador_PC_4.v                   ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/somador_PC_4.v      ;         ;
; shift_left_2.v                   ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/shift_left_2.v      ;         ;
; regfile.v                        ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/regfile.v           ;         ;
; PC.v                             ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v                ;         ;
; mux2x1.v                         ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mux2x1.v            ;         ;
; MIPS.v                           ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v              ;         ;
; i_mem.v                          ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v             ;         ;
; extensor_de_sinal.v              ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/extensor_de_sinal.v ;         ;
; d_mem.v                          ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v             ;         ;
; ctrl.v                           ; yes             ; User Verilog HDL File        ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v              ;         ;
; instructions.list                ; yes             ; Auto-Found Unspecified File  ; C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/instructions.list   ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 835         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1232        ;
;     -- 7 input functions                    ; 64          ;
;     -- 6 input functions                    ; 288         ;
;     -- 5 input functions                    ; 241         ;
;     -- 4 input functions                    ; 156         ;
;     -- <=3 input functions                  ; 483         ;
;                                             ;             ;
; Dedicated logic registers                   ; 606         ;
;                                             ;             ;
; I/O pins                                    ; 98          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 606         ;
; Total fan-out                               ; 8007        ;
; Average fan-out                             ; 3.94        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                             ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------+--------------+--------------+
; Compilation Hierarchy Node         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                 ; Entity Name  ; Library Name ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------+--------------+--------------+
; |MIPS                              ; 1232 (84)           ; 606 (0)                   ; 0                 ; 0          ; 98   ; 0            ; |MIPS                               ; MIPS         ; work         ;
;    |PC:PC_inst|                    ; 30 (30)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |MIPS|PC:PC_inst                    ; PC           ; work         ;
;    |ULA:alu_inst|                  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ULA:alu_inst                  ; ULA          ; work         ;
;    |ctrl:control_unit_inst|        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|ctrl:control_unit_inst        ; ctrl         ; work         ;
;    |d_mem:data_memory_inst|        ; 352 (352)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|d_mem:data_memory_inst        ; d_mem        ; work         ;
;    |i_mem:instruction_memory_inst| ; 28 (28)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|i_mem:instruction_memory_inst ; i_mem        ; work         ;
;    |regfile:reg_file_inst|         ; 667 (667)           ; 576 (576)                 ; 0                 ; 0          ; 0    ; 0            ; |MIPS|regfile:reg_file_inst         ; regfile      ; work         ;
;    |somador_PC_4:PC_adder_inst|    ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MIPS|somador_PC_4:PC_adder_inst    ; somador_PC_4 ; work         ;
+------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; d_mem:data_memory_inst|ram_memory~160                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~224                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~128                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~192                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~161                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~225                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~129                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~193                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~162                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~226                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~130                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~194                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~163                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~227                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~131                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~195                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~164                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~228                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~132                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~196                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~165                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~229                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~133                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~197                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~166                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~230                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~134                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~198                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~167                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~231                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~135                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~199                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~168                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~232                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~136                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~200                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~169                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~233                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~137                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~201                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~170                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~234                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~138                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~202                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~171                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~235                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~139                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~203                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~172                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~236                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~140                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~204                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~173                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~237                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~141                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~205                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~174                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~238                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~142                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~206                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~175                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~239                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~143                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~207                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~176                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~240                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~144                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~208                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~177                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~241                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~145                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~209                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~178                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~242                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~146                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~210                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~179                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~243                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~147                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~211                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~180                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~244                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~148                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~212                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~181                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~245                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~149                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~213                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~182                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~246                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~150                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~214                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~183                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~247                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~151                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~215                ; rtl~3               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~184                ; rtl~0               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~248                ; rtl~1               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~152                ; rtl~2               ; yes                    ;
; d_mem:data_memory_inst|ram_memory~216                ; rtl~3               ; yes                    ;
; Number of user-specified and inferred latches = 256  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; PC:PC_inst|PC[1]                        ; Merged with PC:PC_inst|PC[0]                ;
; PC:PC_inst|PC[0]                        ; Stuck at GND due to stuck port data_in      ;
; regfile:reg_file_inst|regs[0][0]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][31]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][30]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][29]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][28]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][27]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][26]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][25]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][24]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][23]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][22]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][21]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][20]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][19]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][18]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][17]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][16]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][15]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][14]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][13]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][12]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][11]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][10]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][9]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][8]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][7]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][6]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][5]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][4]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][3]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][2]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[0][1]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][0]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][0]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][0]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][0]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][0]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][0]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][0]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][0]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][0]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][0]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][0]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][0]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][0]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][1]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][1]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][1]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][1]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][1]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][1]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][1]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][1]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][1]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][1]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][1]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][1]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][1]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][2]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][2]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][2]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][2]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][2]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][2]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][2]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][2]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][2]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][2]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][2]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][2]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][2]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][3]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][3]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][3]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][3]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][3]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][3]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][3]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][3]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][3]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][3]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][3]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][3]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][3]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][4]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][4]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][4]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][4]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][4]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][4]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][4]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][4]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][4]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][4]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][4]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][4]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][4]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][5]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][5]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][5]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][5]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][5]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][5]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][5]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][5]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][5]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][5]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][5]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][5]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][5]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][6]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][6]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][6]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][6]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][6]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][6]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][6]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][6]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][6]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][6]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][6]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][6]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][6]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][7]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][7]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][7]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][7]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][7]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][7]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][7]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][7]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][7]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][7]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][7]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][7]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][7]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][8]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][8]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][8]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][8]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][8]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][8]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][8]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][8]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][8]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][8]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][8]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][8]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][8]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][9]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][9]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][9]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][9]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][9]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][9]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][9]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][9]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][9]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][9]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][9]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][9]        ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][9]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][10]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][10]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][10]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][10]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][10]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][10]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][10]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][10]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][10]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][10]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][10]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][10]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][10]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][11]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][11]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][11]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][11]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][11]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][11]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][11]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][11]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][11]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][11]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][11]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][11]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][11]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][12]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][12]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][12]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][12]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][12]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][12]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][12]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][12]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][12]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][12]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][12]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][12]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][12]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][13]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][13]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][13]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][13]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][13]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][13]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][13]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][13]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][13]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][13]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][13]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][13]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][13]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][14]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][14]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][14]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][14]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][14]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][14]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][14]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][14]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][14]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][14]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][14]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][14]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][14]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][15]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][15]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][15]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][15]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][15]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][15]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][15]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][15]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][15]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][15]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][15]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][15]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][15]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][16]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][16]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][16]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][16]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][16]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][16]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][16]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][16]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][16]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][16]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][16]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][16]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][16]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][17]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][17]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][17]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][17]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][17]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][17]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][17]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][17]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][17]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][17]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][17]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][17]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][17]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][18]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][18]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][18]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][18]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][18]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][18]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][18]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][18]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][18]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][18]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][18]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][18]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][18]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][19]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][19]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][19]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][19]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][19]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][19]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][19]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][19]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][19]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][19]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][19]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][19]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][19]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][20]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][20]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][20]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][20]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][20]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][20]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][20]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][20]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][20]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][20]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][20]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][20]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][20]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][21]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][21]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][21]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][21]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][21]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][21]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][21]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][21]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][21]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][21]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][21]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][21]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][21]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][22]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][22]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][22]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][22]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][22]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][22]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][22]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][22]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][22]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][22]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][22]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][22]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][22]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][23]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][23]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][23]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][23]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][23]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][23]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][23]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][23]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][23]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][23]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][23]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][23]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][23]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][24]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][24]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][24]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][24]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][24]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][24]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][24]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][24]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][24]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][24]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][24]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][24]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][24]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][25]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][25]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][25]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][25]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][25]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][25]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][25]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][25]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][25]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][25]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][25]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][25]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][25]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][26]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][26]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][26]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][26]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][26]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][26]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][26]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][26]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][26]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][26]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][26]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][26]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][26]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][27]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][27]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][27]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][27]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][27]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][27]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][27]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][27]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][27]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][27]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][27]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][27]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][27]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][28]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][28]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][28]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][28]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][28]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][28]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][28]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][28]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][28]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][28]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][28]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][28]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][28]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][29]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][29]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][29]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][29]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][29]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][29]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][29]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][29]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][29]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][29]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][29]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][29]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][29]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][30]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][30]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][30]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][30]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][30]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][30]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][30]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][30]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][30]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][30]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][30]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][30]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][30]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[10][31]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[15][31]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[4][31]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[5][31]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[6][31]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[7][31]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[2][31]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[3][31]       ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[21][31]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[29][31]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[19][31]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[23][31]      ; Stuck at GND due to stuck port clock_enable ;
; regfile:reg_file_inst|regs[27][31]      ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 450 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+------------------+---------------------------+-----------------------------------------------------------------------+
; Register name    ; Reason for Removal        ; Registers Removed due to This Register                                ;
+------------------+---------------------------+-----------------------------------------------------------------------+
; PC:PC_inst|PC[0] ; Stuck at GND              ; regfile:reg_file_inst|regs[0][0], regfile:reg_file_inst|regs[0][1],   ;
;                  ; due to stuck port data_in ; regfile:reg_file_inst|regs[21][0], regfile:reg_file_inst|regs[29][0], ;
;                  ;                           ; regfile:reg_file_inst|regs[19][0], regfile:reg_file_inst|regs[23][0], ;
;                  ;                           ; regfile:reg_file_inst|regs[27][0], regfile:reg_file_inst|regs[10][0], ;
;                  ;                           ; regfile:reg_file_inst|regs[15][0], regfile:reg_file_inst|regs[4][0],  ;
;                  ;                           ; regfile:reg_file_inst|regs[5][0], regfile:reg_file_inst|regs[6][0],   ;
;                  ;                           ; regfile:reg_file_inst|regs[7][0], regfile:reg_file_inst|regs[2][0],   ;
;                  ;                           ; regfile:reg_file_inst|regs[3][0], regfile:reg_file_inst|regs[21][1],  ;
;                  ;                           ; regfile:reg_file_inst|regs[29][1], regfile:reg_file_inst|regs[19][1], ;
;                  ;                           ; regfile:reg_file_inst|regs[23][1], regfile:reg_file_inst|regs[27][1], ;
;                  ;                           ; regfile:reg_file_inst|regs[10][1], regfile:reg_file_inst|regs[15][1], ;
;                  ;                           ; regfile:reg_file_inst|regs[4][1], regfile:reg_file_inst|regs[5][1],   ;
;                  ;                           ; regfile:reg_file_inst|regs[6][1], regfile:reg_file_inst|regs[7][1],   ;
;                  ;                           ; regfile:reg_file_inst|regs[2][1], regfile:reg_file_inst|regs[3][1]    ;
+------------------+---------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 606   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 576   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 576   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIPS|PC:PC_inst|PC[28]                   ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |MIPS|PC:PC_inst|PC[25]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MIPS|Mux30                               ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |MIPS|Mux28                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MIPS|write_reg_addr_mux_out[4]           ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |MIPS|regfile:reg_file_inst|ReadData1[29] ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |MIPS|regfile:reg_file_inst|ReadData2[4]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i_mem:instruction_memory_inst ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; MEMORIA_TAMANHO ; 64    ; Signed Integer                                   ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_mem:data_memory_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MEMORIA_SIZE   ; 7     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------+
; Port Connectivity Checks: "mux2x1:mux_jump"      ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; entrada1[1..0] ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 606                         ;
;     ENA CLR           ; 576                         ;
;     SCLR              ; 30                          ;
; arriav_lcell_comb     ; 1233                        ;
;     arith             ; 92                          ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 4                           ;
;         5 data inputs ; 32                          ;
;     extend            ; 64                          ;
;         7 data inputs ; 64                          ;
;     normal            ; 1077                        ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 387                         ;
;         4 data inputs ; 156                         ;
;         5 data inputs ; 209                         ;
;         6 data inputs ; 288                         ;
; boundary_port         ; 98                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 7.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Jul 23 22:38:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off teste_mips_toplevel -c teste_mips_toplevel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ula_ctrl.v
    Info (12023): Found entity 1: ula_ctrl File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA_CTRL.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ula.v
    Info (12023): Found entity 1: ULA File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ULA.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file somador_pc_4.v
    Info (12023): Found entity 1: somador_PC_4 File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/somador_PC_4.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shift_left_2.v
    Info (12023): Found entity 1: shift_left_2 File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/shift_left_2.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/regfile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1 File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/mux2x1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mips.v
    Info (12023): Found entity 1: MIPS File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file i_mem.v
    Info (12023): Found entity 1: i_mem File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file extensor_de_sinal.v
    Info (12023): Found entity 1: extensor_de_sinal File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/extensor_de_sinal.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file d_mem.v
    Info (12023): Found entity 1: d_mem File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ctrl.v
    Info (12023): Found entity 1: ctrl File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/ctrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file teste_mips_toplevel.v
    Info (12023): Found entity 1: teste_mips_toplevel File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/teste_mips_toplevel.v Line: 3
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC_inst" File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 35
Info (12128): Elaborating entity "somador_PC_4" for hierarchy "somador_PC_4:PC_adder_inst" File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 41
Info (12128): Elaborating entity "i_mem" for hierarchy "i_mem:instruction_memory_inst" File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 47
Warning (10030): Net "memoria_ROM.data_a" at i_mem.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v Line: 12
Warning (10030): Net "memoria_ROM.waddr_a" at i_mem.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v Line: 12
Warning (10030): Net "memoria_ROM.we_a" at i_mem.v(12) has no driver or initial value, using a default initial value '0' File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v Line: 12
Info (12128): Elaborating entity "ctrl" for hierarchy "ctrl:control_unit_inst" File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 63
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:reg_file_inst" File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 76
Info (12128): Elaborating entity "extensor_de_sinal" for hierarchy "extensor_de_sinal:sign_extender_inst" File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 94
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux2x1:mux_alu_src" File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 103
Info (12128): Elaborating entity "ula_ctrl" for hierarchy "ula_ctrl:ula_control_inst" File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 110
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:alu_inst" File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 119
Info (12128): Elaborating entity "d_mem" for hierarchy "d_mem:data_memory_inst" File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 129
Info (12128): Elaborating entity "shift_left_2" for hierarchy "shift_left_2:shift_left_branch_inst" File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 147
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "i_mem:instruction_memory_inst|memoria_ROM" is uninferred due to inappropriate RAM size File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/i_mem.v Line: 12
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~160 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~224 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~128 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~192 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~161 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~225 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~129 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~193 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~162 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~226 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~130 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~194 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~163 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~227 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~131 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~195 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~164 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~228 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~132 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~196 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~165 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~229 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~133 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~197 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~166 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~230 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~134 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~198 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~167 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~231 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~135 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~199 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~168 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~232 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~136 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~200 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~169 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~233 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~137 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~201 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~170 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~234 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~138 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~202 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~171 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~235 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~139 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~203 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~172 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~236 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~140 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~204 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~173 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~237 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~141 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~205 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~174 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~238 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~142 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~206 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~175 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~239 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~143 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~207 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~176 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~240 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~144 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~208 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~177 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~241 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~145 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~209 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~178 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~242 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~146 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~210 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~179 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~243 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~147 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~211 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~180 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~244 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~148 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~212 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~181 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~245 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~149 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~213 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~182 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~246 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~150 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~214 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~183 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~247 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~151 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~215 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~184 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~248 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~152 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~216 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~185 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~249 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~153 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~217 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~186 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~250 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~154 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~218 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~187 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~251 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~155 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~219 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~188 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~252 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~156 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~220 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~189 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~253 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~157 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~221 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~190 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~254 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~158 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~222 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~191 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~255 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~159 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~223 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~32 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~96 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~0 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~64 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~33 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~97 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~1 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~65 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~34 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~98 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~2 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~66 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~35 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~99 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~3 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~67 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~36 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~100 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~4 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~68 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~37 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~101 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~5 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~69 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~38 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~102 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~6 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~70 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~39 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~103 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~7 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~71 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~40 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~104 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~8 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~72 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~41 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~105 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~9 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~73 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~42 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~106 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~10 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~74 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~43 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~107 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~11 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~75 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~44 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~108 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~12 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~76 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~45 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~109 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~13 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~77 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~46 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~110 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~14 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~78 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~47 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~111 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~15 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~79 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~48 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~112 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~16 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~80 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~49 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~113 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~17 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~81 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~50 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~114 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~18 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~82 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~51 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~115 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~19 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~83 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~52 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~116 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~20 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~84 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~53 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~117 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~21 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~85 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~54 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~118 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~22 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~86 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~55 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~119 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~23 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~87 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~56 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~120 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~24 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~88 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~57 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~121 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~25 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~89 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~58 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~122 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~26 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~90 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~59 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~123 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~27 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~91 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~60 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~124 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~28 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~92 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~61 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~125 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~29 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~93 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~62 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~126 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~30 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~94 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~63 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~127 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~31 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13012): Latch d_mem:data_memory_inst|ram_memory~95 has unsafe behavior File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/d_mem.v Line: 13
    Warning (13013): Ports D and ENA on the latch are fed by the same signal PC:PC_inst|PC[6] File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/PC.v Line: 9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "current_PC[0]" is stuck at GND File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 5
    Warning (13410): Pin "current_PC[1]" is stuck at GND File: C:/Users/davip/Desktop/codigos/verilog/Arquitetura_software/Projeto2VA/src/MIPS.v Line: 5
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1906 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 1808 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 519 warnings
    Info: Peak virtual memory: 4900 megabytes
    Info: Processing ended: Wed Jul 23 22:38:33 2025
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:18


