

================================================================
== Vivado HLS Report for 'hls_action'
================================================================
* Date:           Thu May 13 19:33:09 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hlsUpperCase_xcvu3p-ffvc1517-2-e
* Solution:       helloworld
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                           |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance         |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_process_action_fu_103  |process_action  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +---------------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 3 [1/1] (1.00ns)   --->   "%dout_gmem_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %dout_gmem_V)"   --->   Operation 3 'read' 'dout_gmem_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%din_gmem_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %din_gmem_V)"   --->   Operation 4 'read' 'din_gmem_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dout_gmem_V3 = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %dout_gmem_V_read, i32 7, i32 63)"   --->   Operation 5 'partselect' 'dout_gmem_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%din_gmem_V1 = call i57 @_ssdm_op_PartSelect.i57.i64.i32.i32(i64 %din_gmem_V_read, i32 7, i32 63)"   --->   Operation 6 'partselect' 'din_gmem_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.00ns)   --->   "%act_reg_read = call i992 @_ssdm_op_Read.s_axilite.i992P(i992* %act_reg)" [action_uppercase.cpp:103]   --->   Operation 7 'read' 'act_reg_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%act_reg_Data_in_addr = call i64 @_ssdm_op_PartSelect.i64.i992.i32.i32(i992 %act_reg_read, i32 128, i32 191)" [action_uppercase.cpp:103]   --->   Operation 8 'partselect' 'act_reg_Data_in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%act_reg_Data_in_size = call i32 @_ssdm_op_PartSelect.i32.i992.i32.i32(i992 %act_reg_read, i32 192, i32 223)" [action_uppercase.cpp:103]   --->   Operation 9 'partselect' 'act_reg_Data_in_size' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%act_reg_Data_out_add = call i64 @_ssdm_op_PartSelect.i64.i992.i32.i32(i992 %act_reg_read, i32 256, i32 319)" [action_uppercase.cpp:103]   --->   Operation 10 'partselect' 'act_reg_Data_out_add' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.60ns)   --->   "call fastcc void @process_action(i1024* %host_mem, i57 %din_gmem_V1, i57 %dout_gmem_V3, i64 %act_reg_Data_in_addr, i32 %act_reg_Data_in_size, i64 %act_reg_Data_out_add)" [action_uppercase.cpp:103]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%act_reg_read_1 = call i992 @_ssdm_op_Read.s_axilite.i992P(i992* %act_reg)" [action_uppercase.cpp:103]   --->   Operation 12 'read' 'act_reg_read_1' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%act_reg8_part_set = call i992 @llvm.part.set.i992.i32(i992 %act_reg_read_1, i32 258, i32 32, i32 63)" [action_uppercase.cpp:103]   --->   Operation 13 'partset' 'act_reg8_part_set' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i992P(i992* %act_reg, i992 %act_reg8_part_set)" [action_uppercase.cpp:103]   --->   Operation 14 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1024* %host_mem), !map !25"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i992* %act_reg), !map !32"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @hls_action_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %host_mem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1024, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 64, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [action_uppercase.cpp:85]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %din_gmem_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [action_uppercase.cpp:87]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %dout_gmem_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [action_uppercase.cpp:91]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i992* %act_reg, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [6 x i8]* @p_str8, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [action_uppercase.cpp:101]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @process_action(i1024* %host_mem, i57 %din_gmem_V1, i57 %dout_gmem_V3, i64 %act_reg_Data_in_addr, i32 %act_reg_Data_in_size, i64 %act_reg_Data_out_add)" [action_uppercase.cpp:103]   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [action_uppercase.cpp:104]   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ host_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ din_gmem_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dout_gmem_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ act_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dout_gmem_V_read     (read         ) [ 000]
din_gmem_V_read      (read         ) [ 000]
dout_gmem_V3         (partselect   ) [ 001]
din_gmem_V1          (partselect   ) [ 001]
act_reg_read         (read         ) [ 000]
act_reg_Data_in_addr (partselect   ) [ 001]
act_reg_Data_in_size (partselect   ) [ 001]
act_reg_Data_out_add (partselect   ) [ 001]
act_reg_read_1       (read         ) [ 000]
act_reg8_part_set    (partset      ) [ 000]
write_ln103          (write        ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
specbitsmap_ln0      (specbitsmap  ) [ 000]
spectopmodule_ln0    (spectopmodule) [ 000]
specinterface_ln85   (specinterface) [ 000]
specinterface_ln87   (specinterface) [ 000]
specinterface_ln91   (specinterface) [ 000]
specinterface_ln0    (specinterface) [ 000]
specinterface_ln101  (specinterface) [ 000]
call_ln103           (call         ) [ 000]
ret_ln104            (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="host_mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="host_mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="din_gmem_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="din_gmem_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dout_gmem_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_gmem_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="act_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="act_reg"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i57.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i992P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i992.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i992.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="process_action"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i992.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i992P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_action_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="dout_gmem_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dout_gmem_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="din_gmem_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="din_gmem_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="992" slack="0"/>
<pin id="92" dir="0" index="1" bw="992" slack="0"/>
<pin id="93" dir="1" index="2" bw="992" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="act_reg_read/1 act_reg_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln103_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="992" slack="0"/>
<pin id="99" dir="0" index="2" bw="992" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln103/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_process_action_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="1024" slack="0"/>
<pin id="106" dir="0" index="2" bw="57" slack="0"/>
<pin id="107" dir="0" index="3" bw="57" slack="0"/>
<pin id="108" dir="0" index="4" bw="64" slack="0"/>
<pin id="109" dir="0" index="5" bw="32" slack="0"/>
<pin id="110" dir="0" index="6" bw="64" slack="0"/>
<pin id="111" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln103/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dout_gmem_V3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="57" slack="0"/>
<pin id="116" dir="0" index="1" bw="64" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="0" index="3" bw="7" slack="0"/>
<pin id="119" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="dout_gmem_V3/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="din_gmem_V1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="57" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="0" index="3" bw="7" slack="0"/>
<pin id="130" dir="1" index="4" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_gmem_V1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="act_reg_Data_in_addr_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="992" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="0" index="3" bw="9" slack="0"/>
<pin id="141" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="act_reg_Data_in_addr/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="act_reg_Data_in_size_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="992" slack="0"/>
<pin id="150" dir="0" index="2" bw="9" slack="0"/>
<pin id="151" dir="0" index="3" bw="9" slack="0"/>
<pin id="152" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="act_reg_Data_in_size/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="act_reg_Data_out_add_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="992" slack="0"/>
<pin id="161" dir="0" index="2" bw="10" slack="0"/>
<pin id="162" dir="0" index="3" bw="10" slack="0"/>
<pin id="163" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="act_reg_Data_out_add/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="act_reg8_part_set_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="992" slack="0"/>
<pin id="171" dir="0" index="1" bw="992" slack="0"/>
<pin id="172" dir="0" index="2" bw="10" slack="0"/>
<pin id="173" dir="0" index="3" bw="7" slack="0"/>
<pin id="174" dir="0" index="4" bw="7" slack="0"/>
<pin id="175" dir="1" index="5" bw="992" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="act_reg8_part_set/1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="dout_gmem_V3_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="57" slack="1"/>
<pin id="184" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="dout_gmem_V3 "/>
</bind>
</comp>

<comp id="187" class="1005" name="din_gmem_V1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="57" slack="1"/>
<pin id="189" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="din_gmem_V1 "/>
</bind>
</comp>

<comp id="192" class="1005" name="act_reg_Data_in_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="act_reg_Data_in_addr "/>
</bind>
</comp>

<comp id="197" class="1005" name="act_reg_Data_in_size_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="act_reg_Data_in_size "/>
</bind>
</comp>

<comp id="202" class="1005" name="act_reg_Data_out_add_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="act_reg_Data_out_add "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="120"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="78" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="124"><net_src comp="114" pin="4"/><net_sink comp="103" pin=3"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="84" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="135"><net_src comp="125" pin="4"/><net_sink comp="103" pin=2"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="90" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="146"><net_src comp="136" pin="4"/><net_sink comp="103" pin=4"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="90" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="156"><net_src comp="28" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="157"><net_src comp="147" pin="4"/><net_sink comp="103" pin=5"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="90" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="168"><net_src comp="158" pin="4"/><net_sink comp="103" pin=6"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="90" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="180"><net_src comp="14" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="181"><net_src comp="169" pin="5"/><net_sink comp="96" pin=2"/></net>

<net id="185"><net_src comp="114" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="190"><net_src comp="125" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="195"><net_src comp="136" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="200"><net_src comp="147" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="103" pin=5"/></net>

<net id="205"><net_src comp="158" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="103" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: host_mem | {1 2 }
	Port: act_reg | {1 }
 - Input state : 
	Port: hls_action : host_mem | {1 2 }
	Port: hls_action : din_gmem_V | {1 }
	Port: hls_action : dout_gmem_V | {1 }
	Port: hls_action : act_reg | {1 }
  - Chain level:
	State 1
		call_ln103 : 1
		write_ln103 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_process_action_fu_103  |    1    | 8.53363 |   5783  |   1561  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          | dout_gmem_V_read_read_fu_78 |    0    |    0    |    0    |    0    |    0    |
|   read   |  din_gmem_V_read_read_fu_84 |    0    |    0    |    0    |    0    |    0    |
|          |        grp_read_fu_90       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   write  |   write_ln103_write_fu_96   |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |     dout_gmem_V3_fu_114     |    0    |    0    |    0    |    0    |    0    |
|          |      din_gmem_V1_fu_125     |    0    |    0    |    0    |    0    |    0    |
|partselect| act_reg_Data_in_addr_fu_136 |    0    |    0    |    0    |    0    |    0    |
|          | act_reg_Data_in_size_fu_147 |    0    |    0    |    0    |    0    |    0    |
|          | act_reg_Data_out_add_fu_158 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|  partset |   act_reg8_part_set_fu_169  |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    1    | 8.53363 |   5783  |   1561  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|act_reg_Data_in_addr_reg_192|   64   |
|act_reg_Data_in_size_reg_197|   32   |
|act_reg_Data_out_add_reg_202|   64   |
|     din_gmem_V1_reg_187    |   57   |
|    dout_gmem_V3_reg_182    |   57   |
+----------------------------+--------+
|            Total           |   274  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_process_action_fu_103 |  p2  |   2  |  57  |   114  ||    9    |
| grp_process_action_fu_103 |  p3  |   2  |  57  |   114  ||    9    |
| grp_process_action_fu_103 |  p4  |   2  |  64  |   128  ||    9    |
| grp_process_action_fu_103 |  p5  |   2  |  32  |   64   ||    9    |
| grp_process_action_fu_103 |  p6  |   2  |  64  |   128  ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   548  ||  3.015  ||    45   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |    8   |  5783  |  1561  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   45   |    -   |
|  Register |    -   |    -   |   274  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   11   |  6057  |  1606  |    0   |
+-----------+--------+--------+--------+--------+--------+
