Analysis & Synthesis report for butterfly
Mon Jan 04 15:19:19 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Logic Cells Representing Combinational Loops
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: controlunit_butterfly:controlunit|microROM:rom
 13. Parameter Settings for User Entity Instance: butterfly_dp:datapath
 14. Parameter Settings for User Entity Instance: butterfly_dp:datapath|mpy_sh:mpy_sh_1
 15. Parameter Settings for User Entity Instance: butterfly_dp:datapath|adder:adder_1
 16. Parameter Settings for User Entity Instance: butterfly_dp:datapath|round_block:round_block_1
 17. Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Wr
 18. Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Wi
 19. Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Ar
 20. Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Aj
 21. Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Br
 22. Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Bj
 23. Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Br_out
 24. Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Bj_out
 25. Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Ar_out
 26. Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Aj_out
 27. Parameter Settings for User Entity Instance: butterfly_dp:datapath|mux4to1:mux4to1_1
 28. Parameter Settings for User Entity Instance: butterfly_dp:datapath|mux4to1:mux4to1_2
 29. Parameter Settings for Inferred Entity Instance: butterfly_dp:datapath|mpy_sh:mpy_sh_1|lpm_mult:Mult0
 30. lpm_mult Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "controlunit_butterfly:controlunit"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 04 15:19:19 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; butterfly                                   ;
; Top-level Entity Name              ; butterfly                                   ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 533                                         ;
;     Total combinational functions  ; 314                                         ;
;     Dedicated logic registers      ; 304                                         ;
; Total registers                    ; 304                                         ;
; Total pins                         ; 204                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 7                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; butterfly          ; butterfly          ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                         ; Library ;
+----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../round_block.vhd                           ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/round_block.vhd                           ;         ;
; ../reg.vhd                                   ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/reg.vhd                                   ;         ;
; ../mux4to1.vhd                               ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mux4to1.vhd                               ;         ;
; ../mpy_sh.vhd                                ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mpy_sh.vhd                                ;         ;
; ../butterfly_dp.vhd                          ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd                          ;         ;
; ../adder.vhd                                 ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/adder.vhd                                 ;         ;
; ../quartus control/pla_status.vhd            ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/pla_status.vhd            ;         ;
; ../quartus control/mux2_to_1_rom.vhd         ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1_rom.vhd         ;         ;
; ../quartus control/mux2_to_1.vhd             ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1.vhd             ;         ;
; ../quartus control/microROM.vhd              ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/microROM.vhd              ;         ;
; ../quartus control/controlunit_butterfly.vhd ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd ;         ;
; butterfly.vhd                                ; yes             ; User VHDL File               ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd           ;         ;
; lpm_mult.tdf                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                  ;         ;
; aglobal201.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                ;         ;
; lpm_add_sub.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                               ;         ;
; multcore.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.inc                                                                  ;         ;
; bypassff.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                  ;         ;
; altshift.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                  ;         ;
; db/mult_h5t.tdf                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/db/mult_h5t.tdf         ;         ;
+----------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                ;
+---------------------------------------------+--------------------------------------------------------------+
; Resource                                    ; Usage                                                        ;
+---------------------------------------------+--------------------------------------------------------------+
; Estimated Total logic elements              ; 533                                                          ;
;                                             ;                                                              ;
; Total combinational functions               ; 314                                                          ;
; Logic element usage by number of LUT inputs ;                                                              ;
;     -- 4 input functions                    ; 120                                                          ;
;     -- 3 input functions                    ; 164                                                          ;
;     -- <=2 input functions                  ; 30                                                           ;
;                                             ;                                                              ;
; Logic elements by mode                      ;                                                              ;
;     -- normal mode                          ; 206                                                          ;
;     -- arithmetic mode                      ; 108                                                          ;
;                                             ;                                                              ;
; Total registers                             ; 304                                                          ;
;     -- Dedicated logic registers            ; 304                                                          ;
;     -- I/O registers                        ; 0                                                            ;
;                                             ;                                                              ;
; I/O pins                                    ; 204                                                          ;
;                                             ;                                                              ;
; Embedded Multiplier 9-bit elements          ; 7                                                            ;
;                                             ;                                                              ;
; Maximum fan-out node                        ; controlunit_butterfly:controlunit|mux_2_to_1_rom:muxROM|m1~5 ;
; Maximum fan-out                             ; 304                                                          ;
; Total fan-out                               ; 2509                                                         ;
; Average fan-out                             ; 2.43                                                         ;
+---------------------------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Entity Name           ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------------+--------------+
; |butterfly                             ; 314 (0)             ; 304 (0)                   ; 0           ; 7            ; 1       ; 3         ; 204  ; 0            ; |butterfly                                                                              ; butterfly             ; work         ;
;    |butterfly_dp:datapath|             ; 294 (20)            ; 304 (0)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath                                                        ; butterfly_dp          ; work         ;
;       |adder:adder_1|                  ; 126 (126)           ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|adder:adder_1                                          ; adder                 ; work         ;
;       |mpy_sh:mpy_sh_1|                ; 84 (40)             ; 40 (40)                   ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|mpy_sh:mpy_sh_1                                        ; mpy_sh                ; work         ;
;          |lpm_mult:Mult0|              ; 44 (0)              ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|mpy_sh:mpy_sh_1|lpm_mult:Mult0                         ; lpm_mult              ; work         ;
;             |mult_h5t:auto_generated|  ; 44 (44)             ; 0 (0)                     ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|mpy_sh:mpy_sh_1|lpm_mult:Mult0|mult_h5t:auto_generated ; mult_h5t              ; work         ;
;       |mux4to1:mux4to1_1|              ; 40 (40)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|mux4to1:mux4to1_1                                      ; mux4to1               ; work         ;
;       |mux4to1:mux4to1_2|              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|mux4to1:mux4to1_2                                      ; mux4to1               ; work         ;
;       |reg:reg_Aj_out|                 ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|reg:reg_Aj_out                                         ; reg                   ; work         ;
;       |reg:reg_Aj|                     ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|reg:reg_Aj                                             ; reg                   ; work         ;
;       |reg:reg_Ar_out|                 ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|reg:reg_Ar_out                                         ; reg                   ; work         ;
;       |reg:reg_Ar|                     ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|reg:reg_Ar                                             ; reg                   ; work         ;
;       |reg:reg_Bj_out|                 ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|reg:reg_Bj_out                                         ; reg                   ; work         ;
;       |reg:reg_Bj|                     ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|reg:reg_Bj                                             ; reg                   ; work         ;
;       |reg:reg_Br_out|                 ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|reg:reg_Br_out                                         ; reg                   ; work         ;
;       |reg:reg_Br|                     ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|reg:reg_Br                                             ; reg                   ; work         ;
;       |reg:reg_Wi|                     ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|reg:reg_Wi                                             ; reg                   ; work         ;
;       |reg:reg_Wr|                     ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|reg:reg_Wr                                             ; reg                   ; work         ;
;       |round_block:round_block_1|      ; 23 (23)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|butterfly_dp:datapath|round_block:round_block_1                              ; round_block           ; work         ;
;    |controlunit_butterfly:controlunit| ; 20 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|controlunit_butterfly:controlunit                                            ; controlunit_butterfly ; work         ;
;       |microROM:rom|                   ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|controlunit_butterfly:controlunit|microROM:rom                               ; microROM              ; work         ;
;       |mux_2_to_1_rom:muxROM|          ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |butterfly|controlunit_butterfly:controlunit|mux_2_to_1_rom:muxROM                      ; mux_2_to_1_rom        ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                        ;
+-----------------------------------------------------------------+---+
; Logic Cell Name                                                 ;   ;
+-----------------------------------------------------------------+---+
; controlunit_butterfly:controlunit|mux_2_to_1_rom:muxROM|m1[4]~0 ;   ;
; controlunit_butterfly:controlunit|mux_2_to_1_rom:muxROM|m1[3]~1 ;   ;
; controlunit_butterfly:controlunit|mux_2_to_1_rom:muxROM|m1[2]~2 ;   ;
; controlunit_butterfly:controlunit|mux_2_to_1_rom:muxROM|m1[1]~3 ;   ;
; controlunit_butterfly:controlunit|mux_2_to_1_rom:muxROM|m1~4    ;   ;
; controlunit_butterfly:controlunit|mux_2_to_1:mux|m1~0           ;   ;
; Number of logic cells representing combinational loops          ; 6 ;
+-----------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 304   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 304   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 200   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |butterfly|butterfly_dp:datapath|mux4to1:mux4to1_1|Mux9                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |butterfly|butterfly_dp:datapath|adder:adder_1|Add0                       ;
; 8:1                ; 19 bits   ; 95 LEs        ; 76 LEs               ; 19 LEs                 ; No         ; |butterfly|butterfly_dp:datapath|adder:adder_1|Add0                       ;
; 30:1               ; 5 bits    ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; No         ; |butterfly|controlunit_butterfly:controlunit|mux_2_to_1_rom:muxROM|m1[18] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlunit_butterfly:controlunit|microROM:rom ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; n              ; 26    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; n              ; 20    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|mpy_sh:mpy_sh_1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|adder:adder_1 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 43    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|round_block:round_block_1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 20    ; Signed Integer                                                      ;
; m              ; 44    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Wr ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 20    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Wi ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 20    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Ar ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 20    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Aj ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 20    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Br ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 20    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Bj ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 20    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Br_out ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Bj_out ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Ar_out ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|reg:reg_Aj_out ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|mux4to1:mux4to1_1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 20    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: butterfly_dp:datapath|mux4to1:mux4to1_2 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 43    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: butterfly_dp:datapath|mpy_sh:mpy_sh_1|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------------------+
; Parameter Name                                 ; Value         ; Type                                 ;
+------------------------------------------------+---------------+--------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                       ;
; LPM_WIDTHA                                     ; 20            ; Untyped                              ;
; LPM_WIDTHB                                     ; 20            ; Untyped                              ;
; LPM_WIDTHP                                     ; 40            ; Untyped                              ;
; LPM_WIDTHR                                     ; 40            ; Untyped                              ;
; LPM_WIDTHS                                     ; 1             ; Untyped                              ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                              ;
; LPM_PIPELINE                                   ; 0             ; Untyped                              ;
; LATENCY                                        ; 0             ; Untyped                              ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                              ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                              ;
; USE_EAB                                        ; OFF           ; Untyped                              ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                              ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                              ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                              ;
; CBXI_PARAMETER                                 ; mult_h5t      ; Untyped                              ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                              ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                              ;
+------------------------------------------------+---------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 1                                                    ;
; Entity Instance                       ; butterfly_dp:datapath|mpy_sh:mpy_sh_1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 20                                                   ;
;     -- LPM_WIDTHB                     ; 20                                                   ;
;     -- LPM_WIDTHP                     ; 40                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlunit_butterfly:controlunit"                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; datapath_commands[18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 204                         ;
; cycloneiii_ff         ; 304                         ;
;     CLR               ; 104                         ;
;     ENA CLR           ; 200                         ;
; cycloneiii_lcell_comb ; 315                         ;
;     arith             ; 108                         ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 83                          ;
;     normal            ; 207                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 81                          ;
;         4 data inputs ; 120                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 8.30                        ;
; Average LUT depth     ; 3.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jan 04 15:19:03 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off butterfly -c butterfly
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/round_block.vhd
    Info (12022): Found design unit 1: round_block-str File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/round_block.vhd Line: 44
    Info (12023): Found entity 1: round_block File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/round_block.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/reg.vhd
    Info (12022): Found design unit 1: reg-str File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/reg.vhd Line: 41
    Info (12023): Found entity 1: reg File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/reg.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/mux4to1.vhd
    Info (12022): Found design unit 1: mux4to1-str File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mux4to1.vhd Line: 46
    Info (12023): Found entity 1: mux4to1 File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mux4to1.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/mpy_sh.vhd
    Info (12022): Found design unit 1: mpy_sh-str File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mpy_sh.vhd Line: 48
    Info (12023): Found entity 1: mpy_sh File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mpy_sh.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/butterfly_dp.vhd
    Info (12022): Found design unit 1: butterfly_dp-str File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd Line: 73
    Info (12023): Found entity 1: butterfly_dp File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/adder.vhd
    Info (12022): Found design unit 1: adder-str File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/adder.vhd Line: 44
    Info (12023): Found entity 1: adder File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/adder.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/pla_status.vhd
    Info (12022): Found design unit 1: PLA_status-behav File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/pla_status.vhd Line: 11
    Info (12023): Found entity 1: PLA_status File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/pla_status.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/mux2_to_1_rom.vhd
    Info (12022): Found design unit 1: mux_2_to_1_rom-behav File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1_rom.vhd Line: 11
    Info (12023): Found entity 1: mux_2_to_1_rom File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1_rom.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/mux2_to_1.vhd
    Info (12022): Found design unit 1: mux_2_to_1-behav File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1.vhd Line: 11
    Info (12023): Found entity 1: mux_2_to_1 File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/mux2_to_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/microrom.vhd
    Info (12022): Found design unit 1: microROM-behav File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/microROM.vhd Line: 14
    Info (12023): Found entity 1: microROM File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/microROM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/user/dropbox/il mio pc (laptop-ald2iqr5)/documents/github/sdi_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd
    Info (12022): Found design unit 1: controlunit_butterfly-behav File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd Line: 11
    Info (12023): Found entity 1: controlunit_butterfly File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file butterfly.vhd
    Info (12022): Found design unit 1: butterfly-behav File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd Line: 14
    Info (12023): Found entity 1: butterfly File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file butterfly_tb.vhd
    Info (12022): Found design unit 1: butterfly_tb-arch File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly_tb.vhd Line: 12
    Info (12023): Found entity 1: butterfly_tb File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly_tb.vhd Line: 6
Info (12127): Elaborating entity "butterfly" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at butterfly.vhd(70): object "done_s" assigned a value but never read File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd Line: 70
Info (12128): Elaborating entity "controlunit_butterfly" for hierarchy "controlunit_butterfly:controlunit" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd Line: 100
Info (12128): Elaborating entity "microROM" for hierarchy "controlunit_butterfly:controlunit|microROM:rom" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd Line: 51
Info (12128): Elaborating entity "mux_2_to_1_rom" for hierarchy "controlunit_butterfly:controlunit|mux_2_to_1_rom:muxROM" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd Line: 54
Info (12128): Elaborating entity "PLA_status" for hierarchy "controlunit_butterfly:controlunit|PLA_status:late_status" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/controlunit_butterfly.vhd Line: 57
Info (12128): Elaborating entity "mux_2_to_1" for hierarchy "controlunit_butterfly:controlunit|PLA_status:late_status|mux_2_to_1:mux" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus control/pla_status.vhd Line: 40
Info (12128): Elaborating entity "butterfly_dp" for hierarchy "butterfly_dp:datapath" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd Line: 103
Warning (10541): VHDL Signal Declaration warning at butterfly_dp.vhd(68): used implicit default value for signal "done" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd Line: 68
Info (12128): Elaborating entity "mpy_sh" for hierarchy "butterfly_dp:datapath|mpy_sh:mpy_sh_1" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd Line: 186
Info (12128): Elaborating entity "adder" for hierarchy "butterfly_dp:datapath|adder:adder_1" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd Line: 201
Info (12128): Elaborating entity "round_block" for hierarchy "butterfly_dp:datapath|round_block:round_block_1" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd Line: 215
Info (12128): Elaborating entity "reg" for hierarchy "butterfly_dp:datapath|reg:reg_Wr" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd Line: 228
Info (12128): Elaborating entity "mux4to1" for hierarchy "butterfly_dp:datapath|mux4to1:mux4to1_1" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd Line: 350
Info (12128): Elaborating entity "mux4to1" for hierarchy "butterfly_dp:datapath|mux4to1:mux4to1_2" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/butterfly_dp.vhd Line: 362
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "butterfly_dp:datapath|mpy_sh:mpy_sh_1|Mult0" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mpy_sh.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "butterfly_dp:datapath|mpy_sh:mpy_sh_1|lpm_mult:Mult0" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mpy_sh.vhd Line: 59
Info (12133): Instantiated megafunction "butterfly_dp:datapath|mpy_sh:mpy_sh_1|lpm_mult:Mult0" with the following parameter: File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/mpy_sh.vhd Line: 59
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h5t.tdf
    Info (12023): Found entity 1: mult_h5t File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/db/mult_h5t.tdf Line: 31
Info (13014): Ignored 128 buffer(s)
    Info (13019): Ignored 128 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "done" is stuck at GND File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd Line: 8
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "full_speed" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd Line: 6
    Warning (15610): No output dependent on input pin "start" File: C:/Users/User/Dropbox/Il mio PC (LAPTOP-ALD2IQR5)/Documents/github/SDI_20_21/butterfly/vhd/quartus butterfly/butterfly.vhd Line: 6
Info (21057): Implemented 744 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 123 input pins
    Info (21059): Implemented 81 output pins
    Info (21061): Implemented 533 logic cells
    Info (21062): Implemented 7 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Mon Jan 04 15:19:19 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:30


