Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Sun Dec  8 17:05:29 2019
| Host         : blujay running 64-bit Ubuntu 19.04
| Command      : report_control_sets -verbose -file metronome_control_sets_placed.rpt
| Design       : metronome
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             149 |           38 |
| Yes          | No                    | No                     |             121 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+--------------------------------+---------------------------------+------------------+----------------+
|  sclk/CLK      |                                |                                 |                2 |              2 |
|  clk_IBUF_BUFG | c0/period_count1_carry__2_0[0] |                                 |                3 |              8 |
|  clk_IBUF_BUFG | c0/E[0]                        |                                 |                3 |              8 |
|  clk_IBUF_BUFG |                                | sclk/period_count[0]_i_1__1_n_0 |                6 |             21 |
|  clk_IBUF_BUFG | bL/count[0]_i_1_n_0            |                                 |                6 |             21 |
|  clk_IBUF_BUFG | bR/count[0]_i_1__0_n_0         |                                 |                6 |             21 |
|  clk_IBUF_BUFG | bC/count[0]_i_1__3_n_0         |                                 |                6 |             21 |
|  clk_IBUF_BUFG | bD/count[0]_i_1__2_n_0         |                                 |                6 |             21 |
|  clk_IBUF_BUFG | bU/count[0]_i_1__1_n_0         |                                 |                6 |             21 |
|  clk_IBUF_BUFG |                                | c0/period_count1_carry__2_0[0]  |                8 |             32 |
|  clk_IBUF_BUFG |                                | c0/clear                        |                8 |             32 |
|  clk_IBUF_BUFG |                                | c0/period_count1_carry__2       |                8 |             32 |
|  clk_IBUF_BUFG |                                | c0/E[0]                         |                8 |             32 |
|  clk_IBUF_BUFG |                                |                                 |               14 |             38 |
+----------------+--------------------------------+---------------------------------+------------------+----------------+


