// Seed: 817156311
module module_0;
  assign id_1 = id_1;
  assign id_1[1] = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
  module_0();
  reg id_7;
  logic [7:0] id_8;
  always @(1) begin
    id_8["" : 1] = id_1 ==? id_7;
    id_7 <= 1'd0;
  end
endmodule
