--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml HEX_TO_BCD_5BIT.twx HEX_TO_BCD_5BIT.ncd -o
HEX_TO_BCD_5BIT.twr HEX_TO_BCD_5BIT.pcf -ucf KIT_XC3S500E_PQ208.ucf

Design file:              HEX_TO_BCD_5BIT.ncd
Physical constraint file: HEX_TO_BCD_5BIT.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |LED<0>         |    6.436|
SW<1>          |LED<1>         |    7.705|
SW<1>          |LED<2>         |    7.917|
SW<1>          |LED<3>         |    8.403|
SW<1>          |LED<4>         |    8.032|
SW<2>          |LED<1>         |    8.938|
SW<2>          |LED<2>         |    9.877|
SW<2>          |LED<3>         |    8.636|
SW<2>          |LED<4>         |    9.288|
SW<2>          |LED<5>         |    9.702|
SW<3>          |LED<1>         |    9.279|
SW<3>          |LED<2>         |   10.026|
SW<3>          |LED<3>         |    9.298|
SW<3>          |LED<4>         |    9.662|
SW<3>          |LED<5>         |    9.580|
SW<4>          |LED<1>         |    7.996|
SW<4>          |LED<2>         |    8.319|
SW<4>          |LED<3>         |    8.707|
SW<4>          |LED<4>         |    8.373|
SW<4>          |LED<5>         |    8.434|
---------------+---------------+---------+


Analysis completed Thu Sep 19 13:42:27 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4509 MB



