# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do four_bit_shift_reg_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg {C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:02 on Oct 20,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg" C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg.v 
# -- Compiling module four_bit_shift_reg
# 
# Top level modules:
# 	four_bit_shift_reg
# End time: 20:16:02 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:11 on Oct 20,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v 
# -- Compiling module four_bit_shift_reg_tb
# 
# Top level modules:
# 	four_bit_shift_reg_tb
# End time: 20:16:11 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.four_bit_shift_reg_tb
# vsim work.four_bit_shift_reg_tb 
# Start time: 20:16:14 on Oct 20,2019
# Loading work.four_bit_shift_reg_tb
# ** Error: (vsim-3033) C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v(6): Instantiation of 'four_bit_register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /four_bit_shift_reg_tb File: C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v
#         Searched libraries:
#             C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/simulation/modelsim/rtl_work
# Error loading design
# End time: 20:16:14 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.four_bit_shift_reg_tb
# vsim work.four_bit_shift_reg_tb 
# Start time: 20:16:29 on Oct 20,2019
# Loading work.four_bit_shift_reg_tb
# ** Error: (vsim-3033) C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v(6): Instantiation of 'four_bit_register' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /four_bit_shift_reg_tb File: C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v
#         Searched libraries:
#             C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/simulation/modelsim/rtl_work
# Error loading design
# End time: 20:16:29 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:42 on Oct 20,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v 
# -- Compiling module four_bit_shift_reg_tb
# 
# Top level modules:
# 	four_bit_shift_reg_tb
# End time: 20:16:42 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.four_bit_shift_reg_tb
# vsim work.four_bit_shift_reg_tb 
# Start time: 20:16:45 on Oct 20,2019
# Loading work.four_bit_shift_reg_tb
# Loading work.four_bit_shift_reg
# ** Error (suppressible): (vsim-3053) C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v(6): Illegal output or inout port connection for port 'SO'.
#    Time: 0 ps  Iteration: 0  Instance: /four_bit_shift_reg_tb/dut File: C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg.v
# Error loading design
# End time: 20:16:45 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.four_bit_shift_reg_tb
# vsim work.four_bit_shift_reg_tb 
# Start time: 20:17:02 on Oct 20,2019
# Loading work.four_bit_shift_reg_tb
# Loading work.four_bit_shift_reg
# ** Error (suppressible): (vsim-3053) C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v(6): Illegal output or inout port connection for port 'SO'.
#    Time: 0 ps  Iteration: 0  Instance: /four_bit_shift_reg_tb/dut File: C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg.v
# Error loading design
# End time: 20:17:02 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:17:07 on Oct 20,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v 
# -- Compiling module four_bit_shift_reg_tb
# 
# Top level modules:
# 	four_bit_shift_reg_tb
# End time: 20:17:07 on Oct 20,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.four_bit_shift_reg_tb
# vsim work.four_bit_shift_reg_tb 
# Start time: 20:17:08 on Oct 20,2019
# Loading work.four_bit_shift_reg_tb
# Loading work.four_bit_shift_reg
add wave -position insertpoint  \
sim:/four_bit_shift_reg_tb/rstn \
sim:/four_bit_shift_reg_tb/clk \
sim:/four_bit_shift_reg_tb/SI \
sim:/four_bit_shift_reg_tb/SE \
sim:/four_bit_shift_reg_tb/SO \
sim:/four_bit_shift_reg_tb/shift_reg
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v(22)
#    Time: 200 ps  Iteration: 0  Instance: /four_bit_shift_reg_tb
# 1
# Break in Module four_bit_shift_reg_tb at C:/Users/home/Documents/Fpga_proj/four_bit_shift_reg/four_bit_shift_reg_tb.v line 22
# End time: 20:19:36 on Oct 20,2019, Elapsed time: 0:02:28
# Errors: 0, Warnings: 0
