Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  3 21:00:20 2020
| Host         : MTYA7435-08 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LIB_LCD_INTESC_REVD_control_sets_placed.rpt
| Design       : LIB_LCD_INTESC_REVD
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      8 |            4 |
|     10 |            1 |
|     12 |            4 |
|     14 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              90 |           12 |
| Yes          | No                    | No                     |             204 |           59 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             124 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |               Enable Signal               |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------------+-------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | OS1/P2_reg                                |                               |                1 |              2 |
|  CLK_IBUF_BUFG | OS1/P4_reg                                |                               |                1 |              2 |
|  CLK_IBUF_BUFG | OS1/P1_reg                                |                               |                1 |              2 |
|  CLK_IBUF_BUFG | OS1/P3_reg                                |                               |                1 |              2 |
|  CLK_IBUF_BUFG | u1/RS_i_2_n_0                             | u1/RS_i_1_n_0                 |                1 |              2 |
|  CLK_IBUF_BUFG | OS1/E[0]                                  |                               |                4 |              8 |
|  CLK_IBUF_BUFG | OL1__0                                    | CH3[2]_i_1_n_0                |                3 |              8 |
|  CLK_IBUF_BUFG | TC1/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0 |                               |                3 |              8 |
|  CLK_IBUF_BUFG | TC1/retryCnt[3]_i_2_n_0                   | TC1/retryCnt[3]_i_1_n_0       |                1 |              8 |
|  CLK_IBUF_BUFG | OL1__0                                    | CH19[2]_i_1_n_0               |                3 |             10 |
|  CLK_IBUF_BUFG | u1/FSM_sequential_edo[5]_i_1_n_0          |                               |                6 |             12 |
|  CLK_IBUF_BUFG | u1/dir_mem_s[5]_i_1_n_0                   |                               |                3 |             12 |
|  CLK_IBUF_BUFG | u1/dir_salto_mem[5]_i_1_n_0               |                               |                3 |             12 |
|  CLK_IBUF_BUFG | u1/vec_ram[6]_i_1_n_0                     |                               |                4 |             12 |
|  CLK_IBUF_BUFG | TC1/Inst_TWICtl/temp_reg[6]               |                               |                5 |             14 |
|  CLK_IBUF_BUFG |                                           | TC1/Inst_TWICtl/busFreeCnt0_1 |                2 |             16 |
|  CLK_IBUF_BUFG | u1/DATA[7]_i_1_n_0                        |                               |                8 |             16 |
|  CLK_IBUF_BUFG | u1/data_s[7]_i_1_n_0                      |                               |                2 |             16 |
|  CLK_IBUF_BUFG | TC1/Inst_TWICtl/dataByte[7]_i_1_n_0       |                               |                3 |             16 |
|  CLK_IBUF_BUFG | TC1/Inst_TWICtl/sclCnt[7]_i_2_n_0         | TC1/Inst_TWICtl/sclCnt0_0     |                3 |             16 |
|  CLK_IBUF_BUFG |                                           | TC1/clear                     |                5 |             34 |
|  CLK_IBUF_BUFG | u1/conta_enable[0]_i_2_n_0                | u1/conta_enable               |                5 |             34 |
|  CLK_IBUF_BUFG |                                           | TC1/Inst_TWICtl/p_2_out       |                5 |             40 |
|  CLK_IBUF_BUFG | u1/conta_delay[22]_i_2_n_0                | u1/conta_delay[22]_i_1_n_0    |                5 |             46 |
|  CLK_IBUF_BUFG |                                           |                               |               21 |             70 |
|  CLK_IBUF_BUFG | OL1__0                                    |                               |               14 |             70 |
+----------------+-------------------------------------------+-------------------------------+------------------+----------------+


