\t (00:00:11) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:11)     Journal start - Fri Oct 12 11:29:48 2018
\t (00:00:11)         Host=WYU User=wyu08 Pid=10400 CPUs=4
\t (00:00:11) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:11) 
\d (00:00:11) Design opened: D:/MyProject/SDHCAL_DAQ/PCB&Schematic/SDHCalDIF/Allegro/SDHCalDIF.brd
\i (00:00:12) generaledit 
\i (00:00:12) zoom out 1 
\i (00:00:12) setwindow pcb
\i (00:00:12) zoom out 5283.99 2876.54
\i (00:00:12) trapsize 1167
\i (00:00:12) zoom out 1 
\i (00:00:12) setwindow pcb
\i (00:00:12) zoom out 5031.82 2855.52
\i (00:00:12) trapsize 2335
\i (00:00:13) zoom out 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out 4859.03 2855.53
\i (00:00:13) trapsize 4670
\i (00:00:13) zoom out 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out 6110.58 2594.01
\i (00:00:13) trapsize 9340
\i (00:00:13) zoom out 1 
\i (00:00:13) setwindow pcb
\i (00:00:13) zoom out 10259.85 2006.75
\i (00:00:13) trapsize 9340
\i (00:00:14) zoom in 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in 1779.15 6639.37
\i (00:00:14) trapsize 4670
\i (00:00:14) zoom in 1 
\i (00:00:14) setwindow pcb
\i (00:00:14) zoom in 1732.45 6658.06
\i (00:00:14) trapsize 2335
\i (00:00:15) zoom in 1 
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom in 1732.46 6658.06
\i (00:00:15) trapsize 1167
\i (00:00:15) zoom in 1 
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom in 1909.92 6851.87
\i (00:00:15) trapsize 584
\i (00:00:15) zoom in 1 
\i (00:00:15) setwindow pcb
\i (00:00:15) zoom in 1908.75 6851.87
\i (00:00:15) trapsize 292
\i (00:00:16) zoom in 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom in 1908.76 6851.87
\i (00:00:16) trapsize 146
\i (00:00:16) zoom out 1 
\i (00:00:16) setwindow pcb
\i (00:00:16) zoom out 1908.76 6851.87
\i (00:00:16) trapsize 292
\i (00:00:17) zoom out 1 
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom out 1908.75 6852.47
\i (00:00:17) trapsize 584
\i (00:00:17) zoom out 1 
\i (00:00:17) setwindow pcb
\i (00:00:17) zoom out 1908.74 6852.46
\i (00:00:17) trapsize 1167
\i (00:00:18) zoom out 1 
\i (00:00:18) setwindow pcb
\i (00:00:18) zoom out 2441.13 6868.81
\i (00:00:18) trapsize 2335
\i (00:00:18) zoom in 1 
\i (00:00:18) setwindow pcb
\i (00:00:18) zoom in 2515.85 4739.29
\i (00:00:18) trapsize 1167
\i (00:00:19) zoom in 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom in 2508.84 4722.94
\i (00:00:19) trapsize 584
\i (00:00:19) zoom in 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom in 2508.84 4722.94
\i (00:00:19) trapsize 292
\i (00:00:19) zoom in 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom in 2508.84 4722.95
\i (00:00:19) trapsize 146
\i (00:00:19) zoom out 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom out 2524.89 4839.12
\i (00:00:19) trapsize 292
\i (00:00:19) zoom out 1 
\i (00:00:19) setwindow pcb
\i (00:00:19) zoom out 2544.73 4851.38
\i (00:00:19) trapsize 584
\i (00:00:20) zoom in 1 
\i (00:00:20) setwindow pcb
\i (00:00:20) zoom in 2484.03 4539.65
\i (00:00:20) trapsize 292
\i (00:00:20) zoom in 1 
\i (00:00:20) setwindow pcb
\i (00:00:20) zoom in 2479.36 4537.32
\i (00:00:20) trapsize 146
\i (00:00:20) zoom in 1 
\i (00:00:20) setwindow pcb
\i (00:00:20) zoom in 2478.78 4537.32
\i (00:00:20) trapsize 73
\i (00:00:21) zoom out 1 
\i (00:00:21) setwindow pcb
\i (00:00:21) zoom out 2480.53 4547.10
\i (00:00:21) trapsize 146
\i (00:00:22) zoom out 1 
\i (00:00:22) setwindow pcb
\i (00:00:22) zoom out 2480.82 4549.43
\i (00:00:22) trapsize 292
\i (00:00:22) zoom out 1 
\i (00:00:22) setwindow pcb
\i (00:00:22) zoom out 2480.81 4548.27
\i (00:00:22) trapsize 584
\i (00:00:22) zoom out 1 
\i (00:00:22) setwindow pcb
\i (00:00:22) zoom out 2480.82 4547.11
\i (00:00:22) trapsize 1168
\i (00:00:23) zoom out 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom out 2515.85 4530.76
\i (00:00:23) trapsize 2335
\i (00:00:23) zoom out 1 
\i (00:00:23) setwindow pcb
\i (00:00:23) zoom out 2515.84 4530.77
\i (00:00:23) trapsize 4670
\i (00:00:26) exit 
\t (00:00:26)     Journal end - Fri Oct 12 11:30:03 2018
