****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: T-2022.03-SP5
Date   : Mon Feb 24 15:13:31 2025
****************************************


  Startpoint: A[0] (input port clocked by clk)
  Endpoint: O[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  A[0] (in)                               0.000      0.000 f
  U10/ZN (AND2_X1)                        0.005      0.005 f
  intadd_0_U8/CO (FA_X1)                  0.012      0.017 f
  intadd_0_U7/CO (FA_X1)                  0.013      0.030 f
  intadd_0_U6/CO (FA_X1)                  0.013      0.043 f
  intadd_0_U5/CO (FA_X1)                  0.013      0.056 f
  intadd_0_U4/CO (FA_X1)                  0.013      0.069 f
  intadd_0_U3/CO (FA_X1)                  0.013      0.082 f
  intadd_0_U2/S (FA_X1)                   0.018      0.099 r
  O[7] (out)                              0.000      0.099 r
  data arrival time                                  0.099

  clock clk (rise edge)                   1.430      1.430
  clock network delay (ideal)             0.000      1.430
  clock reconvergence pessimism           0.000      1.430
  output external delay                   0.000      1.430
  data required time                                 1.430
  ---------------------------------------------------------------
  data required time                                 1.430
  data arrival time                                 -0.099
  ---------------------------------------------------------------
  slack (MET)                                        1.331


1
