<<<<<<< HEAD
set_property SRC_FILE_INFO {cfile:/home/AIML/IITB_AI_ML/students/Ajinkya_Zero_padding/hw/zeropad_hw/zeropad_fpga_1/constraint/kc705.xdc rfile:../../constraint/kc705.xdc id:1} [current_design]
=======
set_property SRC_FILE_INFO {cfile:/home/AIML/IITB_AI_ML/students/Ajinkya_Zero_padding/hw/zeropad_hw/fpga_zeropad_2/constraint/kc705.xdc rfile:../../constraint/kc705.xdc id:1} [current_design]
>>>>>>> 0d0a58446dd23ae627901c2d3fed088dd5ccb376
set_property src_info {type:XDC file:1 line:3 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD12 [get_ports clk_p]
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AD11 [get_ports clk_n]
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K24 [get_ports {Tx}]
set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M19 [get_ports {Rx}]
set_property src_info {type:XDC file:1 line:16 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AA12 [get_ports reset_clk]
set_property src_info {type:XDC file:1 line:19 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AG5 [get_ports reset]
