{"params": {"action": "query", "list": "search", "srsearch": "chiplet", "srlimit": 3, "srnamespace": "0", "format": "json", "utf8": "1"}, "data": {"batchcomplete": "", "continue": {"sroffset": 3, "continue": "-||"}, "query": {"searchinfo": {"totalhits": 86, "suggestion": "chipset", "suggestionsnippet": "chipset"}, "search": [{"ns": 0, "title": "Chiplet", "pageid": 59038260, "size": 5419, "wordcount": 521, "snippet": "A <span class=\"searchmatch\">chiplet</span> is a tiny integrated circuit (IC) that contains a well-defined subset of functionality. It is designed to be combined with other <span class=\"searchmatch\">chiplets</span> on", "timestamp": "2025-12-24T11:17:35Z"}, {"ns": 0, "title": "UCIe", "pageid": 70437946, "size": 7034, "wordcount": 643, "snippet": "Universal <span class=\"searchmatch\">Chiplet</span> Interconnect Express (UCIe) is an open specification for a die-to-die interconnect and serial bus between <span class=\"searchmatch\">chiplets</span>. It is co-developed", "timestamp": "2025-10-17T03:03:52Z"}, {"ns": 0, "title": "RDNA 3", "pageid": 68026966, "size": 32962, "wordcount": 3351, "snippet": "50% with RDNA 3 and that the upcoming architecture would be built using <span class=\"searchmatch\">chiplet</span> packaging on a 5Â nm process. A sneak preview for RDNA 3 was included towards", "timestamp": "2026-01-29T08:07:25Z"}]}}, "fetched_at": "2026-01-31T15:17:43.557085"}