# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab07_Cache_CPU.srcs/sources_1/imports/Lab07/ALU.v" \
"../../../../Lab07_Cache_CPU.srcs/sources_1/imports/Lab07/BTB.v" \
"../../../../Lab07_Cache_CPU.srcs/sources_1/imports/Lab07/Cache.v" \
"../../../../Lab07_Cache_CPU.srcs/sources_1/imports/Lab07/ControlUnit.v" \
"../../../../Lab07_Cache_CPU.srcs/sources_1/imports/Lab07/Datapath.v" \
"../../../../Lab07_Cache_CPU.srcs/sources_1/imports/Lab07/ForwardingUnit.v" \
"../../../../Lab07_Cache_CPU.srcs/sources_1/imports/Lab07/HazardDetectionUnit.v" \
"../../../../Lab07_Cache_CPU.srcs/sources_1/imports/Lab07/PCResolveUnit.v" \
"../../../../Lab07_Cache_CPU.srcs/sources_1/imports/Lab07/RF.v" \
"../../../../Lab07_Cache_CPU.srcs/sources_1/imports/Lab07/cpu.v" \
"../../../../Lab07_Cache_CPU.srcs/sources_1/imports/Lab07/memory.v" \
"../../../../Lab07_Cache_CPU.srcs/sim_1/imports/Lab07/cpu_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
