Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  8 14:25:41 2022
| Host         : DESKTOP-URQI8F5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            3 |
|      9 |            1 |
|     10 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            7 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+---------------------+-------------------------------------------+------------------+----------------+
|                 Clock Signal                |    Enable Signal    |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+---------------------------------------------+---------------------+-------------------------------------------+------------------+----------------+
|  VGA_Clock/inst/clk_out                     | VGA_horizontal/E[0] |                                           |                1 |              1 |
|  deb/button_impuls                          |                     |                                           |                1 |              1 |
|  VGA_horizontal/h_counter_value_reg[8]_1    |                     | VGA_horizontal/h_counter_value_reg[9]_1   |                1 |              1 |
|  VGA_horizontal/h_counter_value_reg[9]_0[0] |                     |                                           |                1 |              2 |
|  VGA_horizontal/h_counter_value_reg[7]_1[0] |                     | VGA_horizontal/AS[0]                      |                1 |              2 |
|  VGA_vertical/v_counter_value_reg[9]_0      |                     |                                           |                1 |              2 |
|  VGA_Clock/inst/clk_out                     | VGA_horizontal/E[0] | VGA_vertical/v_counter_value[9]_i_1_n_0   |                4 |              9 |
|  VGA_Clock/inst/clk_out                     |                     | VGA_horizontal/h_counter_value[9]_i_1_n_0 |                5 |             10 |
|  VGA_Clock/inst/clk_out                     |                     |                                           |                8 |             17 |
+---------------------------------------------+---------------------+-------------------------------------------+------------------+----------------+


