I 000044 55 1321          1480506841713 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480506841725 2016.11.30 13:54:01)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code b3b1b6e6b0e5e5a5e7e7abeab4b5bab5e6b4b3b4b6)
	(_ent
		(_time 1480506841711)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(6)(0)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000044 55 880           1480506841775 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480506841776 2016.11.30 13:54:01)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code e2e0e7b0e0b4b4f4b5b1fabbe5e4b4e5e7e5e6e5e2)
	(_ent
		(_time 1480506841773)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000047 55 4164          1480506841838 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480506841839 2016.11.30 13:54:01)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code 202224252076763671713879272724267627202673)
	(_ent
		(_time 1480506841836)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_implicit)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000047 55 4118          1480506841900 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480506841901 2016.11.30 13:54:01)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code 5f5d5b5d090909490f5c470507590b595e585b5909)
	(_ent
		(_time 1480506841898)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_implicit)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((ready_o)(ready_o))
				((sum_less_zero_i)(sum_less_zero_i))
				((sum_plus_a_o)(sum_plus_a_o))
				((sum_minus_b_o)(sum_minus_b_o))
				((states)(states))
			)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_implicit)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000044 55 1692          1480506841961 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480506841962 2016.11.30 13:54:01)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code 9d9f9993c9cbcb8bc89f85c7c59bc99b9c9a999bcb)
	(_ent
		(_time 1480506841945)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 1764          1480506842010 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480506842011 2016.11.30 13:54:02)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code cccec8989f9a9ada9e9dd49694ca98cacdcbc8ca9a)
	(_ent
		(_time 1480506842008)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000046 55 2999          1480506842072 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480506842073 2016.11.30 13:54:02)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 0b080a0c5b5c5e1c0f5e1b515f0c090c0c0c090d0a)
	(_ent
		(_time 1480506842070)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
I 000047 55 3871          1480506842335 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480506842336 2016.11.30 13:54:02)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code 141612121042420244170c4e4c1240121513101242)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480506842369 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480506842370 2016.11.30 13:54:02)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code 333135373065652562622b6a343437356534333560)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000044 55 1764          1480506995336 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480506995337 2016.11.30 13:56:35)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code bcb3eee9efeaeaaaeeeda4e6e4bae8babdbbb8baea)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000044 55 1692          1480506995399 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480506995400 2016.11.30 13:56:35)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code fbf4a9aaa9adadedaef9e3a1a3fdaffdfafcfffdad)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 880           1480506995459 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480506995460 2016.11.30 13:56:35)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code 39366c3d306f6f2f6e6a21603e3f6f3e3c3e3d3e39)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000044 55 1321          1480506995508 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480506995509 2016.11.30 13:56:35)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code 68673d69603e3e7e3c3c70316f6e616e3d6f686f6d)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000047 55 3871          1480506995571 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480506995572 2016.11.30 13:56:35)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code a7a8f2f1a0f1f1b1f7a4bffdffa1f3a1a6a0a3a1f1)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480506995618 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480506995619 2016.11.30 13:56:35)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code d5da8086d08383c38484cd8cd2d2d1d383d2d5d386)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000046 55 2999          1480506995790 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480506995791 2016.11.30 13:56:35)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 818fd38e82d6d49685d491dbd58683868686838780)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
I 000047 55 4173          1480507731258 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480507731259 2016.11.30 14:08:51)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code 6e3c686f3b3838783f3f763769696a6838696e683d)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000044 55 1764          1480508565928 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480508565929 2016.11.30 14:22:45)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code cec1cc9a9b9898d89c9fd69496c89ac8cfc9cac898)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000044 55 1692          1480508565990 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480508565991 2016.11.30 14:22:45)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code 0d02080a595b5b1b580f1557550b590b0c0a090b5b)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 880           1480508566053 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480508566054 2016.11.30 14:22:46)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code 4b444e48191d1d5d1c1853124c4d1d4c4e4c4f4c4b)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000044 55 1321          1480508566099 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480508566100 2016.11.30 14:22:46)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code 7a757f7a2b2c2c6c2e2e62237d7c737c2f7d7a7d7f)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000047 55 3871          1480508566144 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480508566145 2016.11.30 14:22:46)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code a9a6acffa0ffffbff9aab1f3f1affdafa8aeadafff)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480508566178 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480508566179 2016.11.30 14:22:46)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code c8c7cd9cc09e9ede9999d091cfcfccce9ecfc8ce9b)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000046 55 2999          1480508566222 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480508566223 2016.11.30 14:22:46)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code f7f9f4a6f2a0a2e0f3a2e7ada3f0f5f0f0f0f5f1f6)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
I 000044 55 1764          1480508837288 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480508837289 2016.11.30 14:27:17)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code dd89db8e898b8bcb8f8cc58785db89dbdcdad9db8b)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000044 55 1692          1480508837348 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480508837349 2016.11.30 14:27:17)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code 1c48151a4f4a4a0a491e0446441a481a1d1b181a4a)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 880           1480508837428 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480508837429 2016.11.30 14:27:17)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code 6a3e636b3b3c3c7c3d3972336d6c3c6d6f6d6e6d6a)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000044 55 1321          1480508837475 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480508837476 2016.11.30 14:27:17)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code 99cd909790cfcf8fcdcd81c09e9f909fcc9e999e9c)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000047 55 3871          1480508837520 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480508837521 2016.11.30 14:27:17)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code c89cc19cc09e9ede98cbd09290ce9ccec9cfccce9e)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480508837553 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480508837554 2016.11.30 14:27:17)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code e7b3eeb5e0b1b1f1b6b6ffbee0e0e3e1b1e0e7e1b4)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000046 55 2999          1480508837585 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480508837586 2016.11.30 14:27:17)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 06530801025153110253165c520104010101040007)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
I 000044 55 1764          1480509061200 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480509061201 2016.11.30 14:31:01)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code 8084838f80d6d696d2d198dad886d48681878486d6)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000044 55 1692          1480509061246 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480509061247 2016.11.30 14:31:01)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code aeaaadf8fbf8f8b8fbacb6f4f6a8faa8afa9aaa8f8)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 880           1480509061280 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480509061281 2016.11.30 14:31:01)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code cecacd9a9b9898d8999dd697c9c898c9cbc9cac9ce)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000044 55 1321          1480509061327 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480509061328 2016.11.30 14:31:01)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code fdf9feaca9ababeba9a9e5a4fafbf4fba8fafdfaf8)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000047 55 3871          1480509061372 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480509061373 2016.11.30 14:31:01)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code 2b2f292e797d7d3d7b283371732d7f2d2a2c2f2d7d)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480509061405 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480509061406 2016.11.30 14:31:01)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code 4b4f4948191d1d5d1a1a53124c4c4f4d1d4c4b4d18)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000046 55 2999          1480509061452 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480509061453 2016.11.30 14:31:01)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 7a7f7e7a292d2f6d7e2f6a202e7d787d7d7d787c7b)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
I 000044 55 1692          1480509178792 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480509178793 2016.11.30 14:32:58)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code d98a8c8ad08f8fcf8cdbc18381df8ddfd8dedddf8f)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(6)(7)(2)(3))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 1764          1480509180744 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480509180745 2016.11.30 14:33:00)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code 7a2a7e7a2b2c2c6c282b6220227c2e7c7b7d7e7c2c)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000044 55 1692          1480509180792 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480509180793 2016.11.30 14:33:00)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code a9f9adffa0ffffbffcabb1f3f1affdafa8aeadafff)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 880           1480509180832 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480509180833 2016.11.30 14:33:00)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code c999cd9dc09f9fdf9e9ad190cecf9fcecccecdcec9)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000044 55 1321          1480509180879 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480509180880 2016.11.30 14:33:00)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code f7a7f3a6f0a1a1e1a3a3efaef0f1fef1a2f0f7f0f2)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000047 55 3871          1480509180910 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480509180911 2016.11.30 14:33:00)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code 174710111041410147140f4d4f1143111610131141)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480509180963 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480509180964 2016.11.30 14:33:00)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code 550552575003034304044d0c525251530352555306)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000046 55 2999          1480509181008 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480509181009 2016.11.30 14:33:01)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 84d5858b82d3d19380d194ded08386838383868285)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
I 000044 55 1764          1480509207099 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480509207100 2016.11.30 14:33:27)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code 626130636034347430337a383a6436646365666434)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000044 55 1692          1480509207146 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480509207147 2016.11.30 14:33:27)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code 9192c39f90c7c787c49389cbc997c59790969597c7)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 880           1480509207206 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480509207207 2016.11.30 14:33:27)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code d0d38283d08686c68783c889d7d686d7d5d7d4d7d0)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000044 55 1321          1480509207240 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480509207241 2016.11.30 14:33:27)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code efecbdbdb9b9b9f9bbbbf7b6e8e9e6e9bae8efe8ea)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000047 55 3871          1480509207271 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480509207272 2016.11.30 14:33:27)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code 0e0d5b095b5858185e0d165456085a080f090a0858)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480509207318 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480509207319 2016.11.30 14:33:27)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code 3d3e6839696b6b2b6c6c25643a3a393b6b3a3d3b6e)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000046 55 2999          1480509207349 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480509207350 2016.11.30 14:33:27)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 5c5e0f5e0d0b094b58094c06085b5e5b5b5b5e5a5d)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
I 000044 55 1764          1480509243903 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480509243904 2016.11.30 14:34:03)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code 2f7c7d2a797979397d7e377577297b292e282b2979)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000044 55 1692          1480509243950 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480509243951 2016.11.30 14:34:03)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code 5e0d0c5c0b0808480b5c460406580a585f595a5808)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 880           1480509244090 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480509244091 2016.11.30 14:34:04)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code eab9b8b8bbbcbcfcbdb9f2b3edecbcedefedeeedea)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000044 55 1321          1480509244122 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480509244123 2016.11.30 14:34:04)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code 095a5c0e005f5f1f5d5d11500e0f000f5c0e090e0c)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000047 55 3871          1480509244169 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480509244170 2016.11.30 14:34:04)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code 386b6d3c306e6e2e683b2062603e6c3e393f3c3e6e)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480509244200 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480509244201 2016.11.30 14:34:04)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code 580b0d5a500e0e4e090940015f5f5c5e0e5f585e0b)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000046 55 2999          1480509244245 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480509244246 2016.11.30 14:34:04)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 86d4d58982d1d39182d396dcd28184818181848087)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
I 000044 55 1764          1480509405398 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480509405399 2016.11.30 14:36:45)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code 0b0b090c595d5d1d595a1351530d5f0d0a0c0f0d5d)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000044 55 1692          1480509405443 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480509405444 2016.11.30 14:36:45)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code 3a3a383e6b6c6c2c6f382260623c6e3c3b3d3e3c6c)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 880           1480509405492 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480509405493 2016.11.30 14:36:45)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code 68686a69603e3e7e3f3b70316f6e3e6f6d6f6c6f68)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000044 55 1321          1480509405523 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480509405524 2016.11.30 14:36:45)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code 88888a8780dede9edcdc90d18f8e818edd8f888f8d)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000047 55 3871          1480509405570 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480509405571 2016.11.30 14:36:45)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code b7b7b5e2b0e1e1a1e7b4afedefb1e3b1b6b0b3b1e1)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480509405615 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480509405616 2016.11.30 14:36:45)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code e5e5e7b7e0b3b3f3b4b4fdbce2e2e1e3b3e2e5e3b6)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000046 55 2999          1480509405648 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480509405649 2016.11.30 14:36:45)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 05040602025250120150155f510207020202070304)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(5)(6)(1))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
I 000044 55 1764          1480510186440 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480510186441 2016.11.30 14:49:46)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code f2f0a7a3f0a4a4e4a0a3eaa8aaf4a6f4f3f5f6f4a4)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000044 55 1692          1480510186520 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480510186521 2016.11.30 14:49:46)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code 40421443401616561542581a184614464147444616)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 880           1480510186582 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480510186583 2016.11.30 14:49:46)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code 7f7d2b7f29292969282c6726787929787a787b787f)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000044 55 1321          1480510186645 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480510186646 2016.11.30 14:49:46)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code bdbfe9e8e9ebebabe9e9a5e4babbb4bbe8babdbab8)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000047 55 3871          1480510186721 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480510186722 2016.11.30 14:49:46)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code 0b095c0c595d5d1d5b081351530d5f0d0a0c0f0d5d)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480510186783 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480510186784 2016.11.30 14:49:46)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code 4a481d491b1c1c5c1b1b52134d4d4e4c1c4d4a4c19)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000046 55 2999          1480510186848 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480510186849 2016.11.30 14:49:46)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 888bd98782dfdd9f8cdd98d2dc8f8a8f8f8f8a8e89)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
I 000044 55 1764          1480510939883 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480510939884 2016.11.30 15:02:19)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code 1f4a4a19494949094d4e074547194b191e181b1949)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000044 55 1692          1480510939952 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480510939953 2016.11.30 15:02:19)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code 5e0b0b5c0b0808480b5c460406580a585f595a5808)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 880           1480510940012 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480510940013 2016.11.30 15:02:20)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code 9cc9c992cfcaca8acbcf84c59b9aca9b999b989b9c)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000044 55 1321          1480510940045 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480510940046 2016.11.30 15:02:20)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code bbeeeeeee9ededadefefa3e2bcbdb2bdeebcbbbcbe)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000047 55 3871          1480510940092 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480510940093 2016.11.30 15:02:20)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code eabfbfb8bbbcbcfcbae9f2b0b2ecbeecebedeeecbc)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480510940139 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480510940140 2016.11.30 15:02:20)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code 194c4d1f104f4f0f484801401e1e1d1f4f1e191f4a)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000046 55 2999          1480510940196 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480510940197 2016.11.30 15:02:20)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 580c0a5a520f0d4f5c0d48020c5f5a5f5f5f5a5e59)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
I 000044 55 1764          1480511080992 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480511080993 2016.11.30 15:04:40)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code 540451565002024206054c0e0c5200525553505202)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
I 000044 55 1692          1480511081043 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480511081044 2016.11.30 15:04:41)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code 83d3868c80d5d595d6819bd9db85d78582848785d5)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
I 000044 55 880           1480511081090 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480511081091 2016.11.30 15:04:41)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code b2e2b7e7b0e4e4a4e5e1aaebb5b4e4b5b7b5b6b5b2)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
I 000044 55 1321          1480511081147 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480511081148 2016.11.30 15:04:41)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code f1a1f4a0f0a7a7e7a5a5e9a8f6f7f8f7a4f6f1f6f4)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
I 000047 55 3871          1480511081197 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480511081198 2016.11.30 15:04:41)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code 20702425207676367023387a782674262127242676)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
I 000047 55 4173          1480511081256 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480511081257 2016.11.30 15:04:41)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code 5e0e5a5c0b0808480f0f460759595a5808595e580d)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
I 000046 55 2999          1480511081297 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480511081298 2016.11.30 15:04:41)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 7d2c7f7d2b2a286a79286d27297a7f7a7a7a7f7b7c)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
V 000044 55 1764          1480511174950 beh
(_unit VHDL (aproximator_ua 0 5(beh 0 19))
	(_version vd0)
	(_time 1480511174951 2016.11.30 15:06:14)
	(_source (\./../src/aproximator_ua.vhd\))
	(_parameters tan)
	(_code 565654545000004004074e0c0e5002505751525000)
	(_ent
		(_time 1480506842007)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int x_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_port (_int ready_o -1 0 11(_ent(_out))))
		(_port (_int sum_less_zero_i -1 0 12(_ent(_in))))
		(_port (_int sum_plus_a_o -1 0 13(_ent(_out))))
		(_port (_int sum_minus_b_o -1 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1 ((_dto i 1 i 0)))))
		(_port (_int states 0 0 15(_ent(_out))))
		(_type (_int state_type 0 21(_enum1 a_0 a_1 a_2 (_to i 0 i 2))))
		(_sig (_int state 1 0 23(_arch(_uni))))
		(_sig (_int next_state 1 0 23(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25(_array -1 ((_dto i 3 i 0)))))
		(_sig (_int control 2 0 25(_arch(_uni))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs (_trgt(9))(_sens(0)(1)(10))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_prcs (_simple)(_trgt(10))(_sens(2)(5)(9)))))
			(line__67(_arch 2 0 67(_assignment (_trgt(3)(4)(6)(7))(_sens(11)))))
			(line__69(_arch 3 0 69(_assignment (_trgt(11))(_sens(9)))))
			(line__75(_arch 4 0 75(_assignment (_trgt(8))(_sens(9)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019)
		(33686274)
		(50528770)
		(33686018)
		(771)
		(515)
		(770)
		(514)
	)
	(_model . beh 5 -1)
)
V 000044 55 1692          1480511174983 beh
(_unit VHDL (aproximator_oa 0 7(beh 0 25))
	(_version vd0)
	(_time 1480511174984 2016.11.30 15:06:14)
	(_source (\./../src/aproximator_oa.vhd\))
	(_parameters tan)
	(_code 757577757023236320776d2f2d7321737472717323)
	(_ent
		(_time 1480506841944)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent gms((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent gms((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent gms((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent gms((i 7)))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int reset_i -3 0 17(_ent(_in)(_event))))
		(_port (_int sum_plus_a_i -3 0 18(_ent(_in))))
		(_port (_int sum_minus_b_i -3 0 19(_ent(_in))))
		(_port (_int sum_less_zero_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 3 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 27(_array -3 ((_dto c 4 i 0)))))
		(_sig (_int sum 1 0 27(_arch(_uni))))
		(_sig (_int counter 1 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment (_trgt(5))(_sens(6)))))
			(line__34(_arch 1 0 34(_assignment (_trgt(4))(_sens(6)))))
			(line__36(_arch 2 0 36(_prcs (_trgt(6)(7))(_sens(0)(1)(2)(3)(6)(7))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . beh 5 -1)
)
V 000044 55 880           1480511175045 beh
(_unit VHDL (aprox_outputbuffer 0 5(beh 0 14))
	(_version vd0)
	(_time 1480511175046 2016.11.30 15:06:15)
	(_source (\./../src/aprox_outputbuffer.vhd\))
	(_parameters tan)
	(_code b3b3b1e6b0e5e5a5e4e0abeab4b5e5b4b6b4b7b4b3)
	(_ent
		(_time 1480506841772)
	)
	(_object
		(_port (_int clock_i -1 0 7(_ent(_in)(_event))))
		(_port (_int reset_i -1 0 8(_ent(_in)(_event))))
		(_port (_int en_i -1 0 9(_ent(_in))))
		(_port (_int y_o -1 0 10(_ent(_out))))
		(_sig (_int t -1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment (_trgt(3))(_sens(0)(4)))))
			(line__20(_arch 1 0 20(_prcs (_trgt(4))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (0 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . beh 2 -1)
)
V 000044 55 1321          1480511175082 beh
(_unit VHDL (aprox_inputbuffer 0 6(beh 0 18))
	(_version vd0)
	(_time 1480511175083 2016.11.30 15:06:15)
	(_source (\./../src/aprox_inputbuffer.vhd\))
	(_parameters tan)
	(_code d3d3d180d08585c58787cb8ad4d5dad586d4d3d4d6)
	(_ent
		(_time 1480506841710)
	)
	(_object
		(_gen (_int width -1 0 8 \8\ (_ent gms((i 8)))))
		(_port (_int x_i -2 0 10(_ent(_in))))
		(_port (_int clock_i -2 0 11(_ent(_in)(_event))))
		(_port (_int reset_i -2 0 12(_ent(_in)(_event))))
		(_port (_int ready_i -2 0 13(_ent(_in))))
		(_port (_int y_o -2 0 14(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 20(_array -2 ((_dto c 2 i 0)))))
		(_sig (_int counter 0 0 20(_arch(_uni))))
		(_sig (_int prev_x -2 0 23(_arch(_uni))))
		(_sig (_int impulse -2 0 26(_int(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment (_trgt(4))(_sens(0)(6)))))
			(line__33(_arch 1 0 33(_prcs (_trgt(6))(_sens(1)(2)(0))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . beh 3 -1)
)
V 000047 55 3871          1480511175129 struct
(_unit VHDL (aproximator 0 7(struct 0 25))
	(_version vd0)
	(_time 1480511175130 2016.11.30 15:06:15)
	(_source (\./../src/aproximator.vhd\))
	(_parameters tan)
	(_code 01010406005757175102195b590755070006050757)
	(_ent
		(_time 1480506841897)
	)
	(_comp
		(aproximator_ua
			(_object
				(_port (_int clock_i -3 0 31(_ent (_in))))
				(_port (_int reset_i -3 0 32(_ent (_in))))
				(_port (_int x_i -3 0 33(_ent (_in))))
				(_port (_int y_o -3 0 34(_ent (_out))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int sum_less_zero_i -3 0 36(_ent (_in))))
				(_port (_int sum_plus_a_o -3 0 37(_ent (_out))))
				(_port (_int sum_minus_b_o -3 0 38(_ent (_out))))
				(_port (_int states 1 0 39(_ent (_out))))
			)
		)
		(aproximator_oa
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_gen (_int a -2 0 47(_ent((i 1)))))
				(_gen (_int b -2 0 48(_ent((i 2)))))
				(_gen (_int c -2 0 49(_ent((i 3)))))
				(_gen (_int m -2 0 50(_ent((i 7)))))
				(_port (_int clock_i -3 0 52(_ent (_in))))
				(_port (_int reset_i -3 0 53(_ent (_in))))
				(_port (_int sum_plus_a_i -3 0 54(_ent (_in))))
				(_port (_int sum_minus_b_i -3 0 55(_ent (_in))))
				(_port (_int sum_less_zero_o -3 0 56(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 57(_array -3 ((_dto c 0 i 0)))))
				(_port (_int sum_o 4 0 57(_ent (_out))))
			)
		)
	)
	(_inst CONTROL_UNIT 0 70(_comp aproximator_ua)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((x_i)(x_i))
			((y_o)(y_o))
			((ready_o)(ready_o))
			((sum_less_zero_i)(sum_less_zero))
			((sum_plus_a_o)(sum_plus_a))
			((sum_minus_b_o)(sum_minus_b))
			((states)(t))
		)
		(_use (_ent . aproximator_ua)
		)
	)
	(_inst DATA_FLOW 0 83(_comp aproximator_oa)
		(_gen
			((width)(_code 1))
			((a)(_code 2))
			((b)(_code 3))
			((c)(_code 4))
			((m)(_code 5))
		)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((sum_plus_a_i)(sum_plus_a))
			((sum_minus_b_i)(sum_minus_b))
			((sum_less_zero_o)(sum_less_zero))
			((sum_o)(sum_o))
		)
		(_use (_ent . aproximator_oa)
			(_gen
				((width)(_code 6))
				((a)(_code 7))
				((b)(_code 8))
				((c)(_code 9))
				((m)(_code 10))
			)
			(_port
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((sum_plus_a_i)(sum_plus_a_i))
				((sum_minus_b_i)(sum_minus_b_i))
				((sum_less_zero_o)(sum_less_zero_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int x_i -3 0 16(_ent(_in))))
		(_port (_int ready_o -3 0 17(_ent(_out))))
		(_port (_int clock_i -3 0 18(_ent(_in))))
		(_port (_int reset_i -3 0 19(_ent(_in))))
		(_port (_int y_o -3 0 20(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 21(_array -3 ((_dto c 11 i 0)))))
		(_port (_int sum_o 0 0 21(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 39(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int sum_less_zero -3 0 60(_arch(_uni))))
		(_sig (_int sum_plus_a -3 0 60(_arch(_uni))))
		(_sig (_int sum_minus_b -3 0 60(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 62(_array -3 ((_dto i 1 i 0)))))
		(_sig (_int t 2 0 62(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~134 0 64(_array -3 ((_dto c 12 i 0)))))
		(_sig (_int sum_temp 3 0 64(_arch(_uni))))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 13 -1)
)
V 000047 55 4173          1480511175153 struct
(_unit VHDL (aprox_toplevel 0 7(struct 0 23))
	(_version vd0)
	(_time 1480511175154 2016.11.30 15:06:15)
	(_source (\./../src/aprox_top.vhd\))
	(_parameters tan)
	(_code 212124242077773770703978262625277726212772)
	(_ent
		(_time 1480506841835)
	)
	(_comp
		(aprox_inputbuffer
			(_object
				(_gen (_int width -1 0 46(_ent((i 8)))))
				(_port (_int x_i -3 0 48(_ent (_in))))
				(_port (_int clock_i -3 0 49(_ent (_in))))
				(_port (_int reset_i -3 0 50(_ent (_in))))
				(_port (_int ready_i -3 0 51(_ent (_in))))
				(_port (_int y_o -3 0 52(_ent (_out))))
			)
		)
		(aproximator
			(_object
				(_gen (_int width -1 0 28(_ent((i 8)))))
				(_gen (_int a -2 0 29(_ent((i 1)))))
				(_gen (_int b -2 0 30(_ent((i 2)))))
				(_gen (_int c -2 0 31(_ent((i 3)))))
				(_gen (_int m -2 0 32(_ent((i 7)))))
				(_port (_int x_i -3 0 34(_ent (_in))))
				(_port (_int ready_o -3 0 35(_ent (_out))))
				(_port (_int clock_i -3 0 36(_ent (_in))))
				(_port (_int reset_i -3 0 37(_ent (_in))))
				(_port (_int y_o -3 0 38(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 39(_array -3 ((_dto c 3 i 0)))))
				(_port (_int sum_o 2 0 39(_ent (_out))))
			)
		)
		(aprox_outputbuffer
			(_object
				(_port (_int clock_i -3 0 59(_ent (_in))))
				(_port (_int reset_i -3 0 60(_ent (_in))))
				(_port (_int en_i -3 0 61(_ent (_in))))
				(_port (_int y_o -3 0 62(_ent (_out))))
			)
		)
	)
	(_inst InputBuffer_1 0 75(_comp aprox_inputbuffer)
		(_gen
			((width)(_code 4))
		)
		(_port
			((x_i)(x_i))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((ready_i)(ready))
			((y_o)(inputbuffer_out))
		)
		(_use (_ent . aprox_inputbuffer)
			(_gen
				((width)(_code 5))
			)
		)
	)
	(_inst Aproximator_1 0 87(_comp aproximator)
		(_gen
			((width)(_code 6))
			((a)(_code 7))
			((b)(_code 8))
			((c)(_code 9))
			((m)(_code 10))
		)
		(_port
			((x_i)(inputbuffer_out))
			((ready_o)(ready))
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((y_o)(aprox_out))
			((sum_o)(sum_t))
		)
		(_use (_ent . aproximator)
			(_gen
				((width)(_code 11))
				((a)(_code 12))
				((b)(_code 13))
				((c)(_code 14))
				((m)(_code 15))
			)
			(_port
				((x_i)(x_i))
				((ready_o)(ready_o))
				((clock_i)(clock_i))
				((reset_i)(reset_i))
				((y_o)(y_o))
				((sum_o)(sum_o))
			)
		)
	)
	(_inst OutputBuffer_1 0 105(_comp aprox_outputbuffer)
		(_port
			((clock_i)(clock_i))
			((reset_i)(reset_i))
			((en_i)(aprox_out))
			((y_o)(y_t))
		)
		(_use (_ent . aprox_outputbuffer)
		)
	)
	(_object
		(_gen (_int width -1 0 9 \8\ (_ent gms((i 8)))))
		(_gen (_int a -2 0 10 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 11 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 12 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 13 \7\ (_ent((i 7)))))
		(_port (_int reset_i -3 0 15(_ent(_in))))
		(_port (_int clock_i -3 0 16(_ent(_in)(_event))))
		(_port (_int x_i -3 0 17(_ent(_in))))
		(_port (_int y_o -3 0 18(_ent(_out))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~12 0 19(_array -3 ((_dto c 16 i 0)))))
		(_port (_int count 0 0 19(_ent(_out))))
		(_sig (_int inputbuffer_out -3 0 65(_arch(_uni))))
		(_sig (_int aprox_out -3 0 65(_arch(_uni))))
		(_sig (_int ready -3 0 65(_arch(_uni))))
		(_sig (_int y_t -3 0 65(_arch(_uni))))
		(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~132 0 67(_array -3 ((_dto c 17 i 0)))))
		(_sig (_int count_t 1 0 67(_arch(_uni))))
		(_sig (_int sum_t 1 0 68(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment (_alias((y_o)(y_t)))(_simpleassign BUF)(_trgt(3))(_sens(8)))))
			(line__113(_arch 1 0 113(_prcs (_simple)(_trgt(9))(_sens(0)(1))(_read(6)(9)))))
			(line__127(_arch 2 0 127(_assignment (_trgt(4))(_sens(9)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED)))
	(_model . struct 18 -1)
)
V 000046 55 2999          1480511175200 behav
(_unit VHDL (wrapper 0 5(behav 0 19))
	(_version vd0)
	(_time 1480511175201 2016.11.30 15:06:15)
	(_source (\./../src/wrapper.vhd\))
	(_parameters tan)
	(_code 50515352520705475405400a045752575757525651)
	(_ent
		(_time 1480506842069)
	)
	(_comp
		(aprox_toplevel
			(_object
				(_gen (_int width -1 0 22(_ent((i 8)))))
				(_gen (_int a -2 0 23(_ent((i 1)))))
				(_gen (_int b -2 0 24(_ent((i 2)))))
				(_gen (_int c -2 0 25(_ent((i 3)))))
				(_gen (_int m -2 0 26(_ent((i 7)))))
				(_port (_int reset_i -3 0 28(_ent (_in))))
				(_port (_int clock_i -3 0 29(_ent (_in))))
				(_port (_int x_i -3 0 30(_ent (_in))))
				(_port (_int y_o -3 0 31(_ent (_out))))
				(_type (_int ~STD_LOGIC_VECTOR{width-1~downto~0}~13 0 32(_array -3 ((_dto c 4 i 0)))))
				(_port (_int count 2 0 32(_ent (_out))))
			)
		)
	)
	(_inst KVAD1 0 41(_comp aprox_toplevel)
		(_gen
			((width)(_code 5))
			((a)(_code 6))
			((b)(_code 7))
			((c)(_code 8))
			((m)(_code 9))
		)
		(_port
			((reset_i)(rst))
			((clock_i)(clk))
			((x_i)(St_in))
			((y_o)(y_out))
			((count)(LED))
		)
		(_use (_ent . aprox_toplevel)
			(_gen
				((width)(_code 10))
				((a)(_code 11))
				((b)(_code 12))
				((c)(_code 13))
				((m)(_code 14))
			)
			(_port
				((reset_i)(reset_i))
				((clock_i)(clock_i))
				((x_i)(x_i))
				((y_o)(y_o))
				((count)(count))
			)
		)
	)
	(_object
		(_gen (_int width -1 0 7 \8\ (_ent((i 8)))))
		(_gen (_int a -2 0 8 \1\ (_ent((i 1)))))
		(_gen (_int b -2 0 9 \2\ (_ent((i 2)))))
		(_gen (_int c -2 0 10 \3\ (_ent((i 3)))))
		(_gen (_int m -2 0 11 \7\ (_ent((i 7)))))
		(_port (_int rst -3 0 13(_ent(_in))))
		(_port (_int St -3 0 13(_ent(_in))))
		(_port (_int clk -3 0 13(_ent(_in)(_event))))
		(_type (_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 14(_array -3 ((_dto i 7 i 0)))))
		(_port (_int LED 0 0 14(_ent(_out))))
		(_cnst (_int N -2 0 35(_arch((i 17)))))
		(_type (_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 36(_array -3 ((_dto i 16 i 0)))))
		(_sig (_int COUNT_INT 1 0 36(_arch(_uni))))
		(_sig (_int s1 -3 0 38(_arch(_uni))))
		(_sig (_int s2 -3 0 38(_arch(_uni))))
		(_sig (_int s3 -3 0 38(_arch(_uni))))
		(_sig (_int St_in -3 0 38(_arch(_uni))))
		(_sig (_int clk_out -3 0 38(_arch(_uni)(_event))))
		(_sig (_int y_out -3 0 39(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs (_simple)(_trgt(4))(_sens(0)(2))(_read(4)))))
			(line__65(_arch 1 0 65(_assignment (_trgt(9))(_sens(4(16))))))
			(line__67(_arch 2 0 67(_prcs (_trgt(5)(6)(7))(_sens(9)(1)(5)(6))(_dssslsensitivity 1))))
			(line__76(_arch 3 0 76(_assignment (_trgt(8))(_sens(5)(6)(7)))))
		)
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extieee.std_logic_1164.STD_LOGIC (1 STD_LOGIC)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 2)
	)
	(_model . behav 15 -1)
)
