[13:30:43.644] <TB2>     INFO: *** Welcome to pxar ***
[13:30:43.644] <TB2>     INFO: *** Today: 2016/09/28
[13:30:43.650] <TB2>     INFO: *** Version: 47bc-dirty
[13:30:43.650] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C15.dat
[13:30:43.651] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:30:43.651] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//defaultMaskFile.dat
[13:30:43.651] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters_C15.dat
[13:30:43.728] <TB2>     INFO:         clk: 4
[13:30:43.728] <TB2>     INFO:         ctr: 4
[13:30:43.728] <TB2>     INFO:         sda: 19
[13:30:43.728] <TB2>     INFO:         tin: 9
[13:30:43.728] <TB2>     INFO:         level: 15
[13:30:43.728] <TB2>     INFO:         triggerdelay: 0
[13:30:43.728] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:30:43.728] <TB2>     INFO: Log level: DEBUG
[13:30:43.738] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:30:43.746] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:30:43.749] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:30:43.751] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:30:45.314] <TB2>     INFO: DUT info: 
[13:30:45.314] <TB2>     INFO: The DUT currently contains the following objects:
[13:30:45.314] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:30:45.314] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:30:45.314] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:30:45.314] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:30:45.314] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.314] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:30:45.315] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:30:45.316] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:30:45.317] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:30:45.327] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30875648
[13:30:45.327] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x12ac6f0
[13:30:45.327] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1220770
[13:30:45.327] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f116dd94010
[13:30:45.327] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1173fff510
[13:30:45.327] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30941184 fPxarMemory = 0x7f116dd94010
[13:30:45.328] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365.8mA
[13:30:45.329] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 455mA
[13:30:45.329] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.8 C
[13:30:45.330] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:30:45.730] <TB2>     INFO: enter 'restricted' command line mode
[13:30:45.730] <TB2>     INFO: enter test to run
[13:30:45.730] <TB2>     INFO:   test: FPIXTest no parameter change
[13:30:45.730] <TB2>     INFO:   running: fpixtest
[13:30:45.730] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:30:45.733] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:30:45.733] <TB2>     INFO: ######################################################################
[13:30:45.733] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:30:45.733] <TB2>     INFO: ######################################################################
[13:30:45.736] <TB2>     INFO: ######################################################################
[13:30:45.736] <TB2>     INFO: PixTestPretest::doTest()
[13:30:45.736] <TB2>     INFO: ######################################################################
[13:30:45.739] <TB2>     INFO:    ----------------------------------------------------------------------
[13:30:45.739] <TB2>     INFO:    PixTestPretest::programROC() 
[13:30:45.739] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:03.756] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:31:03.756] <TB2>     INFO: IA differences per ROC:  18.5 16.9 17.7 17.7 18.5 19.3 16.9 17.7 18.5 18.5 21.7 17.7 18.5 18.5 18.5 20.1
[13:31:03.824] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:03.824] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:31:03.824] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:05.077] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[13:31:05.578] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:31:06.080] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:31:06.582] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:31:07.083] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:31:07.585] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:31:08.087] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:31:08.589] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:31:09.090] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:31:09.592] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:31:10.094] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:31:10.595] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:31:11.097] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:31:11.599] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:31:12.101] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:31:12.602] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:31:12.856] <TB2>     INFO: Idig [mA/ROC]: 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[13:31:12.856] <TB2>     INFO: Test took 9035 ms.
[13:31:12.856] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:31:12.884] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:12.884] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:31:12.884] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:12.987] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[13:31:13.088] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.0188 mA
[13:31:13.188] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  84 Ia 24.6187 mA
[13:31:13.289] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  81 Ia 23.8187 mA
[13:31:13.390] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  82 Ia 23.8187 mA
[13:31:13.491] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  83 Ia 24.6187 mA
[13:31:13.592] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  80 Ia 23.8187 mA
[13:31:13.692] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  81 Ia 23.8187 mA
[13:31:13.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  82 Ia 24.6187 mA
[13:31:13.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  79 Ia 23.8187 mA
[13:31:13.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  80 Ia 23.8187 mA
[13:31:14.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  81 Ia 23.8187 mA
[13:31:14.196] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  82 Ia 24.6187 mA
[13:31:14.297] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[13:31:14.398] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  89 Ia 24.6187 mA
[13:31:14.499] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  86 Ia 23.8187 mA
[13:31:14.599] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  87 Ia 24.6187 mA
[13:31:14.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  84 Ia 23.8187 mA
[13:31:14.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 23.8187 mA
[13:31:14.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  86 Ia 24.6187 mA
[13:31:15.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  83 Ia 23.8187 mA
[13:31:15.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  84 Ia 23.8187 mA
[13:31:15.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 23.8187 mA
[13:31:15.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  86 Ia 23.8187 mA
[13:31:15.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  87 Ia 24.6187 mA
[13:31:15.507] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.2188 mA
[13:31:15.608] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  89 Ia 24.6187 mA
[13:31:15.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  86 Ia 24.6187 mA
[13:31:15.810] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  83 Ia 23.8187 mA
[13:31:15.911] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  84 Ia 23.8187 mA
[13:31:16.012] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  85 Ia 24.6187 mA
[13:31:16.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  82 Ia 23.8187 mA
[13:31:16.212] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  83 Ia 23.8187 mA
[13:31:16.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  84 Ia 23.8187 mA
[13:31:16.415] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  85 Ia 24.6187 mA
[13:31:16.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  82 Ia 23.8187 mA
[13:31:16.616] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  83 Ia 23.8187 mA
[13:31:16.718] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.2188 mA
[13:31:16.818] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  89 Ia 24.6187 mA
[13:31:16.920] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  86 Ia 24.6187 mA
[13:31:17.020] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  83 Ia 23.8187 mA
[13:31:17.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  84 Ia 23.8187 mA
[13:31:17.222] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  85 Ia 23.8187 mA
[13:31:17.323] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  86 Ia 24.6187 mA
[13:31:17.423] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  83 Ia 23.8187 mA
[13:31:17.524] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  84 Ia 23.8187 mA
[13:31:17.626] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  85 Ia 23.8187 mA
[13:31:17.726] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  86 Ia 24.6187 mA
[13:31:17.827] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  83 Ia 23.8187 mA
[13:31:17.929] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[13:31:18.029] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[13:31:18.130] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 23.8187 mA
[13:31:18.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  81 Ia 23.8187 mA
[13:31:18.332] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  82 Ia 24.6187 mA
[13:31:18.432] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  79 Ia 23.8187 mA
[13:31:18.533] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  80 Ia 23.8187 mA
[13:31:18.633] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  81 Ia 23.8187 mA
[13:31:18.734] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  82 Ia 23.8187 mA
[13:31:18.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  83 Ia 24.6187 mA
[13:31:18.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  80 Ia 23.8187 mA
[13:31:19.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  81 Ia 23.8187 mA
[13:31:19.138] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.8187 mA
[13:31:19.239] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  79 Ia 23.8187 mA
[13:31:19.340] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  80 Ia 23.8187 mA
[13:31:19.441] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  81 Ia 24.6187 mA
[13:31:19.542] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 23.8187 mA
[13:31:19.642] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  79 Ia 23.8187 mA
[13:31:19.743] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  80 Ia 24.6187 mA
[13:31:19.843] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  77 Ia 23.0188 mA
[13:31:19.944] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  83 Ia 24.6187 mA
[13:31:20.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  80 Ia 23.8187 mA
[13:31:20.146] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  81 Ia 24.6187 mA
[13:31:20.247] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  78 Ia 23.8187 mA
[13:31:20.348] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.2188 mA
[13:31:20.450] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  89 Ia 24.6187 mA
[13:31:20.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  86 Ia 23.8187 mA
[13:31:20.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  87 Ia 24.6187 mA
[13:31:20.753] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  84 Ia 23.8187 mA
[13:31:20.853] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  85 Ia 23.8187 mA
[13:31:20.954] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  86 Ia 23.8187 mA
[13:31:21.055] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  87 Ia 24.6187 mA
[13:31:21.156] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  84 Ia 23.8187 mA
[13:31:21.257] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  85 Ia 23.8187 mA
[13:31:21.357] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  86 Ia 23.8187 mA
[13:31:21.458] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  87 Ia 24.6187 mA
[13:31:21.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[13:31:21.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 23.8187 mA
[13:31:21.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  85 Ia 23.8187 mA
[13:31:21.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  86 Ia 24.6187 mA
[13:31:21.963] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 23.8187 mA
[13:31:22.064] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  84 Ia 23.8187 mA
[13:31:22.165] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  85 Ia 24.6187 mA
[13:31:22.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  82 Ia 23.8187 mA
[13:31:22.366] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  83 Ia 23.8187 mA
[13:31:22.467] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  84 Ia 23.8187 mA
[13:31:22.568] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  85 Ia 24.6187 mA
[13:31:22.668] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  82 Ia 23.8187 mA
[13:31:22.770] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.0188 mA
[13:31:22.870] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 23.8187 mA
[13:31:22.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  85 Ia 24.6187 mA
[13:31:23.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  82 Ia 23.8187 mA
[13:31:23.172] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  83 Ia 23.8187 mA
[13:31:23.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  84 Ia 23.8187 mA
[13:31:23.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  85 Ia 24.6187 mA
[13:31:23.475] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  82 Ia 23.8187 mA
[13:31:23.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  83 Ia 23.8187 mA
[13:31:23.677] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  84 Ia 23.8187 mA
[13:31:23.777] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  85 Ia 24.6187 mA
[13:31:23.878] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  82 Ia 23.8187 mA
[13:31:23.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.0188 mA
[13:31:24.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.6187 mA
[13:31:24.181] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  81 Ia 24.6187 mA
[13:31:24.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  78 Ia 23.0188 mA
[13:31:24.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  84 Ia 24.6187 mA
[13:31:24.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  81 Ia 23.8187 mA
[13:31:24.586] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  82 Ia 24.6187 mA
[13:31:24.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  79 Ia 23.8187 mA
[13:31:24.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  80 Ia 23.8187 mA
[13:31:24.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  81 Ia 23.8187 mA
[13:31:24.989] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  82 Ia 24.6187 mA
[13:31:25.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  79 Ia 23.0188 mA
[13:31:25.193] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 26.2188 mA
[13:31:25.294] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  66 Ia 23.8187 mA
[13:31:25.395] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  67 Ia 23.8187 mA
[13:31:25.496] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  68 Ia 23.8187 mA
[13:31:25.596] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  69 Ia 24.6187 mA
[13:31:25.697] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  66 Ia 23.8187 mA
[13:31:25.798] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  67 Ia 23.8187 mA
[13:31:25.898] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  68 Ia 23.8187 mA
[13:31:25.999] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  69 Ia 23.8187 mA
[13:31:26.100] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  70 Ia 24.6187 mA
[13:31:26.201] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  67 Ia 23.8187 mA
[13:31:26.302] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  68 Ia 23.8187 mA
[13:31:26.403] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[13:31:26.504] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 23.8187 mA
[13:31:26.605] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  85 Ia 23.8187 mA
[13:31:26.705] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  86 Ia 23.8187 mA
[13:31:26.806] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  87 Ia 24.6187 mA
[13:31:26.907] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  84 Ia 23.8187 mA
[13:31:27.008] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  85 Ia 23.8187 mA
[13:31:27.108] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  86 Ia 23.8187 mA
[13:31:27.209] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  87 Ia 24.6187 mA
[13:31:27.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  84 Ia 23.8187 mA
[13:31:27.411] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  85 Ia 23.8187 mA
[13:31:27.512] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  86 Ia 24.6187 mA
[13:31:27.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.0188 mA
[13:31:27.714] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.6187 mA
[13:31:27.815] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  81 Ia 23.8187 mA
[13:31:27.916] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  82 Ia 24.6187 mA
[13:31:28.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  79 Ia 23.0188 mA
[13:31:28.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  85 Ia 24.6187 mA
[13:31:28.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  82 Ia 24.6187 mA
[13:31:28.320] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  79 Ia 23.8187 mA
[13:31:28.420] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  80 Ia 23.8187 mA
[13:31:28.521] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  81 Ia 23.8187 mA
[13:31:28.622] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  82 Ia 24.6187 mA
[13:31:28.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  79 Ia 23.8187 mA
[13:31:28.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[13:31:28.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 23.8187 mA
[13:31:29.025] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  85 Ia 24.6187 mA
[13:31:29.126] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 23.8187 mA
[13:31:29.227] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 23.8187 mA
[13:31:29.328] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 23.8187 mA
[13:31:29.429] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  85 Ia 24.6187 mA
[13:31:29.529] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  82 Ia 23.8187 mA
[13:31:29.630] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  83 Ia 23.8187 mA
[13:31:29.730] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  84 Ia 24.6187 mA
[13:31:29.831] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  81 Ia 23.8187 mA
[13:31:29.932] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  82 Ia 23.8187 mA
[13:31:30.033] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[13:31:30.134] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  79 Ia 23.8187 mA
[13:31:30.235] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  80 Ia 23.8187 mA
[13:31:30.336] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  81 Ia 23.8187 mA
[13:31:30.436] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  82 Ia 24.6187 mA
[13:31:30.536] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  79 Ia 23.0188 mA
[13:31:30.637] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  85 Ia 24.6187 mA
[13:31:30.738] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  82 Ia 24.6187 mA
[13:31:30.839] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  79 Ia 23.8187 mA
[13:31:30.940] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  80 Ia 23.8187 mA
[13:31:31.040] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  81 Ia 23.8187 mA
[13:31:31.141] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  82 Ia 23.8187 mA
[13:31:31.243] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.6187 mA
[13:31:31.344] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  75 Ia 23.8187 mA
[13:31:31.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  76 Ia 23.8187 mA
[13:31:31.545] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  77 Ia 24.6187 mA
[13:31:31.647] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  74 Ia 23.8187 mA
[13:31:31.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  75 Ia 23.8187 mA
[13:31:31.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  76 Ia 23.8187 mA
[13:31:31.949] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  77 Ia 24.6187 mA
[13:31:32.049] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  74 Ia 23.8187 mA
[13:31:32.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  75 Ia 23.8187 mA
[13:31:32.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  76 Ia 23.8187 mA
[13:31:32.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  77 Ia 24.6187 mA
[13:31:32.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  82
[13:31:32.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  87
[13:31:32.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  83
[13:31:32.379] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  83
[13:31:32.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  81
[13:31:32.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:31:32.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  87
[13:31:32.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  82
[13:31:32.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  82
[13:31:32.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  79
[13:31:32.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  68
[13:31:32.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  86
[13:31:32.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  79
[13:31:32.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  82
[13:31:32.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  82
[13:31:32.381] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  77
[13:31:34.208] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[13:31:34.208] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  19.3  19.3  20.1  19.3  20.1  19.3  19.3  19.3  20.1  20.1  19.3  20.1  20.1  20.1
[13:31:34.240] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:34.240] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:31:34.240] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:34.376] <TB2>     INFO: Expecting 231680 events.
[13:31:42.447] <TB2>     INFO: 231680 events read in total (7354ms).
[13:31:42.602] <TB2>     INFO: Test took 8359ms.
[13:31:42.804] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:31:42.807] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 113 and Delta(CalDel) = 58
[13:31:42.811] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 89 and Delta(CalDel) = 61
[13:31:42.814] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 79 and Delta(CalDel) = 61
[13:31:42.818] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:31:42.821] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 60
[13:31:42.825] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 97 and Delta(CalDel) = 60
[13:31:42.828] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 79 and Delta(CalDel) = 64
[13:31:42.831] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 80 and Delta(CalDel) = 62
[13:31:42.835] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 70 and Delta(CalDel) = 57
[13:31:42.838] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 109 and Delta(CalDel) = 58
[13:31:42.842] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 61
[13:31:42.845] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 83 and Delta(CalDel) = 61
[13:31:42.849] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 82 and Delta(CalDel) = 60
[13:31:42.852] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 126 and Delta(CalDel) = 60
[13:31:42.856] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 93 and Delta(CalDel) = 59
[13:31:42.897] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:31:42.935] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:42.935] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:31:42.935] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:43.070] <TB2>     INFO: Expecting 231680 events.
[13:31:51.276] <TB2>     INFO: 231680 events read in total (7491ms).
[13:31:51.280] <TB2>     INFO: Test took 8341ms.
[13:31:51.302] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31.5
[13:31:51.620] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 30
[13:31:51.623] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:31:51.627] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[13:31:51.630] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 31
[13:31:51.634] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[13:31:51.637] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 30
[13:31:51.641] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 32
[13:31:51.644] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[13:31:51.647] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 29.5
[13:31:51.651] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 29.5
[13:31:51.654] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[13:31:51.658] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:31:51.661] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[13:31:51.665] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29.5
[13:31:51.668] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29.5
[13:31:51.704] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:31:51.704] <TB2>     INFO: CalDel:      126   113   127   132   125   125   114   138   138   116   113   132   127   123   115   131
[13:31:51.704] <TB2>     INFO: VthrComp:     51    51    51    51    53    52    54    51    51    51    51    51    51    51    53    51
[13:31:51.708] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C0.dat
[13:31:51.708] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C1.dat
[13:31:51.709] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C2.dat
[13:31:51.709] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C3.dat
[13:31:51.709] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C4.dat
[13:31:51.709] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C5.dat
[13:31:51.709] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C6.dat
[13:31:51.709] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C7.dat
[13:31:51.710] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C8.dat
[13:31:51.710] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C9.dat
[13:31:51.710] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C10.dat
[13:31:51.710] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C11.dat
[13:31:51.710] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C12.dat
[13:31:51.710] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C13.dat
[13:31:51.710] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C14.dat
[13:31:51.711] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters_C15.dat
[13:31:51.711] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:31:51.711] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:31:51.711] <TB2>     INFO: PixTestPretest::doTest() done, duration: 65 seconds
[13:31:51.711] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:31:51.797] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:31:51.797] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:31:51.797] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:31:51.797] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:31:51.800] <TB2>     INFO: ######################################################################
[13:31:51.800] <TB2>     INFO: PixTestTiming::doTest()
[13:31:51.800] <TB2>     INFO: ######################################################################
[13:31:51.800] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:51.800] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:31:51.800] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:51.801] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:31:53.697] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:31:55.971] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:31:58.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:32:00.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:32:02.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:32:05.065] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:32:07.338] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:32:09.611] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:32:11.884] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:32:14.157] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:32:16.431] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:32:18.704] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:32:20.978] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:32:23.251] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:32:25.523] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:32:27.797] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:32:29.317] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:32:30.838] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:32:32.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:32:33.878] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:32:35.398] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:32:36.918] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:32:38.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:32:39.957] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:32:41.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:32:43.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:32:44.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:32:46.047] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:32:47.569] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:32:49.092] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:32:50.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:32:52.137] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:32:53.659] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:32:55.180] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:32:56.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:32:58.222] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:32:59.743] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:33:01.265] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:33:02.975] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:33:04.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:33:06.769] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:33:08.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:33:09.808] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:33:11.328] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:33:12.848] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:33:14.368] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:33:15.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:33:17.407] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:33:19.680] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:33:21.953] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:33:24.227] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:33:26.501] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:33:28.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:33:31.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:33:33.320] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:33:35.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:33:37.866] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:33:40.139] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:33:42.412] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:33:44.686] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:33:46.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:33:49.232] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:33:51.505] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:33:53.778] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:33:56.052] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:33:58.325] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:34:00.600] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:34:02.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:34:05.146] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:34:07.419] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:34:09.692] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:34:11.965] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:34:14.239] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:34:16.511] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:34:18.784] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:34:21.058] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:34:23.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:34:25.604] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:34:27.877] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:34:30.151] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:34:31.670] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:34:33.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:34:34.709] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:34:36.229] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:34:37.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:34:39.268] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:34:40.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:34:42.308] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:34:43.830] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:34:45.352] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:34:46.875] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:34:48.397] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:34:49.919] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:34:51.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:34:52.962] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:34:54.483] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:34:56.003] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:34:57.524] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:34:59.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:35:00.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:35:02.085] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:35:03.605] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:35:05.126] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:35:06.647] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:35:08.920] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:35:10.440] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:35:12.716] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:35:14.235] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:35:15.755] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:35:17.275] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:35:18.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:35:21.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:35:23.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:35:25.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:35:27.888] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:35:30.161] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:35:32.434] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:35:34.707] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:35:36.980] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:35:39.254] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:35:41.527] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:35:43.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:35:46.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:35:48.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:36:00.947] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:36:03.222] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:36:05.495] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:36:08.153] <TB2>     INFO: TBM Phase Settings: 224
[13:36:08.153] <TB2>     INFO: 400MHz Phase: 0
[13:36:08.153] <TB2>     INFO: 160MHz Phase: 7
[13:36:08.153] <TB2>     INFO: Functional Phase Area: 4
[13:36:08.157] <TB2>     INFO: Test took 256357 ms.
[13:36:08.157] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:36:08.157] <TB2>     INFO:    ----------------------------------------------------------------------
[13:36:08.157] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:36:08.157] <TB2>     INFO:    ----------------------------------------------------------------------
[13:36:08.157] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:36:09.298] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:36:10.818] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:36:12.529] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:36:14.048] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:36:15.756] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:36:17.464] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:36:18.984] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:36:20.881] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:36:22.401] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:36:23.921] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:36:25.441] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:36:26.961] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:36:28.482] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:36:30.004] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:36:31.526] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:36:33.046] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:36:34.565] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:36:36.085] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:36:38.358] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:36:40.631] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:36:42.904] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:36:45.178] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:36:47.451] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:36:49.724] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:36:51.244] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:36:52.764] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:36:55.037] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:36:57.311] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:36:59.584] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:37:01.857] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:37:04.130] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:37:06.404] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:37:07.924] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:37:09.443] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:37:11.716] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:37:13.990] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:37:16.263] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:37:18.536] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:37:20.810] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:37:23.084] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:37:24.603] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:37:26.123] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:37:28.396] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:37:30.670] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:37:32.944] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:37:35.217] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:37:37.490] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:37:39.764] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:37:41.284] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:37:42.803] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:37:45.077] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:37:47.351] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:37:49.624] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:37:51.897] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:37:54.170] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:37:56.443] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:37:57.963] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:37:59.483] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:38:01.003] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:38:02.523] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:38:04.043] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:38:05.563] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:38:07.083] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:38:08.985] <TB2>     INFO: ROC Delay Settings: 228
[13:38:08.986] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:38:08.986] <TB2>     INFO: ROC Port 0 Delay: 4
[13:38:08.986] <TB2>     INFO: ROC Port 1 Delay: 4
[13:38:08.986] <TB2>     INFO: Functional ROC Area: 5
[13:38:08.989] <TB2>     INFO: Test took 120832 ms.
[13:38:08.989] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:38:08.989] <TB2>     INFO:    ----------------------------------------------------------------------
[13:38:08.989] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:38:08.989] <TB2>     INFO:    ----------------------------------------------------------------------
[13:38:10.128] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4308 4308 4308 4309 4308 4308 4308 4308 e062 c000 a101 80c0 4308 4308 4308 4308 4309 4308 4309 4309 e062 c000 
[13:38:10.128] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a102 8000 4308 4308 4308 4309 4308 4309 4309 4309 e022 c000 
[13:38:10.128] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 a103 8040 4308 4309 4308 4309 4308 4308 4308 4309 e022 c000 
[13:38:10.128] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:38:24.365] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:24.365] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:38:38.592] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:38.592] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:38:52.784] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:52.785] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:39:06.861] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:06.861] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:39:20.895] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:20.895] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:39:34.926] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:34.926] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:39:48.963] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:48.963] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:40:02.988] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:02.988] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:40:16.996] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:16.996] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:40:31.028] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:31.412] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:31.426] <TB2>     INFO: Decoding statistics:
[13:40:31.426] <TB2>     INFO:   General information:
[13:40:31.426] <TB2>     INFO: 	 16bit words read:         240000000
[13:40:31.426] <TB2>     INFO: 	 valid events total:       20000000
[13:40:31.426] <TB2>     INFO: 	 empty events:             20000000
[13:40:31.426] <TB2>     INFO: 	 valid events with pixels: 0
[13:40:31.426] <TB2>     INFO: 	 valid pixel hits:         0
[13:40:31.426] <TB2>     INFO:   Event errors: 	           0
[13:40:31.426] <TB2>     INFO: 	 start marker:             0
[13:40:31.426] <TB2>     INFO: 	 stop marker:              0
[13:40:31.426] <TB2>     INFO: 	 overflow:                 0
[13:40:31.426] <TB2>     INFO: 	 invalid 5bit words:       0
[13:40:31.426] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:40:31.426] <TB2>     INFO:   TBM errors: 		           0
[13:40:31.426] <TB2>     INFO: 	 flawed TBM headers:       0
[13:40:31.426] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:40:31.426] <TB2>     INFO: 	 event ID mismatches:      0
[13:40:31.426] <TB2>     INFO:   ROC errors: 		           0
[13:40:31.426] <TB2>     INFO: 	 missing ROC header(s):    0
[13:40:31.426] <TB2>     INFO: 	 misplaced readback start: 0
[13:40:31.426] <TB2>     INFO:   Pixel decoding errors:	   0
[13:40:31.426] <TB2>     INFO: 	 pixel data incomplete:    0
[13:40:31.426] <TB2>     INFO: 	 pixel address:            0
[13:40:31.426] <TB2>     INFO: 	 pulse height fill bit:    0
[13:40:31.426] <TB2>     INFO: 	 buffer corruption:        0
[13:40:31.426] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:31.426] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:40:31.426] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:31.427] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:31.427] <TB2>     INFO:    Read back bit status: 1
[13:40:31.427] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:31.427] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:31.427] <TB2>     INFO:    Timings are good!
[13:40:31.427] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:31.427] <TB2>     INFO: Test took 142438 ms.
[13:40:31.427] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:40:31.427] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:40:31.427] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:40:31.427] <TB2>     INFO: PixTestTiming::doTest took 519630 ms.
[13:40:31.427] <TB2>     INFO: PixTestTiming::doTest() done
[13:40:31.427] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:40:31.427] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:40:31.427] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:40:31.427] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:40:31.427] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:40:31.428] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:40:31.428] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:40:31.778] <TB2>     INFO: ######################################################################
[13:40:31.778] <TB2>     INFO: PixTestAlive::doTest()
[13:40:31.778] <TB2>     INFO: ######################################################################
[13:40:31.781] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:31.781] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:40:31.781] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:31.782] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:40:32.128] <TB2>     INFO: Expecting 41600 events.
[13:40:36.210] <TB2>     INFO: 41600 events read in total (3367ms).
[13:40:36.210] <TB2>     INFO: Test took 4428ms.
[13:40:36.218] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:36.218] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:40:36.218] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:40:36.591] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:40:36.591] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
[13:40:36.591] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    1    0    0    0    0    0    0    0    0    0    0    0    0
[13:40:36.594] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:36.594] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:40:36.594] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:36.595] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:40:36.947] <TB2>     INFO: Expecting 41600 events.
[13:40:39.904] <TB2>     INFO: 41600 events read in total (2242ms).
[13:40:39.905] <TB2>     INFO: Test took 3310ms.
[13:40:39.905] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:39.905] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:40:39.905] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:40:39.905] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:40:40.310] <TB2>     INFO: PixTestAlive::maskTest() done
[13:40:40.311] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:40:40.314] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:40.314] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:40:40.314] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:40.316] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:40:40.666] <TB2>     INFO: Expecting 41600 events.
[13:40:44.758] <TB2>     INFO: 41600 events read in total (3377ms).
[13:40:44.758] <TB2>     INFO: Test took 4442ms.
[13:40:44.766] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:44.766] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:40:44.766] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:40:45.141] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:40:45.141] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:40:45.142] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:40:45.142] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:40:45.150] <TB2>     INFO: ######################################################################
[13:40:45.150] <TB2>     INFO: PixTestTrim::doTest()
[13:40:45.150] <TB2>     INFO: ######################################################################
[13:40:45.152] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:45.152] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:40:45.152] <TB2>     INFO:    ----------------------------------------------------------------------
[13:40:45.229] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:40:45.229] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:40:45.242] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:45.242] <TB2>     INFO:     run 1 of 1
[13:40:45.242] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:45.585] <TB2>     INFO: Expecting 5025280 events.
[13:41:30.936] <TB2>     INFO: 1422288 events read in total (44636ms).
[13:42:14.930] <TB2>     INFO: 2830112 events read in total (88631ms).
[13:42:59.172] <TB2>     INFO: 4249248 events read in total (132873ms).
[13:43:23.601] <TB2>     INFO: 5025280 events read in total (157301ms).
[13:43:23.641] <TB2>     INFO: Test took 158399ms.
[13:43:23.696] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:23.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:25.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:26.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:28.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:29.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:30.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:32.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:33.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:43:34.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:43:36.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:43:37.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:43:39.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:43:40.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:43:41.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:43:42.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:43:44.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:45.707] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224325632
[13:43:45.710] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8453 minThrLimit = 88.8367 minThrNLimit = 109.845 -> result = 88.8453 -> 88
[13:43:45.711] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.667 minThrLimit = 104.621 minThrNLimit = 131.109 -> result = 104.667 -> 104
[13:43:45.711] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7458 minThrLimit = 97.647 minThrNLimit = 117.504 -> result = 97.7458 -> 97
[13:43:45.711] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6901 minThrLimit = 87.6293 minThrNLimit = 108.651 -> result = 87.6901 -> 87
[13:43:45.712] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.883 minThrLimit = 102.879 minThrNLimit = 123.613 -> result = 102.883 -> 102
[13:43:45.712] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.107 minThrLimit = 101.09 minThrNLimit = 119.393 -> result = 101.107 -> 101
[13:43:45.713] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.848 minThrLimit = 102.846 minThrNLimit = 122.212 -> result = 102.848 -> 102
[13:43:45.713] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.946 minThrLimit = 100.907 minThrNLimit = 118.868 -> result = 100.946 -> 100
[13:43:45.714] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.5533 minThrLimit = 88.5313 minThrNLimit = 109.227 -> result = 88.5533 -> 88
[13:43:45.714] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3868 minThrLimit = 90.3772 minThrNLimit = 110.193 -> result = 90.3868 -> 90
[13:43:45.715] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.954 minThrLimit = 101.903 minThrNLimit = 130.671 -> result = 101.954 -> 101
[13:43:45.715] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1017 minThrLimit = 96.0894 minThrNLimit = 117.815 -> result = 96.1017 -> 96
[13:43:45.716] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.999 minThrLimit = 89.9884 minThrNLimit = 109.987 -> result = 89.999 -> 89
[13:43:45.716] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2736 minThrLimit = 92.2355 minThrNLimit = 111.323 -> result = 92.2736 -> 92
[13:43:45.716] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.02 minThrLimit = 104.901 minThrNLimit = 131.467 -> result = 105.02 -> 105
[13:43:45.717] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3864 minThrLimit = 99.3835 minThrNLimit = 121.223 -> result = 99.3864 -> 99
[13:43:45.717] <TB2>     INFO: ROC 0 VthrComp = 88
[13:43:45.717] <TB2>     INFO: ROC 1 VthrComp = 104
[13:43:45.717] <TB2>     INFO: ROC 2 VthrComp = 97
[13:43:45.717] <TB2>     INFO: ROC 3 VthrComp = 87
[13:43:45.718] <TB2>     INFO: ROC 4 VthrComp = 102
[13:43:45.718] <TB2>     INFO: ROC 5 VthrComp = 101
[13:43:45.718] <TB2>     INFO: ROC 6 VthrComp = 102
[13:43:45.718] <TB2>     INFO: ROC 7 VthrComp = 100
[13:43:45.718] <TB2>     INFO: ROC 8 VthrComp = 88
[13:43:45.718] <TB2>     INFO: ROC 9 VthrComp = 90
[13:43:45.718] <TB2>     INFO: ROC 10 VthrComp = 101
[13:43:45.718] <TB2>     INFO: ROC 11 VthrComp = 96
[13:43:45.719] <TB2>     INFO: ROC 12 VthrComp = 89
[13:43:45.719] <TB2>     INFO: ROC 13 VthrComp = 92
[13:43:45.719] <TB2>     INFO: ROC 14 VthrComp = 105
[13:43:45.719] <TB2>     INFO: ROC 15 VthrComp = 99
[13:43:45.719] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:43:45.719] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:43:45.732] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:45.732] <TB2>     INFO:     run 1 of 1
[13:43:45.732] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:46.079] <TB2>     INFO: Expecting 5025280 events.
[13:44:21.669] <TB2>     INFO: 889512 events read in total (34875ms).
[13:44:56.822] <TB2>     INFO: 1777560 events read in total (70028ms).
[13:45:31.969] <TB2>     INFO: 2665232 events read in total (105176ms).
[13:46:06.839] <TB2>     INFO: 3542744 events read in total (140045ms).
[13:46:41.476] <TB2>     INFO: 4415864 events read in total (174682ms).
[13:47:05.884] <TB2>     INFO: 5025280 events read in total (199090ms).
[13:47:05.954] <TB2>     INFO: Test took 200222ms.
[13:47:06.128] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:06.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:08.101] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:09.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:11.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:13.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:14.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:16.375] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:18.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:19.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:21.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:23.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:24.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:26.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:28.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:29.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:31.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:33.006] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279433216
[13:47:33.009] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.1431 for pixel 0/49 mean/min/max = 45.9294/34.6183/57.2406
[13:47:33.010] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 62.1631 for pixel 18/20 mean/min/max = 48.3416/34.4977/62.1855
[13:47:33.010] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.5785 for pixel 23/1 mean/min/max = 44.5945/32.5085/56.6805
[13:47:33.010] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.698 for pixel 8/3 mean/min/max = 44.6384/32.4255/56.8513
[13:47:33.011] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.4242 for pixel 24/12 mean/min/max = 47.3725/33.2696/61.4754
[13:47:33.011] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 62.147 for pixel 22/0 mean/min/max = 46.8224/31.4476/62.1972
[13:47:33.011] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.5134 for pixel 16/16 mean/min/max = 46.1154/32.673/59.5577
[13:47:33.013] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.5895 for pixel 21/1 mean/min/max = 45.0805/32.5065/57.6545
[13:47:33.014] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.3758 for pixel 16/1 mean/min/max = 47.3714/33.3189/61.4239
[13:47:33.014] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.3315 for pixel 18/0 mean/min/max = 45.7523/34.1584/57.3462
[13:47:33.014] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.5168 for pixel 24/79 mean/min/max = 46.1995/32.8205/59.5785
[13:47:33.015] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.7192 for pixel 0/1 mean/min/max = 44.8526/31.8723/57.833
[13:47:33.015] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 59.0227 for pixel 0/44 mean/min/max = 46.5777/34.0727/59.0826
[13:47:33.015] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.574 for pixel 0/3 mean/min/max = 45.903/33.0163/58.7896
[13:47:33.016] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.2807 for pixel 31/26 mean/min/max = 47.2726/34.2372/60.308
[13:47:33.016] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.7066 for pixel 26/7 mean/min/max = 43.3322/31.4642/55.2002
[13:47:33.016] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:47:33.148] <TB2>     INFO: Expecting 411648 events.
[13:47:40.730] <TB2>     INFO: 411648 events read in total (6867ms).
[13:47:40.736] <TB2>     INFO: Expecting 411648 events.
[13:47:48.224] <TB2>     INFO: 411648 events read in total (6819ms).
[13:47:48.235] <TB2>     INFO: Expecting 411648 events.
[13:47:55.677] <TB2>     INFO: 411648 events read in total (6784ms).
[13:47:55.692] <TB2>     INFO: Expecting 411648 events.
[13:48:03.103] <TB2>     INFO: 411648 events read in total (6752ms).
[13:48:03.116] <TB2>     INFO: Expecting 411648 events.
[13:48:10.534] <TB2>     INFO: 411648 events read in total (6754ms).
[13:48:10.551] <TB2>     INFO: Expecting 411648 events.
[13:48:18.143] <TB2>     INFO: 411648 events read in total (6936ms).
[13:48:18.161] <TB2>     INFO: Expecting 411648 events.
[13:48:25.765] <TB2>     INFO: 411648 events read in total (6952ms).
[13:48:25.786] <TB2>     INFO: Expecting 411648 events.
[13:48:33.325] <TB2>     INFO: 411648 events read in total (6889ms).
[13:48:33.351] <TB2>     INFO: Expecting 411648 events.
[13:48:40.916] <TB2>     INFO: 411648 events read in total (6918ms).
[13:48:40.942] <TB2>     INFO: Expecting 411648 events.
[13:48:48.491] <TB2>     INFO: 411648 events read in total (6905ms).
[13:48:48.522] <TB2>     INFO: Expecting 411648 events.
[13:48:56.116] <TB2>     INFO: 411648 events read in total (6956ms).
[13:48:56.147] <TB2>     INFO: Expecting 411648 events.
[13:49:03.730] <TB2>     INFO: 411648 events read in total (6943ms).
[13:49:03.764] <TB2>     INFO: Expecting 411648 events.
[13:49:11.315] <TB2>     INFO: 411648 events read in total (6911ms).
[13:49:11.351] <TB2>     INFO: Expecting 411648 events.
[13:49:18.859] <TB2>     INFO: 411648 events read in total (6870ms).
[13:49:18.896] <TB2>     INFO: Expecting 411648 events.
[13:49:26.504] <TB2>     INFO: 411648 events read in total (6969ms).
[13:49:26.547] <TB2>     INFO: Expecting 411648 events.
[13:49:34.153] <TB2>     INFO: 411648 events read in total (6981ms).
[13:49:34.197] <TB2>     INFO: Test took 121181ms.
[13:49:34.682] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7964 < 35 for itrim+1 = 97; old thr = 34.2487 ... break
[13:49:34.711] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1408 < 35 for itrim = 110; old thr = 34.8198 ... break
[13:49:34.748] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7184 < 35 for itrim+1 = 100; old thr = 34.3864 ... break
[13:49:34.778] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0942 < 35 for itrim = 91; old thr = 33.7087 ... break
[13:49:34.809] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4629 < 35 for itrim+1 = 109; old thr = 34.8981 ... break
[13:49:34.836] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1517 < 35 for itrim = 110; old thr = 34.8441 ... break
[13:49:34.865] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.012 < 35 for itrim = 101; old thr = 34.4958 ... break
[13:49:34.899] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5784 < 35 for itrim+1 = 99; old thr = 34.5875 ... break
[13:49:34.933] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4273 < 35 for itrim+1 = 114; old thr = 34.7348 ... break
[13:49:34.969] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3749 < 35 for itrim = 96; old thr = 34.6217 ... break
[13:49:35.005] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6114 < 35 for itrim+1 = 103; old thr = 34.8559 ... break
[13:49:35.034] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0612 < 35 for itrim = 102; old thr = 33.666 ... break
[13:49:35.068] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0758 < 35 for itrim = 109; old thr = 34.0855 ... break
[13:49:35.094] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3418 < 35 for itrim+1 = 103; old thr = 34.7363 ... break
[13:49:35.131] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0523 < 35 for itrim = 118; old thr = 34.8735 ... break
[13:49:35.174] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0911 < 35 for itrim+1 = 98; old thr = 34.4208 ... break
[13:49:35.249] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:49:35.260] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:35.260] <TB2>     INFO:     run 1 of 1
[13:49:35.260] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:35.603] <TB2>     INFO: Expecting 5025280 events.
[13:50:09.727] <TB2>     INFO: 870488 events read in total (33409ms).
[13:50:44.434] <TB2>     INFO: 1739576 events read in total (68116ms).
[13:51:19.371] <TB2>     INFO: 2609240 events read in total (103053ms).
[13:51:53.914] <TB2>     INFO: 3468440 events read in total (137596ms).
[13:52:28.456] <TB2>     INFO: 4322736 events read in total (172139ms).
[13:52:56.945] <TB2>     INFO: 5025280 events read in total (200627ms).
[13:52:57.020] <TB2>     INFO: Test took 201760ms.
[13:52:57.199] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:57.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:59.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:00.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:02.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:03.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:05.350] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:06.946] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:08.546] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:10.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:11.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:13.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:14.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:16.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:17.876] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:19.459] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:21.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:22.596] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276393984
[13:53:22.598] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.539302 .. 49.817640
[13:53:22.673] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 59 (-1/-1) hits flags = 528 (plus default)
[13:53:22.683] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:22.683] <TB2>     INFO:     run 1 of 1
[13:53:22.683] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:23.031] <TB2>     INFO: Expecting 1697280 events.
[13:54:02.833] <TB2>     INFO: 1105528 events read in total (39087ms).
[13:54:24.323] <TB2>     INFO: 1697280 events read in total (60577ms).
[13:54:24.342] <TB2>     INFO: Test took 61659ms.
[13:54:24.382] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:24.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:25.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:26.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:27.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:28.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:29.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:30.703] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:31.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:32.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:33.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:34.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:35.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:36.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:37.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:39.007] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:40.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:41.075] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224477184
[13:54:41.157] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 11.783073 .. 44.499951
[13:54:41.230] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 1 .. 54 (-1/-1) hits flags = 528 (plus default)
[13:54:41.240] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:41.240] <TB2>     INFO:     run 1 of 1
[13:54:41.240] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:41.588] <TB2>     INFO: Expecting 1797120 events.
[13:55:23.556] <TB2>     INFO: 1209168 events read in total (41253ms).
[13:55:43.817] <TB2>     INFO: 1797120 events read in total (61514ms).
[13:55:43.832] <TB2>     INFO: Test took 62592ms.
[13:55:43.866] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:43.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:44.942] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:45.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:46.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:47.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:48.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:49.910] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:50.906] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:51.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:52.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:53.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:54.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:55.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:56.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:57.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:58.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:59.976] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 224477184
[13:56:00.058] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 18.359471 .. 40.640002
[13:56:00.137] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 8 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:56:00.147] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:00.147] <TB2>     INFO:     run 1 of 1
[13:56:00.147] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:00.491] <TB2>     INFO: Expecting 1431040 events.
[13:56:42.710] <TB2>     INFO: 1212936 events read in total (41504ms).
[13:56:50.514] <TB2>     INFO: 1431040 events read in total (49308ms).
[13:56:50.527] <TB2>     INFO: Test took 50380ms.
[13:56:50.556] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:50.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:51.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:52.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:53.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:54.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:55.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:56.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:57.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:58.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:58.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:59.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:00.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:01.749] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:02.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:03.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:04.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:05.437] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287723520
[13:57:05.521] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.380624 .. 40.511169
[13:57:05.595] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 50 (-1/-1) hits flags = 528 (plus default)
[13:57:05.605] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:05.605] <TB2>     INFO:     run 1 of 1
[13:57:05.605] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:05.949] <TB2>     INFO: Expecting 1331200 events.
[13:57:47.548] <TB2>     INFO: 1186752 events read in total (40885ms).
[13:57:52.964] <TB2>     INFO: 1331200 events read in total (46301ms).
[13:57:52.979] <TB2>     INFO: Test took 47374ms.
[13:57:53.008] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:53.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:53.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:54.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:55.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:56.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:57.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:58.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:59.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:00.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:01.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:02.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:03.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:04.099] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:05.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:05.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:06.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:07.776] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 339025920
[13:58:07.859] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:58:07.862] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:58:07.871] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:07.871] <TB2>     INFO:     run 1 of 1
[13:58:07.871] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:08.215] <TB2>     INFO: Expecting 1364480 events.
[13:58:47.466] <TB2>     INFO: 1075456 events read in total (38537ms).
[13:58:58.261] <TB2>     INFO: 1364480 events read in total (49332ms).
[13:58:58.278] <TB2>     INFO: Test took 50407ms.
[13:58:58.313] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:58.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:59.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:00.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:01.287] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:02.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:03.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:04.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:05.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:06.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:07.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:08.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:09.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:09.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:10.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:11.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:12.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:13.867] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357752832
[13:59:13.904] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C0.dat
[13:59:13.904] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C1.dat
[13:59:13.904] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C2.dat
[13:59:13.904] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C3.dat
[13:59:13.904] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C4.dat
[13:59:13.904] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C5.dat
[13:59:13.904] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C6.dat
[13:59:13.905] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C7.dat
[13:59:13.905] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C8.dat
[13:59:13.905] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C9.dat
[13:59:13.905] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C10.dat
[13:59:13.905] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C11.dat
[13:59:13.905] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C12.dat
[13:59:13.905] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C13.dat
[13:59:13.905] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C14.dat
[13:59:13.905] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C15.dat
[13:59:13.905] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C0.dat
[13:59:13.913] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C1.dat
[13:59:13.920] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C2.dat
[13:59:13.927] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C3.dat
[13:59:13.934] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C4.dat
[13:59:13.941] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C5.dat
[13:59:13.948] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C6.dat
[13:59:13.955] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C7.dat
[13:59:13.961] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C8.dat
[13:59:13.968] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C9.dat
[13:59:13.975] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C10.dat
[13:59:13.982] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C11.dat
[13:59:13.989] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C12.dat
[13:59:13.995] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C13.dat
[13:59:14.002] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C14.dat
[13:59:14.009] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//trimParameters35_C15.dat
[13:59:14.015] <TB2>     INFO: PixTestTrim::trimTest() done
[13:59:14.015] <TB2>     INFO: vtrim:      97 110 100  91 109 110 101  99 114  96 103 102 109 103 118  98 
[13:59:14.015] <TB2>     INFO: vthrcomp:   88 104  97  87 102 101 102 100  88  90 101  96  89  92 105  99 
[13:59:14.015] <TB2>     INFO: vcal mean:  35.01  35.01  35.03  35.00  34.99  34.93  34.93  34.99  34.96  35.01  34.96  34.93  35.00  34.99  34.98  34.99 
[13:59:14.015] <TB2>     INFO: vcal RMS:    0.79   0.89   0.85   1.00   0.87   0.93   0.92   0.87   0.87   0.83   0.82   0.83   0.85   0.86   0.86   0.80 
[13:59:14.015] <TB2>     INFO: bits mean:   9.13   8.67   9.67   9.94   8.89   9.17   9.35   9.80   9.12   9.10   9.05   9.71   9.27   9.15   9.21  10.22 
[13:59:14.015] <TB2>     INFO: bits RMS:    2.48   2.53   2.61   2.53   2.69   2.81   2.67   2.56   2.56   2.61   2.76   2.66   2.46   2.72   2.46   2.60 
[13:59:14.025] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:14.025] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:59:14.025] <TB2>     INFO:    ----------------------------------------------------------------------
[13:59:14.027] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:59:14.027] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:59:14.038] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:59:14.038] <TB2>     INFO:     run 1 of 1
[13:59:14.038] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:14.380] <TB2>     INFO: Expecting 4160000 events.
[14:00:03.336] <TB2>     INFO: 1167555 events read in total (48241ms).
[14:00:49.072] <TB2>     INFO: 2322045 events read in total (93978ms).
[14:01:34.513] <TB2>     INFO: 3463440 events read in total (139419ms).
[14:02:04.457] <TB2>     INFO: 4160000 events read in total (169362ms).
[14:02:04.515] <TB2>     INFO: Test took 170477ms.
[14:02:04.636] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:04.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:06.835] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:08.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:10.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:12.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:14.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:16.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:18.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:20.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:22.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:24.074] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:25.993] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:27.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:29.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:31.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:33.748] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:35.705] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403243008
[14:02:35.706] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:02:35.781] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:02:35.781] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 174 (-1/-1) hits flags = 528 (plus default)
[14:02:35.791] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:02:35.791] <TB2>     INFO:     run 1 of 1
[14:02:35.791] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:36.133] <TB2>     INFO: Expecting 3640000 events.
[14:03:23.233] <TB2>     INFO: 1202980 events read in total (46385ms).
[14:04:09.928] <TB2>     INFO: 2387895 events read in total (93080ms).
[14:04:56.945] <TB2>     INFO: 3561225 events read in total (140097ms).
[14:05:00.246] <TB2>     INFO: 3640000 events read in total (143398ms).
[14:05:00.285] <TB2>     INFO: Test took 144494ms.
[14:05:00.376] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:00.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:02.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:04.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:05.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:07.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:09.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:11.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:12.982] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:14.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:16.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:18.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:20.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:21.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:23.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:25.569] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:27.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:29.102] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406523904
[14:05:29.103] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:05:29.180] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:05:29.180] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:05:29.190] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:29.190] <TB2>     INFO:     run 1 of 1
[14:05:29.190] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:29.539] <TB2>     INFO: Expecting 3411200 events.
[14:06:18.326] <TB2>     INFO: 1251830 events read in total (48073ms).
[14:07:05.986] <TB2>     INFO: 2479465 events read in total (95734ms).
[14:07:42.242] <TB2>     INFO: 3411200 events read in total (131990ms).
[14:07:42.288] <TB2>     INFO: Test took 133098ms.
[14:07:42.375] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:07:42.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:07:44.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:07:46.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:07:47.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:07:49.608] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:07:51.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:07:52.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:07:54.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:07:56.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:07:58.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:00.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:02.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:04.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:06.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:08.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:09.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:11.474] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406523904
[14:08:11.475] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:08:11.548] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:08:11.548] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:08:11.558] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:08:11.558] <TB2>     INFO:     run 1 of 1
[14:08:11.558] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:11.901] <TB2>     INFO: Expecting 3432000 events.
[14:09:01.043] <TB2>     INFO: 1246460 events read in total (48427ms).
[14:09:48.652] <TB2>     INFO: 2469885 events read in total (96036ms).
[14:10:25.722] <TB2>     INFO: 3432000 events read in total (133106ms).
[14:10:25.764] <TB2>     INFO: Test took 134206ms.
[14:10:25.869] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:26.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:27.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:29.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:31.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:32.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:34.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:36.308] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:37.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:39.681] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:41.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:43.168] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:44.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:46.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:48.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:50.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:51.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:53.396] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406523904
[14:10:53.397] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:10:53.471] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:10:53.471] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[14:10:53.481] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:10:53.481] <TB2>     INFO:     run 1 of 1
[14:10:53.482] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:53.824] <TB2>     INFO: Expecting 3432000 events.
[14:11:42.611] <TB2>     INFO: 1245865 events read in total (48073ms).
[14:12:29.005] <TB2>     INFO: 2469445 events read in total (94467ms).
[14:13:04.951] <TB2>     INFO: 3432000 events read in total (130414ms).
[14:13:04.991] <TB2>     INFO: Test took 131510ms.
[14:13:05.070] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:05.226] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:06.971] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:08.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:10.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:12.158] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:13.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:15.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:17.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:18.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:20.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:22.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:24.063] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:25.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:27.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:29.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:30.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:32.677] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 406523904
[14:13:32.678] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.54139, thr difference RMS: 1.55848
[14:13:32.679] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.8689, thr difference RMS: 1.25622
[14:13:32.679] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.65247, thr difference RMS: 1.34064
[14:13:32.679] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.77625, thr difference RMS: 1.46613
[14:13:32.679] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.9651, thr difference RMS: 1.34536
[14:13:32.679] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.8166, thr difference RMS: 1.28053
[14:13:32.680] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.5975, thr difference RMS: 1.43525
[14:13:32.680] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.1671, thr difference RMS: 1.25885
[14:13:32.680] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.54761, thr difference RMS: 1.55736
[14:13:32.680] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.51495, thr difference RMS: 1.58247
[14:13:32.681] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.45193, thr difference RMS: 1.67666
[14:13:32.681] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.57761, thr difference RMS: 1.52565
[14:13:32.681] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.83674, thr difference RMS: 1.51558
[14:13:32.681] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.40484, thr difference RMS: 1.59129
[14:13:32.681] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 11.4306, thr difference RMS: 1.26505
[14:13:32.682] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.41736, thr difference RMS: 1.58921
[14:13:32.682] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.51372, thr difference RMS: 1.5469
[14:13:32.682] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.9482, thr difference RMS: 1.25038
[14:13:32.682] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.58822, thr difference RMS: 1.33962
[14:13:32.682] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.80192, thr difference RMS: 1.48241
[14:13:32.683] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.8935, thr difference RMS: 1.33668
[14:13:32.683] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.7308, thr difference RMS: 1.2503
[14:13:32.683] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.6982, thr difference RMS: 1.41607
[14:13:32.683] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.0525, thr difference RMS: 1.25922
[14:13:32.683] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.45104, thr difference RMS: 1.55113
[14:13:32.684] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.45346, thr difference RMS: 1.58051
[14:13:32.684] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.47453, thr difference RMS: 1.68548
[14:13:32.684] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.44506, thr difference RMS: 1.52959
[14:13:32.684] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.8145, thr difference RMS: 1.50588
[14:13:32.684] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.22759, thr difference RMS: 1.59972
[14:13:32.685] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 11.4012, thr difference RMS: 1.27158
[14:13:32.685] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.35837, thr difference RMS: 1.5894
[14:13:32.685] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.57331, thr difference RMS: 1.51912
[14:13:32.685] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 11.1071, thr difference RMS: 1.22285
[14:13:32.685] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.60846, thr difference RMS: 1.35375
[14:13:32.686] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.88365, thr difference RMS: 1.4579
[14:13:32.686] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.952, thr difference RMS: 1.32802
[14:13:32.686] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.7105, thr difference RMS: 1.25605
[14:13:32.686] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.8765, thr difference RMS: 1.40849
[14:13:32.686] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.0459, thr difference RMS: 1.2387
[14:13:32.687] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.40222, thr difference RMS: 1.51
[14:13:32.687] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.60444, thr difference RMS: 1.56717
[14:13:32.687] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.58909, thr difference RMS: 1.69105
[14:13:32.687] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.47677, thr difference RMS: 1.49614
[14:13:32.687] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.82718, thr difference RMS: 1.48722
[14:13:32.688] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.20586, thr difference RMS: 1.60791
[14:13:32.688] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.4918, thr difference RMS: 1.22188
[14:13:32.688] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.33625, thr difference RMS: 1.58601
[14:13:32.688] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.67461, thr difference RMS: 1.53831
[14:13:32.688] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 11.1922, thr difference RMS: 1.20923
[14:13:32.689] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.66671, thr difference RMS: 1.34959
[14:13:32.689] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.0026, thr difference RMS: 1.44983
[14:13:32.689] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.9416, thr difference RMS: 1.31813
[14:13:32.689] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.7547, thr difference RMS: 1.27468
[14:13:32.689] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.0027, thr difference RMS: 1.38426
[14:13:32.690] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.0453, thr difference RMS: 1.26317
[14:13:32.690] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.3403, thr difference RMS: 1.50974
[14:13:32.690] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.59126, thr difference RMS: 1.55993
[14:13:32.690] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.68338, thr difference RMS: 1.68799
[14:13:32.690] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.45904, thr difference RMS: 1.53813
[14:13:32.691] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.81282, thr difference RMS: 1.48464
[14:13:32.691] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.22329, thr difference RMS: 1.58023
[14:13:32.691] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.6766, thr difference RMS: 1.22727
[14:13:32.691] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.41955, thr difference RMS: 1.57507
[14:13:32.792] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:13:32.794] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1967 seconds
[14:13:32.794] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:13:33.505] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:13:33.505] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:13:33.508] <TB2>     INFO: ######################################################################
[14:13:33.509] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:13:33.509] <TB2>     INFO: ######################################################################
[14:13:33.509] <TB2>     INFO:    ----------------------------------------------------------------------
[14:13:33.509] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:13:33.509] <TB2>     INFO:    ----------------------------------------------------------------------
[14:13:33.509] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:13:33.519] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:13:33.519] <TB2>     INFO:     run 1 of 1
[14:13:33.519] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:33.862] <TB2>     INFO: Expecting 59072000 events.
[14:14:02.391] <TB2>     INFO: 1072800 events read in total (27814ms).
[14:14:30.887] <TB2>     INFO: 2141400 events read in total (56310ms).
[14:14:59.278] <TB2>     INFO: 3211000 events read in total (84701ms).
[14:15:27.438] <TB2>     INFO: 4282600 events read in total (112861ms).
[14:15:54.875] <TB2>     INFO: 5350800 events read in total (140298ms).
[14:16:23.665] <TB2>     INFO: 6419200 events read in total (169088ms).
[14:16:50.995] <TB2>     INFO: 7491200 events read in total (196418ms).
[14:17:19.249] <TB2>     INFO: 8560000 events read in total (224672ms).
[14:17:47.365] <TB2>     INFO: 9628600 events read in total (252788ms).
[14:18:15.571] <TB2>     INFO: 10700200 events read in total (280994ms).
[14:18:43.645] <TB2>     INFO: 11768400 events read in total (309068ms).
[14:19:11.745] <TB2>     INFO: 12838200 events read in total (337168ms).
[14:19:39.267] <TB2>     INFO: 13910400 events read in total (364690ms).
[14:20:07.145] <TB2>     INFO: 14979200 events read in total (392568ms).
[14:20:35.132] <TB2>     INFO: 16050400 events read in total (420555ms).
[14:21:03.358] <TB2>     INFO: 17120400 events read in total (448781ms).
[14:21:31.621] <TB2>     INFO: 18188600 events read in total (477045ms).
[14:21:59.809] <TB2>     INFO: 19259800 events read in total (505232ms).
[14:22:28.269] <TB2>     INFO: 20330000 events read in total (533692ms).
[14:22:56.387] <TB2>     INFO: 21398400 events read in total (561810ms).
[14:23:24.467] <TB2>     INFO: 22468800 events read in total (589890ms).
[14:23:52.365] <TB2>     INFO: 23539000 events read in total (617788ms).
[14:24:20.236] <TB2>     INFO: 24607600 events read in total (645659ms).
[14:24:48.755] <TB2>     INFO: 25679400 events read in total (674178ms).
[14:25:17.163] <TB2>     INFO: 26748600 events read in total (702586ms).
[14:25:45.607] <TB2>     INFO: 27816800 events read in total (731030ms).
[14:26:14.068] <TB2>     INFO: 28887800 events read in total (759491ms).
[14:26:42.474] <TB2>     INFO: 29957600 events read in total (787897ms).
[14:27:10.948] <TB2>     INFO: 31026200 events read in total (816371ms).
[14:27:39.406] <TB2>     INFO: 32097600 events read in total (844829ms).
[14:28:07.761] <TB2>     INFO: 33166600 events read in total (873184ms).
[14:28:36.236] <TB2>     INFO: 34234600 events read in total (901659ms).
[14:29:04.670] <TB2>     INFO: 35305200 events read in total (930093ms).
[14:29:33.168] <TB2>     INFO: 36375200 events read in total (958591ms).
[14:30:01.646] <TB2>     INFO: 37443600 events read in total (987069ms).
[14:30:30.161] <TB2>     INFO: 38512400 events read in total (1015584ms).
[14:30:58.655] <TB2>     INFO: 39583600 events read in total (1044078ms).
[14:31:27.048] <TB2>     INFO: 40651600 events read in total (1072471ms).
[14:31:55.530] <TB2>     INFO: 41720400 events read in total (1100953ms).
[14:32:24.021] <TB2>     INFO: 42791800 events read in total (1129444ms).
[14:32:52.596] <TB2>     INFO: 43860200 events read in total (1158019ms).
[14:33:21.036] <TB2>     INFO: 44928200 events read in total (1186459ms).
[14:33:49.585] <TB2>     INFO: 45999200 events read in total (1215008ms).
[14:34:18.086] <TB2>     INFO: 47068200 events read in total (1243509ms).
[14:34:46.578] <TB2>     INFO: 48135600 events read in total (1272001ms).
[14:35:15.100] <TB2>     INFO: 49204000 events read in total (1300523ms).
[14:35:43.674] <TB2>     INFO: 50275400 events read in total (1329097ms).
[14:36:12.217] <TB2>     INFO: 51344000 events read in total (1357640ms).
[14:36:40.753] <TB2>     INFO: 52412000 events read in total (1386176ms).
[14:37:09.305] <TB2>     INFO: 53484000 events read in total (1414728ms).
[14:37:37.814] <TB2>     INFO: 54551800 events read in total (1443237ms).
[14:38:06.331] <TB2>     INFO: 55619800 events read in total (1471754ms).
[14:38:34.770] <TB2>     INFO: 56689400 events read in total (1500193ms).
[14:39:03.265] <TB2>     INFO: 57759800 events read in total (1528688ms).
[14:39:31.850] <TB2>     INFO: 58827600 events read in total (1557273ms).
[14:39:38.634] <TB2>     INFO: 59072000 events read in total (1564057ms).
[14:39:38.654] <TB2>     INFO: Test took 1565135ms.
[14:39:38.714] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:38.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:39:38.847] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:40.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:39:40.012] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:41.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:39:41.193] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:42.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:39:42.356] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:43.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:39:43.506] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:44.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:39:44.676] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:45.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:39:45.850] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:47.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:39:47.018] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:48.188] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:39:48.188] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:49.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:39:49.380] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:50.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:39:50.555] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:51.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:39:51.730] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:52.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:39:52.903] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:54.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:39:54.082] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:55.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:39:55.260] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:56.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:39:56.440] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:39:57.627] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499179520
[14:39:57.654] <TB2>     INFO: PixTestScurves::scurves() done 
[14:39:57.654] <TB2>     INFO: Vcal mean:  35.07  35.07  35.12  35.08  35.11  35.07  35.06  35.09  35.08  35.09  35.04  35.07  35.09  35.14  35.09  35.04 
[14:39:57.654] <TB2>     INFO: Vcal RMS:    0.65   0.75   0.70   0.89   0.74   0.82   0.77   0.74   0.76   0.69   0.70   0.71   0.73   0.72   0.75   0.68 
[14:39:57.654] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:39:57.728] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:39:57.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:39:57.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:39:57.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:39:57.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:39:57.728] <TB2>     INFO: ######################################################################
[14:39:57.728] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:39:57.728] <TB2>     INFO: ######################################################################
[14:39:57.731] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:39:58.079] <TB2>     INFO: Expecting 41600 events.
[14:40:02.166] <TB2>     INFO: 41600 events read in total (3363ms).
[14:40:02.167] <TB2>     INFO: Test took 4436ms.
[14:40:02.175] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:02.175] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:40:02.175] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:40:02.180] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 13, 79] has eff 0/10
[14:40:02.180] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 13, 79]
[14:40:02.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:40:02.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:40:02.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:40:02.184] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:40:02.523] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:40:02.868] <TB2>     INFO: Expecting 41600 events.
[14:40:07.028] <TB2>     INFO: 41600 events read in total (3444ms).
[14:40:07.029] <TB2>     INFO: Test took 4506ms.
[14:40:07.037] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:07.037] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:40:07.037] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:40:07.041] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.767
[14:40:07.041] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 185
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.086
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 184
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.669
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.269
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 183
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.619
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.035
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,5] phvalue 173
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.732
[14:40:07.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 162
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.274
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 173
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.975
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 175
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.221
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 192
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.955
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.085
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.075
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.924
[14:40:07.043] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 197
[14:40:07.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.068
[14:40:07.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,7] phvalue 179
[14:40:07.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.574
[14:40:07.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 185
[14:40:07.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:40:07.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:40:07.044] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:40:07.131] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:40:07.480] <TB2>     INFO: Expecting 41600 events.
[14:40:11.640] <TB2>     INFO: 41600 events read in total (3445ms).
[14:40:11.640] <TB2>     INFO: Test took 4509ms.
[14:40:11.650] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:11.650] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:40:11.650] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:40:11.653] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:40:11.654] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 6
[14:40:11.654] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7468
[14:40:11.654] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 81
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4393
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 76
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.7075
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 69
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5073
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 77
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.324
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 67
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9151
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 63
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 51.0376
[14:40:11.655] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 52
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.3553
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 66
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.9889
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 80
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.3393
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 88
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.4883
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 84
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.0578
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 79
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.099
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 69
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.9074
[14:40:11.656] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 88
[14:40:11.657] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2315
[14:40:11.657] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 77
[14:40:11.657] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.2446
[14:40:11.657] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 79
[14:40:11.661] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 0 0
[14:40:12.063] <TB2>     INFO: Expecting 2560 events.
[14:40:13.020] <TB2>     INFO: 2560 events read in total (242ms).
[14:40:13.020] <TB2>     INFO: Test took 1359ms.
[14:40:13.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:13.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 1 1
[14:40:13.528] <TB2>     INFO: Expecting 2560 events.
[14:40:14.484] <TB2>     INFO: 2560 events read in total (241ms).
[14:40:14.484] <TB2>     INFO: Test took 1463ms.
[14:40:14.485] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:14.485] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 2 2
[14:40:14.992] <TB2>     INFO: Expecting 2560 events.
[14:40:15.949] <TB2>     INFO: 2560 events read in total (242ms).
[14:40:15.950] <TB2>     INFO: Test took 1465ms.
[14:40:15.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:15.951] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 3 3
[14:40:16.458] <TB2>     INFO: Expecting 2560 events.
[14:40:17.415] <TB2>     INFO: 2560 events read in total (243ms).
[14:40:17.415] <TB2>     INFO: Test took 1464ms.
[14:40:17.415] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:17.415] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[14:40:17.922] <TB2>     INFO: Expecting 2560 events.
[14:40:18.879] <TB2>     INFO: 2560 events read in total (242ms).
[14:40:18.879] <TB2>     INFO: Test took 1464ms.
[14:40:18.880] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:18.881] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[14:40:19.390] <TB2>     INFO: Expecting 2560 events.
[14:40:20.348] <TB2>     INFO: 2560 events read in total (243ms).
[14:40:20.348] <TB2>     INFO: Test took 1467ms.
[14:40:20.349] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:20.349] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[14:40:20.856] <TB2>     INFO: Expecting 2560 events.
[14:40:21.813] <TB2>     INFO: 2560 events read in total (242ms).
[14:40:21.814] <TB2>     INFO: Test took 1465ms.
[14:40:21.815] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:21.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 7 7
[14:40:22.321] <TB2>     INFO: Expecting 2560 events.
[14:40:23.278] <TB2>     INFO: 2560 events read in total (242ms).
[14:40:23.278] <TB2>     INFO: Test took 1462ms.
[14:40:23.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:23.279] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 8 8
[14:40:23.785] <TB2>     INFO: Expecting 2560 events.
[14:40:24.743] <TB2>     INFO: 2560 events read in total (243ms).
[14:40:24.743] <TB2>     INFO: Test took 1464ms.
[14:40:24.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:24.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 9 9
[14:40:25.250] <TB2>     INFO: Expecting 2560 events.
[14:40:26.209] <TB2>     INFO: 2560 events read in total (244ms).
[14:40:26.209] <TB2>     INFO: Test took 1466ms.
[14:40:26.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:26.210] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 10 10
[14:40:26.717] <TB2>     INFO: Expecting 2560 events.
[14:40:27.675] <TB2>     INFO: 2560 events read in total (243ms).
[14:40:27.675] <TB2>     INFO: Test took 1465ms.
[14:40:27.675] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:27.675] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 11 11
[14:40:28.183] <TB2>     INFO: Expecting 2560 events.
[14:40:29.142] <TB2>     INFO: 2560 events read in total (244ms).
[14:40:29.143] <TB2>     INFO: Test took 1468ms.
[14:40:29.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:29.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 12 12
[14:40:29.650] <TB2>     INFO: Expecting 2560 events.
[14:40:30.609] <TB2>     INFO: 2560 events read in total (244ms).
[14:40:30.609] <TB2>     INFO: Test took 1466ms.
[14:40:30.609] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:30.609] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 13 13
[14:40:31.118] <TB2>     INFO: Expecting 2560 events.
[14:40:32.083] <TB2>     INFO: 2560 events read in total (243ms).
[14:40:32.083] <TB2>     INFO: Test took 1474ms.
[14:40:32.083] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:32.084] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 14 14
[14:40:32.598] <TB2>     INFO: Expecting 2560 events.
[14:40:33.555] <TB2>     INFO: 2560 events read in total (242ms).
[14:40:33.556] <TB2>     INFO: Test took 1472ms.
[14:40:33.557] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:33.557] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[14:40:34.063] <TB2>     INFO: Expecting 2560 events.
[14:40:35.019] <TB2>     INFO: 2560 events read in total (241ms).
[14:40:35.019] <TB2>     INFO: Test took 1462ms.
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC0
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC5
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:40:35.020] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:40:35.023] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:40:35.528] <TB2>     INFO: Expecting 655360 events.
[14:40:47.411] <TB2>     INFO: 655360 events read in total (11168ms).
[14:40:47.422] <TB2>     INFO: Expecting 655360 events.
[14:40:58.990] <TB2>     INFO: 655360 events read in total (11018ms).
[14:40:59.006] <TB2>     INFO: Expecting 655360 events.
[14:41:10.767] <TB2>     INFO: 655360 events read in total (11211ms).
[14:41:10.787] <TB2>     INFO: Expecting 655360 events.
[14:41:22.325] <TB2>     INFO: 655360 events read in total (10990ms).
[14:41:22.351] <TB2>     INFO: Expecting 655360 events.
[14:41:34.005] <TB2>     INFO: 655360 events read in total (11114ms).
[14:41:34.034] <TB2>     INFO: Expecting 655360 events.
[14:41:45.780] <TB2>     INFO: 655360 events read in total (11206ms).
[14:41:45.812] <TB2>     INFO: Expecting 655360 events.
[14:41:57.080] <TB2>     INFO: 655360 events read in total (10734ms).
[14:41:57.117] <TB2>     INFO: Expecting 655360 events.
[14:42:08.736] <TB2>     INFO: 655360 events read in total (11087ms).
[14:42:08.779] <TB2>     INFO: Expecting 655360 events.
[14:42:20.347] <TB2>     INFO: 655360 events read in total (11042ms).
[14:42:20.392] <TB2>     INFO: Expecting 655360 events.
[14:42:31.930] <TB2>     INFO: 655360 events read in total (11012ms).
[14:42:31.979] <TB2>     INFO: Expecting 655360 events.
[14:42:43.492] <TB2>     INFO: 655360 events read in total (10987ms).
[14:42:43.546] <TB2>     INFO: Expecting 655360 events.
[14:42:55.207] <TB2>     INFO: 655360 events read in total (11134ms).
[14:42:55.265] <TB2>     INFO: Expecting 655360 events.
[14:43:06.814] <TB2>     INFO: 655360 events read in total (11023ms).
[14:43:06.877] <TB2>     INFO: Expecting 655360 events.
[14:43:18.455] <TB2>     INFO: 655360 events read in total (11051ms).
[14:43:18.521] <TB2>     INFO: Expecting 655360 events.
[14:43:30.071] <TB2>     INFO: 655360 events read in total (11023ms).
[14:43:30.155] <TB2>     INFO: Expecting 655360 events.
[14:43:41.680] <TB2>     INFO: 655360 events read in total (10999ms).
[14:43:41.755] <TB2>     INFO: Test took 186732ms.
[14:43:41.850] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:43:42.156] <TB2>     INFO: Expecting 655360 events.
[14:43:53.988] <TB2>     INFO: 655360 events read in total (11117ms).
[14:43:53.999] <TB2>     INFO: Expecting 655360 events.
[14:44:05.657] <TB2>     INFO: 655360 events read in total (11102ms).
[14:44:05.673] <TB2>     INFO: Expecting 655360 events.
[14:44:17.235] <TB2>     INFO: 655360 events read in total (11012ms).
[14:44:17.255] <TB2>     INFO: Expecting 655360 events.
[14:44:28.848] <TB2>     INFO: 655360 events read in total (11045ms).
[14:44:28.875] <TB2>     INFO: Expecting 655360 events.
[14:44:40.363] <TB2>     INFO: 655360 events read in total (10943ms).
[14:44:40.391] <TB2>     INFO: Expecting 655360 events.
[14:44:51.903] <TB2>     INFO: 655360 events read in total (10966ms).
[14:44:51.936] <TB2>     INFO: Expecting 655360 events.
[14:45:03.527] <TB2>     INFO: 655360 events read in total (11049ms).
[14:45:03.565] <TB2>     INFO: Expecting 655360 events.
[14:45:15.149] <TB2>     INFO: 655360 events read in total (11047ms).
[14:45:15.190] <TB2>     INFO: Expecting 655360 events.
[14:45:26.724] <TB2>     INFO: 655360 events read in total (11002ms).
[14:45:26.772] <TB2>     INFO: Expecting 655360 events.
[14:45:38.281] <TB2>     INFO: 655360 events read in total (10983ms).
[14:45:38.330] <TB2>     INFO: Expecting 655360 events.
[14:45:49.737] <TB2>     INFO: 655360 events read in total (10881ms).
[14:45:49.794] <TB2>     INFO: Expecting 655360 events.
[14:46:01.255] <TB2>     INFO: 655360 events read in total (10935ms).
[14:46:01.313] <TB2>     INFO: Expecting 655360 events.
[14:46:12.983] <TB2>     INFO: 655360 events read in total (11144ms).
[14:46:13.044] <TB2>     INFO: Expecting 655360 events.
[14:46:24.553] <TB2>     INFO: 655360 events read in total (10983ms).
[14:46:24.621] <TB2>     INFO: Expecting 655360 events.
[14:46:36.228] <TB2>     INFO: 655360 events read in total (11081ms).
[14:46:36.297] <TB2>     INFO: Expecting 655360 events.
[14:46:47.892] <TB2>     INFO: 655360 events read in total (11068ms).
[14:46:47.966] <TB2>     INFO: Test took 186116ms.
[14:46:48.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:46:48.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:46:48.142] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:46:48.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:46:48.143] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:46:48.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:46:48.144] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:46:48.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:46:48.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:46:48.145] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:46:48.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:46:48.146] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:46:48.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:46:48.147] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:46:48.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:46:48.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:46:48.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:46:48.148] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.155] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.162] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.169] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.175] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.182] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.189] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:46:48.197] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.204] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.212] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.220] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:46:48.228] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:46:48.235] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.242] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.248] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.255] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.262] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.269] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.276] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:46:48.283] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:46:48.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C0.dat
[14:46:48.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C1.dat
[14:46:48.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C2.dat
[14:46:48.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C3.dat
[14:46:48.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C4.dat
[14:46:48.311] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C5.dat
[14:46:48.312] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C6.dat
[14:46:48.312] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C7.dat
[14:46:48.312] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C8.dat
[14:46:48.312] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C9.dat
[14:46:48.312] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C10.dat
[14:46:48.312] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C11.dat
[14:46:48.312] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C12.dat
[14:46:48.312] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C13.dat
[14:46:48.313] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C14.dat
[14:46:48.313] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//dacParameters35_C15.dat
[14:46:48.658] <TB2>     INFO: Expecting 41600 events.
[14:46:52.478] <TB2>     INFO: 41600 events read in total (3105ms).
[14:46:52.479] <TB2>     INFO: Test took 4163ms.
[14:46:53.122] <TB2>     INFO: Expecting 41600 events.
[14:46:56.944] <TB2>     INFO: 41600 events read in total (3107ms).
[14:46:56.945] <TB2>     INFO: Test took 4168ms.
[14:46:57.598] <TB2>     INFO: Expecting 41600 events.
[14:47:01.437] <TB2>     INFO: 41600 events read in total (3124ms).
[14:47:01.438] <TB2>     INFO: Test took 4193ms.
[14:47:01.736] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:01.867] <TB2>     INFO: Expecting 2560 events.
[14:47:02.826] <TB2>     INFO: 2560 events read in total (244ms).
[14:47:02.827] <TB2>     INFO: Test took 1092ms.
[14:47:02.829] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:03.335] <TB2>     INFO: Expecting 2560 events.
[14:47:04.294] <TB2>     INFO: 2560 events read in total (244ms).
[14:47:04.294] <TB2>     INFO: Test took 1465ms.
[14:47:04.296] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:04.802] <TB2>     INFO: Expecting 2560 events.
[14:47:05.762] <TB2>     INFO: 2560 events read in total (245ms).
[14:47:05.762] <TB2>     INFO: Test took 1466ms.
[14:47:05.764] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:06.270] <TB2>     INFO: Expecting 2560 events.
[14:47:07.228] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:07.228] <TB2>     INFO: Test took 1464ms.
[14:47:07.230] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:07.738] <TB2>     INFO: Expecting 2560 events.
[14:47:08.696] <TB2>     INFO: 2560 events read in total (244ms).
[14:47:08.697] <TB2>     INFO: Test took 1467ms.
[14:47:08.700] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:09.205] <TB2>     INFO: Expecting 2560 events.
[14:47:10.162] <TB2>     INFO: 2560 events read in total (242ms).
[14:47:10.163] <TB2>     INFO: Test took 1463ms.
[14:47:10.165] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:10.671] <TB2>     INFO: Expecting 2560 events.
[14:47:11.629] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:11.629] <TB2>     INFO: Test took 1464ms.
[14:47:11.631] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:12.138] <TB2>     INFO: Expecting 2560 events.
[14:47:13.095] <TB2>     INFO: 2560 events read in total (242ms).
[14:47:13.095] <TB2>     INFO: Test took 1464ms.
[14:47:13.097] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:13.604] <TB2>     INFO: Expecting 2560 events.
[14:47:14.561] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:14.562] <TB2>     INFO: Test took 1465ms.
[14:47:14.564] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:15.070] <TB2>     INFO: Expecting 2560 events.
[14:47:16.028] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:16.028] <TB2>     INFO: Test took 1464ms.
[14:47:16.030] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:16.537] <TB2>     INFO: Expecting 2560 events.
[14:47:17.493] <TB2>     INFO: 2560 events read in total (242ms).
[14:47:17.493] <TB2>     INFO: Test took 1463ms.
[14:47:17.495] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:18.002] <TB2>     INFO: Expecting 2560 events.
[14:47:18.960] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:18.960] <TB2>     INFO: Test took 1465ms.
[14:47:18.962] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:19.469] <TB2>     INFO: Expecting 2560 events.
[14:47:20.426] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:20.427] <TB2>     INFO: Test took 1465ms.
[14:47:20.429] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:20.935] <TB2>     INFO: Expecting 2560 events.
[14:47:21.892] <TB2>     INFO: 2560 events read in total (242ms).
[14:47:21.893] <TB2>     INFO: Test took 1464ms.
[14:47:21.895] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:22.401] <TB2>     INFO: Expecting 2560 events.
[14:47:23.359] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:23.360] <TB2>     INFO: Test took 1466ms.
[14:47:23.362] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:23.868] <TB2>     INFO: Expecting 2560 events.
[14:47:24.825] <TB2>     INFO: 2560 events read in total (242ms).
[14:47:24.826] <TB2>     INFO: Test took 1464ms.
[14:47:24.827] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:25.334] <TB2>     INFO: Expecting 2560 events.
[14:47:26.292] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:26.292] <TB2>     INFO: Test took 1465ms.
[14:47:26.294] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:26.801] <TB2>     INFO: Expecting 2560 events.
[14:47:27.761] <TB2>     INFO: 2560 events read in total (245ms).
[14:47:27.761] <TB2>     INFO: Test took 1467ms.
[14:47:27.764] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:28.270] <TB2>     INFO: Expecting 2560 events.
[14:47:29.229] <TB2>     INFO: 2560 events read in total (244ms).
[14:47:29.229] <TB2>     INFO: Test took 1466ms.
[14:47:29.232] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:29.738] <TB2>     INFO: Expecting 2560 events.
[14:47:30.697] <TB2>     INFO: 2560 events read in total (244ms).
[14:47:30.698] <TB2>     INFO: Test took 1467ms.
[14:47:30.700] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:31.206] <TB2>     INFO: Expecting 2560 events.
[14:47:32.164] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:32.164] <TB2>     INFO: Test took 1464ms.
[14:47:32.166] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:32.672] <TB2>     INFO: Expecting 2560 events.
[14:47:33.630] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:33.631] <TB2>     INFO: Test took 1465ms.
[14:47:33.633] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:34.139] <TB2>     INFO: Expecting 2560 events.
[14:47:35.097] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:35.098] <TB2>     INFO: Test took 1465ms.
[14:47:35.099] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:35.606] <TB2>     INFO: Expecting 2560 events.
[14:47:36.563] <TB2>     INFO: 2560 events read in total (242ms).
[14:47:36.563] <TB2>     INFO: Test took 1464ms.
[14:47:36.565] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:37.072] <TB2>     INFO: Expecting 2560 events.
[14:47:38.029] <TB2>     INFO: 2560 events read in total (241ms).
[14:47:38.030] <TB2>     INFO: Test took 1465ms.
[14:47:38.031] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:38.538] <TB2>     INFO: Expecting 2560 events.
[14:47:39.495] <TB2>     INFO: 2560 events read in total (242ms).
[14:47:39.495] <TB2>     INFO: Test took 1464ms.
[14:47:39.498] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:40.004] <TB2>     INFO: Expecting 2560 events.
[14:47:40.962] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:40.962] <TB2>     INFO: Test took 1464ms.
[14:47:40.964] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:41.471] <TB2>     INFO: Expecting 2560 events.
[14:47:42.429] <TB2>     INFO: 2560 events read in total (244ms).
[14:47:42.429] <TB2>     INFO: Test took 1465ms.
[14:47:42.431] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:42.938] <TB2>     INFO: Expecting 2560 events.
[14:47:43.896] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:43.896] <TB2>     INFO: Test took 1465ms.
[14:47:43.898] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:44.405] <TB2>     INFO: Expecting 2560 events.
[14:47:45.363] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:45.363] <TB2>     INFO: Test took 1465ms.
[14:47:45.365] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:45.871] <TB2>     INFO: Expecting 2560 events.
[14:47:46.829] <TB2>     INFO: 2560 events read in total (243ms).
[14:47:46.829] <TB2>     INFO: Test took 1464ms.
[14:47:46.831] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:47.339] <TB2>     INFO: Expecting 2560 events.
[14:47:48.298] <TB2>     INFO: 2560 events read in total (244ms).
[14:47:48.298] <TB2>     INFO: Test took 1467ms.
[14:47:49.309] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 471 seconds
[14:47:49.309] <TB2>     INFO: PH scale (per ROC):    79  76  76  78  63  69  63  74  64  78  71  69  77  80  74  77
[14:47:49.309] <TB2>     INFO: PH offset (per ROC):  167 175 178 173 190 189 205 182 176 162 170 175 178 163 175 173
[14:47:49.483] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:47:49.486] <TB2>     INFO: ######################################################################
[14:47:49.486] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:47:49.486] <TB2>     INFO: ######################################################################
[14:47:49.486] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:47:49.497] <TB2>     INFO: scanning low vcal = 10
[14:47:49.842] <TB2>     INFO: Expecting 41600 events.
[14:47:53.554] <TB2>     INFO: 41600 events read in total (2997ms).
[14:47:53.555] <TB2>     INFO: Test took 4058ms.
[14:47:53.556] <TB2>     INFO: scanning low vcal = 20
[14:47:54.063] <TB2>     INFO: Expecting 41600 events.
[14:47:57.783] <TB2>     INFO: 41600 events read in total (3005ms).
[14:47:57.783] <TB2>     INFO: Test took 4227ms.
[14:47:57.785] <TB2>     INFO: scanning low vcal = 30
[14:47:58.291] <TB2>     INFO: Expecting 41600 events.
[14:48:02.037] <TB2>     INFO: 41600 events read in total (3031ms).
[14:48:02.038] <TB2>     INFO: Test took 4253ms.
[14:48:02.040] <TB2>     INFO: scanning low vcal = 40
[14:48:02.539] <TB2>     INFO: Expecting 41600 events.
[14:48:06.766] <TB2>     INFO: 41600 events read in total (3512ms).
[14:48:06.766] <TB2>     INFO: Test took 4727ms.
[14:48:06.769] <TB2>     INFO: scanning low vcal = 50
[14:48:07.187] <TB2>     INFO: Expecting 41600 events.
[14:48:11.431] <TB2>     INFO: 41600 events read in total (3529ms).
[14:48:11.432] <TB2>     INFO: Test took 4662ms.
[14:48:11.435] <TB2>     INFO: scanning low vcal = 60
[14:48:11.852] <TB2>     INFO: Expecting 41600 events.
[14:48:16.099] <TB2>     INFO: 41600 events read in total (3532ms).
[14:48:16.100] <TB2>     INFO: Test took 4665ms.
[14:48:16.103] <TB2>     INFO: scanning low vcal = 70
[14:48:16.518] <TB2>     INFO: Expecting 41600 events.
[14:48:20.761] <TB2>     INFO: 41600 events read in total (3528ms).
[14:48:20.761] <TB2>     INFO: Test took 4658ms.
[14:48:20.764] <TB2>     INFO: scanning low vcal = 80
[14:48:21.184] <TB2>     INFO: Expecting 41600 events.
[14:48:25.447] <TB2>     INFO: 41600 events read in total (3548ms).
[14:48:25.448] <TB2>     INFO: Test took 4684ms.
[14:48:25.451] <TB2>     INFO: scanning low vcal = 90
[14:48:25.870] <TB2>     INFO: Expecting 41600 events.
[14:48:30.129] <TB2>     INFO: 41600 events read in total (3544ms).
[14:48:30.129] <TB2>     INFO: Test took 4678ms.
[14:48:30.133] <TB2>     INFO: scanning low vcal = 100
[14:48:30.551] <TB2>     INFO: Expecting 41600 events.
[14:48:34.921] <TB2>     INFO: 41600 events read in total (3655ms).
[14:48:34.922] <TB2>     INFO: Test took 4789ms.
[14:48:34.926] <TB2>     INFO: scanning low vcal = 110
[14:48:35.342] <TB2>     INFO: Expecting 41600 events.
[14:48:39.579] <TB2>     INFO: 41600 events read in total (3522ms).
[14:48:39.580] <TB2>     INFO: Test took 4654ms.
[14:48:39.583] <TB2>     INFO: scanning low vcal = 120
[14:48:39.001] <TB2>     INFO: Expecting 41600 events.
[14:48:44.237] <TB2>     INFO: 41600 events read in total (3521ms).
[14:48:44.238] <TB2>     INFO: Test took 4655ms.
[14:48:44.241] <TB2>     INFO: scanning low vcal = 130
[14:48:44.654] <TB2>     INFO: Expecting 41600 events.
[14:48:48.903] <TB2>     INFO: 41600 events read in total (3534ms).
[14:48:48.904] <TB2>     INFO: Test took 4663ms.
[14:48:48.906] <TB2>     INFO: scanning low vcal = 140
[14:48:49.325] <TB2>     INFO: Expecting 41600 events.
[14:48:53.582] <TB2>     INFO: 41600 events read in total (3542ms).
[14:48:53.583] <TB2>     INFO: Test took 4676ms.
[14:48:53.585] <TB2>     INFO: scanning low vcal = 150
[14:48:54.005] <TB2>     INFO: Expecting 41600 events.
[14:48:58.263] <TB2>     INFO: 41600 events read in total (3543ms).
[14:48:58.264] <TB2>     INFO: Test took 4679ms.
[14:48:58.267] <TB2>     INFO: scanning low vcal = 160
[14:48:58.683] <TB2>     INFO: Expecting 41600 events.
[14:49:02.932] <TB2>     INFO: 41600 events read in total (3534ms).
[14:49:02.932] <TB2>     INFO: Test took 4665ms.
[14:49:02.935] <TB2>     INFO: scanning low vcal = 170
[14:49:03.354] <TB2>     INFO: Expecting 41600 events.
[14:49:07.603] <TB2>     INFO: 41600 events read in total (3535ms).
[14:49:07.604] <TB2>     INFO: Test took 4669ms.
[14:49:07.608] <TB2>     INFO: scanning low vcal = 180
[14:49:08.024] <TB2>     INFO: Expecting 41600 events.
[14:49:12.276] <TB2>     INFO: 41600 events read in total (3537ms).
[14:49:12.277] <TB2>     INFO: Test took 4668ms.
[14:49:12.280] <TB2>     INFO: scanning low vcal = 190
[14:49:12.697] <TB2>     INFO: Expecting 41600 events.
[14:49:16.929] <TB2>     INFO: 41600 events read in total (3517ms).
[14:49:16.930] <TB2>     INFO: Test took 4650ms.
[14:49:16.933] <TB2>     INFO: scanning low vcal = 200
[14:49:17.353] <TB2>     INFO: Expecting 41600 events.
[14:49:21.617] <TB2>     INFO: 41600 events read in total (3549ms).
[14:49:21.618] <TB2>     INFO: Test took 4685ms.
[14:49:21.620] <TB2>     INFO: scanning low vcal = 210
[14:49:22.041] <TB2>     INFO: Expecting 41600 events.
[14:49:26.297] <TB2>     INFO: 41600 events read in total (3541ms).
[14:49:26.298] <TB2>     INFO: Test took 4678ms.
[14:49:26.301] <TB2>     INFO: scanning low vcal = 220
[14:49:26.717] <TB2>     INFO: Expecting 41600 events.
[14:49:30.974] <TB2>     INFO: 41600 events read in total (3542ms).
[14:49:30.974] <TB2>     INFO: Test took 4673ms.
[14:49:30.978] <TB2>     INFO: scanning low vcal = 230
[14:49:31.395] <TB2>     INFO: Expecting 41600 events.
[14:49:35.649] <TB2>     INFO: 41600 events read in total (3539ms).
[14:49:35.649] <TB2>     INFO: Test took 4671ms.
[14:49:35.652] <TB2>     INFO: scanning low vcal = 240
[14:49:36.071] <TB2>     INFO: Expecting 41600 events.
[14:49:40.311] <TB2>     INFO: 41600 events read in total (3525ms).
[14:49:40.312] <TB2>     INFO: Test took 4660ms.
[14:49:40.315] <TB2>     INFO: scanning low vcal = 250
[14:49:40.733] <TB2>     INFO: Expecting 41600 events.
[14:49:44.979] <TB2>     INFO: 41600 events read in total (3532ms).
[14:49:44.979] <TB2>     INFO: Test took 4664ms.
[14:49:44.983] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:49:45.400] <TB2>     INFO: Expecting 41600 events.
[14:49:49.659] <TB2>     INFO: 41600 events read in total (3544ms).
[14:49:49.659] <TB2>     INFO: Test took 4675ms.
[14:49:49.662] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:49:50.078] <TB2>     INFO: Expecting 41600 events.
[14:49:54.325] <TB2>     INFO: 41600 events read in total (3532ms).
[14:49:54.325] <TB2>     INFO: Test took 4663ms.
[14:49:54.328] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:49:54.746] <TB2>     INFO: Expecting 41600 events.
[14:49:58.995] <TB2>     INFO: 41600 events read in total (3535ms).
[14:49:58.995] <TB2>     INFO: Test took 4667ms.
[14:49:58.998] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:49:59.419] <TB2>     INFO: Expecting 41600 events.
[14:50:03.665] <TB2>     INFO: 41600 events read in total (3531ms).
[14:50:03.666] <TB2>     INFO: Test took 4668ms.
[14:50:03.669] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:50:04.086] <TB2>     INFO: Expecting 41600 events.
[14:50:08.335] <TB2>     INFO: 41600 events read in total (3534ms).
[14:50:08.337] <TB2>     INFO: Test took 4668ms.
[14:50:08.889] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:50:08.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:50:08.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:50:08.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:50:08.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:50:08.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:50:08.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:50:08.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:50:08.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:50:08.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:50:08.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:50:08.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:50:08.896] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:50:08.896] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:50:08.896] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:50:08.896] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:50:08.896] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:50:47.022] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:50:47.022] <TB2>     INFO: non-linearity mean:  0.954 0.955 0.952 0.952 0.957 0.962 0.950 0.959 0.958 0.957 0.951 0.952 0.954 0.961 0.956 0.955
[14:50:47.022] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.008 0.007 0.006 0.005 0.009 0.007 0.005 0.006 0.007 0.005 0.006 0.005 0.006 0.007
[14:50:47.022] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:50:47.046] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:50:47.069] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:50:47.092] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:50:47.114] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:50:47.137] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:50:47.160] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:50:47.182] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:50:47.205] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:50:47.228] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:50:47.250] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:50:47.273] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:50:47.296] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:50:47.319] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:50:47.341] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:50:47.364] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-48_FPIXTest-17C-Nebraska-160928-1328-150V_2016-09-28_13h28m_1475087311//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:50:47.387] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 177 seconds
[14:50:47.387] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:50:47.394] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:50:47.394] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:50:47.397] <TB2>     INFO: ######################################################################
[14:50:47.397] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:50:47.397] <TB2>     INFO: ######################################################################
[14:50:47.400] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:50:47.410] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:50:47.410] <TB2>     INFO:     run 1 of 1
[14:50:47.410] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:50:47.752] <TB2>     INFO: Expecting 3120000 events.
[14:51:38.323] <TB2>     INFO: 1301260 events read in total (49856ms).
[14:52:27.919] <TB2>     INFO: 2603740 events read in total (99452ms).
[14:52:47.277] <TB2>     INFO: 3120000 events read in total (118811ms).
[14:52:47.325] <TB2>     INFO: Test took 119916ms.
[14:52:47.402] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:47.535] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:48.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:50.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:51.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:53.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:54.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:56.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:57.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:59.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:00.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:01.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:03.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:04.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:06.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:07.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:09.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:10.488] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 386285568
[14:53:10.521] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:53:10.521] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8712, RMS = 1.06051
[14:53:10.522] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:53:10.522] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:53:10.522] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8067, RMS = 1.17178
[14:53:10.522] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:53:10.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:53:10.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.6684, RMS = 1.37304
[14:53:10.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:53:10.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:53:10.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.5262, RMS = 1.79699
[14:53:10.523] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:53:10.524] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:53:10.524] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.452, RMS = 1.56159
[14:53:10.524] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:53:10.524] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:53:10.524] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.9471, RMS = 1.76928
[14:53:10.524] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:53:10.525] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:53:10.525] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7454, RMS = 0.927002
[14:53:10.525] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:53:10.525] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:53:10.525] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7441, RMS = 1.02758
[14:53:10.525] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:53:10.526] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:53:10.527] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.075, RMS = 1.72868
[14:53:10.527] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:53:10.527] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:53:10.527] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.927, RMS = 1.87283
[14:53:10.527] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:53:10.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:53:10.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1298, RMS = 1.63899
[14:53:10.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[14:53:10.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:53:10.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8727, RMS = 1.52066
[14:53:10.528] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:53:10.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:53:10.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.1811, RMS = 1.4921
[14:53:10.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[14:53:10.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:53:10.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.6844, RMS = 1.79629
[14:53:10.529] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:53:10.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:53:10.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3485, RMS = 1.66448
[14:53:10.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:53:10.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:53:10.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.8852, RMS = 1.85327
[14:53:10.530] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:53:10.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:53:10.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.4699, RMS = 1.29043
[14:53:10.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[14:53:10.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:53:10.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.4543, RMS = 1.83901
[14:53:10.531] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[14:53:10.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:53:10.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0224, RMS = 1.25783
[14:53:10.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:53:10.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:53:10.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.485, RMS = 1.35121
[14:53:10.532] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:53:10.533] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:53:10.534] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.4097, RMS = 1.79736
[14:53:10.534] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:53:10.534] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:53:10.534] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0229, RMS = 1.96089
[14:53:10.534] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[14:53:10.535] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:53:10.535] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9975, RMS = 1.28039
[14:53:10.535] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:53:10.535] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:53:10.535] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7343, RMS = 1.27576
[14:53:10.535] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:53:10.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:53:10.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9604, RMS = 1.87789
[14:53:10.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:53:10.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:53:10.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6142, RMS = 1.99401
[14:53:10.536] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:53:10.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:53:10.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9581, RMS = 1.31372
[14:53:10.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:53:10.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:53:10.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4456, RMS = 1.55601
[14:53:10.537] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:53:10.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:53:10.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.0473, RMS = 1.59238
[14:53:10.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:53:10.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:53:10.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 90.5629, RMS = 1.93791
[14:53:10.538] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[14:53:10.539] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:53:10.539] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0849, RMS = 1.78153
[14:53:10.539] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:53:10.539] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:53:10.539] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5494, RMS = 1.71927
[14:53:10.539] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[14:53:10.542] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[14:53:10.542] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:53:10.542] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:53:10.637] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:53:10.637] <TB2>     INFO: enter test to run
[14:53:10.637] <TB2>     INFO:   test:  no parameter change
[14:53:10.638] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[14:53:10.638] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 459mA
[14:53:10.638] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[14:53:10.638] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:53:11.134] <TB2>    QUIET: Connection to board 141 closed.
[14:53:11.135] <TB2>     INFO: pXar: this is the end, my friend
[14:53:11.135] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
