<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Namespaces on Utkarsh M</title><link>https://utkar5hm.github.io/tags/namespaces/</link><description>Recent content in Namespaces on Utkarsh M</description><generator>Hugo</generator><language>en-us</language><lastBuildDate>Sat, 20 Jul 2024 00:00:00 +0000</lastBuildDate><atom:link href="https://utkar5hm.github.io/tags/namespaces/index.xml" rel="self" type="application/rss+xml"/><item><title>Building a Smart Network Interface Card on FPGA – Major Project Edition</title><link>https://utkar5hm.github.io/posts/smart-nic-on-fpga/</link><pubDate>Sat, 20 Jul 2024 00:00:00 +0000</pubDate><guid>https://utkar5hm.github.io/posts/smart-nic-on-fpga/</guid><description>&lt;p>&lt;a href="https://github.com/Utkar5hM/fpga-based-packet-processing-unit">Project GitHub Link&lt;/a>&lt;/p>
&lt;p>In this post, I’ll walk through how we built a Smart NIC on an FPGA as part of our final-year major project. This project was developed with my teammates &lt;a href="https://www.linkedin.com/in/chinmay-sharma-9a68b8200/">Chinmay&lt;/a> and &lt;a href="https://www.linkedin.com/in/muthuku37/">Muthukumar&lt;/a>. The concept stemmed from our prior exposure to XDP/eBPF, which led us to explore hardware offloading. While our initial goals were ambitious, the timeline and complexity forced us to adapt along the way.&lt;/p>
&lt;hr>
&lt;h2 id="project-objectives">Project Objectives&lt;/h2>
&lt;p>Originally, the project aimed to:&lt;/p></description></item></channel></rss>