C:/Users/user/EDABK/digital_design/UART/UART/src/UART_core.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/UART/UART/src/UART_core.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_core

Top level modules:
	uart_core

} {} {}} C:/Users/user/EDABK/digital_design/UART/UART/src/UART_mmio.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/UART/UART/src/UART_mmio.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_mmio

Top level modules:
	uart_mmio

} {} {}} C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/Uart_gen_clk.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/Uart_gen_clk.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module UART_gen_clk

Top level modules:
	UART_gen_clk

} {} {}} C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_echo

Top level modules:
	uart_echo

} {} {}} C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/sample_clk.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/sample_clk.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Sample_clk

Top level modules:
	Sample_clk

} {} {}} C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Tx/UART_transmitter.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Tx/UART_transmitter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module UART_transmitter

Top level modules:
	UART_transmitter

} {} {}} C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v {2 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module uart_echo_tb
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(42): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(42): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(42): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(62): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(62): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(42): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(42): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(107): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(107): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(107): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(107): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(107): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(107): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(107): (vlog-2556) Negative delay value set to zero.
** Warning: C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v(107): (vlog-2556) Negative delay value set to zero.

Top level modules:
	uart_echo_tb

} {} {}} C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/clock.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/clock.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module baudrate

Top level modules:
	baudrate

} {} {}} C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Rx/UART_Reciver.v {1 {vlog -work work -stats=none C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Rx/UART_Reciver.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Reciver

Top level modules:
	Reciver

} {} {}}
