## W03-D1 UART receiver ASMD chart: The Stop state

Consider the UART receiver ASMD chart presented below. 

<img src="/Resources/images/w03d1.png" alt="drawing" width="550"/>

---

#### 1. How would the behaviour of this circuit be modified if we deleted state `stop`, and asserted the `rx_done_tick` output immediately before leaving state `data`?

>***Answer***

Not Done

#### 2. Change the corresponding VHDL description (Chu listing 7.1 - UART RX) accordingly. 

```vhdl
-- Listing 7.1

entity uart_rx is
   generic ( DBIT: integer:=8;     -- # data bits
             SB_TICK: integer:=16 );  -- # ticks for stop bits
   port ( clk, reset: in std_logic;
          rx: in std_logic;
          s_tick: in std_logic;
          rx_done_tick: out std_logic;
          dout: out std_logic_vector(7 downto 0) );
end uart_rx;

architecture arch of uart_rx is
   type state_type is (idle, start, data, stop);
   signal state_reg, state_next: state_type;
   signal s_reg, s_next: unsigned(3 downto 0);
   signal n_reg, n_next: unsigned(2 downto 0);
   signal b_reg, b_next: std_logic_vector(7 downto 0);
begin
   -- FSMD state & data registers
   process(clk, reset) begin
      if reset='1' then
         state_reg <= idle;
         s_reg <= (others=>'0');
         n_reg <= (others=>'0');
         b_reg <= (others=>'0');
      elsif (clk'event and clk='1') then
         state_reg <= state_next;
         s_reg <= s_next;
         n_reg <= n_next;
         b_reg <= b_next;
      end if;
   end process;
   -- next-state logic & data path functional units/routing
   process(state_reg,s_reg,n_reg,b_reg,s_tick,rx) begin
      state_next <= state_reg;
      s_next <= s_reg;
      n_next <= n_reg;
      b_next <= b_reg;
      rx_done_tick <='0';
      case state_reg is
         when idle =>
            if rx='0' then
               state_next <= start;
               s_next <= (others=>'0');
            end if;
         when start =>
            if (s_tick = '1') then
               if s_reg=7 then
                  state_next <= data;
                  s_next <= (others=>'0');
                  n_next <= (others=>'0');
               else
                  s_next <= s_reg + 1;
               end if;
            end if;
         when data =>
            if (s_tick = '1') then
               if s_reg=15 then
                  s_next <= (others=>'0');
                  b_next <= rx & b_reg(7 downto 1) ;
                  if n_reg=(DBIT-1) then
                     state_next <= stop ;
                  else
                     n_next <= n_reg + 1;
                  end if;
               else
                  s_next <= s_reg + 1;
               end if;
            end if;
      end case;
   end process;
   dout <= b_reg;
end arch;
```

>***Answer***

Not Done
