[{"commit":{"message":"fix fli_h"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"ec9f472506fff2de5482b544d6078c717c8a5afe"},{"commit":{"message":"fix rFlagsReg"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"49e9e2376ba17a3cb0bff21329b689e75a40d139"},{"commit":{"message":"refactor min\/max"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"4cbc497e2603811c69ab8ee2a0dc60be0bbc30a7"},{"commit":{"message":"min\/max"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"2b244afcdd791bf30536ec14add9bad31d0d1d2c"},{"commit":{"message":"initial commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"e4636ecb62c4de12577ce8277b20a88ef9800801"}]