

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl1/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9e225bb090ddda21777dac22ba77b2c9  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=CUDAStencilKernel.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D "
Parsing file _cuobjdump_complete_output_iuGtAr
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: CUDAStencilKernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcc0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalRowiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalRowiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalRowiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalRowiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalColiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalColiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalColiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalColiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9ToFlatIdxiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9ToFlatIdxiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9ToFlatIdxiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9ToFlatIdxiii" from 0xc to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalRowiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalRowiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalRowiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalRowiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalColiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalColiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalColiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalColiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9ToFlatIdxiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: reconvergence points for _Z9ToFlatIdxiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9ToFlatIdxiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9ToFlatIdxiii'.
GPGPU-Sim PTX: allocating shared region for "sh_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x148 (_1.ptx:142) @%p1 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:147) bra.uni $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (_1.ptx:156) @!%p2 bra $Lt_3_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2b8 (_1.ptx:194) @%p3 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d8 (_1.ptx:199) @%p4 bra $Lt_3_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e0 (_1.ptx:200) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3f0 (_1.ptx:237) @%p5 bra $Lt_3_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x410 (_1.ptx:242) @%p6 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x418 (_1.ptx:243) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x528 (_1.ptx:280) @%p7 bra $Lt_3_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x548 (_1.ptx:288) @%p8 bra $Lt_3_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x770 (_1.ptx:360) @%p9 bra $Lt_3_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sh_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c0 (_1.ptx:392) @%p1 bra $Lt_4_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (_1.ptx:397) bra.uni $Lt_4_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x818 (_1.ptx:406) @!%p2 bra $Lt_4_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x930 (_1.ptx:444) @%p3 bra $Lt_4_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x950 (_1.ptx:449) @%p4 bra $Lt_4_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x958 (_1.ptx:450) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa68 (_1.ptx:487) @%p5 bra $Lt_4_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa88 (_1.ptx:492) @%p6 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa90 (_1.ptx:493) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xba0 (_1.ptx:530) @%p7 bra $Lt_4_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xbc0 (_1.ptx:538) @%p8 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xde8 (_1.ptx:610) @%p9 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Cbatdv"
Running: cat _ptx_Cbatdv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_5x7hfz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_5x7hfz --output-file  /dev/null 2> _ptx_Cbatdvinfo"
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' : regs=17, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Cbatdv _ptx2_5x7hfz _ptx_Cbatdvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcb0, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test

Performing stencil operation on host for later comparison with CUDA output
Depending on host capabilities, this may take a while.
Performing 1 warmup passes...
GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 3840 (ipc= 7.7) sim_rate=640 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 12:39:45 2016
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 49920 (ipc=25.0) sim_rate=7131 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:39:46 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 142995 (ipc=26.0) sim_rate=17874 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 12:39:47 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(11,0,0) tid=(0,127,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 213427 (ipc=28.5) sim_rate=23714 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:39:48 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(13,0,0) tid=(0,159,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 318835 (ipc=31.9) sim_rate=31883 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:39:49 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(9,0,0) tid=(0,255,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 427315 (ipc=34.2) sim_rate=38846 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:39:50 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(27,0,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 500126 (ipc=34.5) sim_rate=41677 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:39:51 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(10,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(3,0,0) tid=(0,33,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(14,0,0) tid=(0,65,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 815716 (ipc=48.0) sim_rate=62747 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:39:52 2016
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(2,0,0) tid=(0,97,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(0,161,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(8,0,0) tid=(0,129,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1098052 (ipc=59.4) sim_rate=78432 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:39:53 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(0,161,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(6,0,0) tid=(0,225,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 1286820 (ipc=66.0) sim_rate=85788 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:39:54 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(2,0,0) tid=(0,193,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 1470788 (ipc=71.7) sim_rate=91924 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:39:55 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(15,0,0) tid=(0,33,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20688,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20689,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20703,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20704,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20751,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20752,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20754,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20755,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20758,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20759,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20759,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20760,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20760,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20761,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20768,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20769,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20771,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20772,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20793,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20794,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20797,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20798,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20811,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20812,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20862,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20863,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20864,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20865,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20867,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20868,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1537967 (ipc=68.4) sim_rate=90468 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:39:56 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(15,0,0) tid=(0,95,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1639223 (ipc=65.6) sim_rate=91067 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:39:57 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(18,0,0) tid=(0,65,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1735479 (ipc=64.3) sim_rate=91341 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:39:58 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(20,0,0) tid=(0,129,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 1841463 (ipc=62.4) sim_rate=92073 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:39:59 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(25,0,0) tid=(0,225,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 1934263 (ipc=60.4) sim_rate=92107 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:40:00 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(42,0,0) tid=(0,17,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(21,0,0) tid=(0,36,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 2138097 (ipc=63.8) sim_rate=97186 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:40:01 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(17,0,0) tid=(0,35,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(23,0,0) tid=(0,67,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(25,0,0) tid=(0,67,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 2419784 (ipc=69.1) sim_rate=105208 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:40:02 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(19,0,0) tid=(0,163,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(18,0,0) tid=(0,163,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(27,0,0) tid=(0,163,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2704392 (ipc=74.1) sim_rate=112683 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:40:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36803,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36804,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(23,0,0) tid=(0,195,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(17,0,0) tid=(0,227,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37772,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37773,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37778,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37783,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37784,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37817,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37818,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37824,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37825,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37861,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37862,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37866,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37867,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37868,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37869,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37894,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37895,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37918,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37919,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37922,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37923,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37969,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37970,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 2930888 (ipc=77.1) sim_rate=117235 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:40:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38203,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38204,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(29,0,0) tid=(0,227,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38994,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(38995,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 2980282 (ipc=75.5) sim_rate=114626 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:40:05 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(42,0,0) tid=(0,67,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 3082075 (ipc=73.4) sim_rate=114150 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:40:06 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(36,0,0) tid=(0,163,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 3175067 (ipc=72.2) sim_rate=113395 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:40:07 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(44,0,0) tid=(0,163,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 3280731 (ipc=70.6) sim_rate=113128 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:40:08 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(30,0,0) tid=(0,33,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 3383354 (ipc=69.0) sim_rate=112778 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:40:09 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(33,0,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 3544653 (ipc=70.2) sim_rate=114343 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:40:10 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(42,0,0) tid=(0,39,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(59,0,0) tid=(0,7,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(34,0,0) tid=(0,77,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 3814700 (ipc=73.4) sim_rate=119209 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:40:11 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(40,0,0) tid=(0,165,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(30,0,0) tid=(0,197,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (52963,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(52964,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(36,0,0) tid=(0,133,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 4090540 (ipc=76.5) sim_rate=123955 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:40:12 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(40,0,0) tid=(0,229,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(43,0,0) tid=(0,229,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (54796,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(54797,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (54899,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(54900,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (54905,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(54906,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (54924,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(54925,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(46,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 4342665 (ipc=79.0) sim_rate=127725 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:40:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (55044,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(55045,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (55135,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(55136,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (55209,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(55210,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (55228,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (55276,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (55281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (55394,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (55497,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (55507,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 4437875 (ipc=77.9) sim_rate=126796 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:40:14 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(47,0,0) tid=(0,94,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (57053,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 4532538 (ipc=76.2) sim_rate=125903 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:40:15 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(53,0,0) tid=(0,136,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 4625791 (ipc=75.2) sim_rate=125021 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:40:16 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(56,0,0) tid=(0,165,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 4704351 (ipc=74.1) sim_rate=123798 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:40:17 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(58,0,0) tid=(0,197,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 4776926 (ipc=72.9) sim_rate=122485 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:40:18 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(2,1,0) tid=(0,30,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(53,0,0) tid=(0,51,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 4930157 (ipc=73.0) sim_rate=123253 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:40:19 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(45,0,0) tid=(0,169,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 5106513 (ipc=74.5) sim_rate=124549 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:40:20 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(49,0,0) tid=(0,9,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(55,0,0) tid=(0,137,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(48,0,0) tid=(0,135,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 5376880 (ipc=76.8) sim_rate=128020 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:40:21 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(49,0,0) tid=(0,135,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (70478,0), 5 CTAs running
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(52,0,0) tid=(0,167,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 5557392 (ipc=78.3) sim_rate=129241 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:40:22 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(54,0,0) tid=(0,199,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (71906,0), 5 CTAs running
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(57,0,0) tid=(0,199,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (71948,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (72264,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (72321,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (72325,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (72450,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 5792045 (ipc=79.9) sim_rate=131637 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:40:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (72553,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (72583,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (72585,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (72615,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (72863,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (72956,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (72996,0), 5 CTAs running
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(60,0,0) tid=(0,71,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 5884840 (ipc=79.0) sim_rate=130774 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:40:24 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (75134,0), 4 CTAs running
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,1,0) tid=(0,39,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 5965510 (ipc=78.0) sim_rate=129685 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:40:25 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(1,1,0) tid=(0,135,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 6054339 (ipc=77.1) sim_rate=128815 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:40:26 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(5,1,0) tid=(0,199,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 6126787 (ipc=76.1) sim_rate=127641 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:40:27 2016
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 6206562 (ipc=75.2) sim_rate=126664 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:40:28 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(60,0,0) tid=(0,37,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,1,0) tid=(0,57,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 6320407 (ipc=74.8) sim_rate=126408 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:40:29 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(9,1,0) tid=(0,255,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(60,0,0) tid=(0,139,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 6553045 (ipc=76.2) sim_rate=128491 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:40:30 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(9,1,0) tid=(0,43,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(10,1,0) tid=(0,203,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(11,1,0) tid=(0,43,0)
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 6818869 (ipc=77.9) sim_rate=131132 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:40:31 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (87556,0), 4 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,1,0) tid=(0,128,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(8,1,0) tid=(0,233,0)
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 7077228 (ipc=79.5) sim_rate=133532 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:40:32 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(7,1,0) tid=(0,233,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (89401,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (89485,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (89541,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (89614,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (89648,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (89780,0), 3 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(12,1,0) tid=(0,41,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (89958,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (90060,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (90110,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (90353,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 7250544 (ipc=80.1) sim_rate=134269 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:40:33 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (90509,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (90569,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (90881,0), 3 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(15,1,0) tid=(0,78,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 7348460 (ipc=79.4) sim_rate=133608 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:40:34 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(23,1,0) tid=(0,105,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (93648,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 7439370 (ipc=78.7) sim_rate=132845 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:40:35 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(16,1,0) tid=(0,137,0)
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 7517735 (ipc=77.9) sim_rate=131890 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:40:36 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(17,1,0) tid=(0,169,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 7598983 (ipc=77.1) sim_rate=131016 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:40:37 2016
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 7689638 (ipc=76.5) sim_rate=130332 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:40:38 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(35,1,0) tid=(0,7,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(18,1,0) tid=(0,34,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 7795821 (ipc=76.4) sim_rate=129930 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:40:39 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(16,1,0) tid=(0,111,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(15,1,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 8043069 (ipc=77.7) sim_rate=131853 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:40:40 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(17,1,0) tid=(0,109,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(24,1,0) tid=(0,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (104813,0), 3 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(18,1,0) tid=(0,141,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 8306329 (ipc=79.1) sim_rate=133973 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:40:41 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(13,1,0) tid=(0,237,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(15,1,0) tid=(0,189,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 8557589 (ipc=80.4) sim_rate=135834 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:40:42 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (106509,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (106535,0), 3 CTAs running
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(12,1,0) tid=(0,235,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (106699,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (106892,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (106967,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (106977,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (107172,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (107277,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (107374,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (107435,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (107605,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (107651,0), 3 CTAs running
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(34,1,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 8718515 (ipc=80.4) sim_rate=136226 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:40:43 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (109018,0), 2 CTAs running
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(38,1,0) tid=(0,75,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 8870158 (ipc=79.6) sim_rate=136463 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:40:44 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (111635,0), 2 CTAs running
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(29,1,0) tid=(0,139,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(34,1,0) tid=(0,171,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 8990699 (ipc=78.5) sim_rate=136222 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:40:45 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(31,1,0) tid=(0,218,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 9087818 (ipc=77.7) sim_rate=135639 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:40:46 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(31,1,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 9265808 (ipc=77.5) sim_rate=136261 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:40:47 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(29,1,0) tid=(0,59,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(35,1,0) tid=(0,72,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(34,1,0) tid=(0,115,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(30,1,0) tid=(0,47,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 9591965 (ipc=78.9) sim_rate=139013 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:40:48 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(40,1,0) tid=(0,111,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (122203,0), 2 CTAs running
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(38,1,0) tid=(0,139,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 9848352 (ipc=80.1) sim_rate=140690 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:40:49 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(29,1,0) tid=(0,240,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (123662,0), 1 CTAs running
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(27,1,0) tid=(0,205,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (123947,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (124110,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (124277,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (124317,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (124328,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (124330,0), 1 CTAs running
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(33,1,0) tid=(0,236,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 10072503 (ipc=80.9) sim_rate=141866 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:40:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (124611,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (124722,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (125111,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (125323,0), 2 CTAs running
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(48,1,0) tid=(0,36,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (125822,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (126268,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 10227765 (ipc=80.5) sim_rate=142052 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:40:51 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(43,1,0) tid=(0,69,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (128523,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 10341970 (ipc=79.9) sim_rate=141670 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:40:52 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(45,1,0) tid=(0,168,0)
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 10441903 (ipc=79.1) sim_rate=141106 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:40:53 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(46,1,0) tid=(0,173,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(59,1,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 10556750 (ipc=78.2) sim_rate=140756 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:40:54 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(55,1,0) tid=(0,219,0)
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 10716472 (ipc=78.2) sim_rate=141006 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:40:55 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(43,1,0) tid=(0,21,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(45,1,0) tid=(0,92,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(51,1,0) tid=(0,187,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 11043553 (ipc=79.5) sim_rate=143422 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:40:56 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(47,1,0) tid=(0,177,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(42,1,0) tid=(0,145,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (139700,0), 1 CTAs running
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(46,1,0) tid=(0,223,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(54,1,0) tid=(0,93,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (140841,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (141259,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (141357,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (141471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (141497,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 11441373 (ipc=80.9) sim_rate=146684 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:40:57 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(55,1,0) tid=(0,15,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (141531,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (141836,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (141851,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (142246,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (142408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (142460,0), 1 CTAs running
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(54,1,0) tid=(0,244,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (143313,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (144020,0), 1 CTAs running
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(57,1,0) tid=(0,143,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 11659336 (ipc=79.9) sim_rate=147586 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:40:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (146395,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(61,1,0) tid=(0,207,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 11796615 (ipc=77.4) sim_rate=147457 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:40:59 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(56,1,0) tid=(0,134,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(62,1,0) tid=(0,33,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(56,1,0) tid=(0,225,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (156566,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(60,1,0) tid=(0,191,0)
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 12143072 (ipc=77.1) sim_rate=149914 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:41:00 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(61,1,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (158681,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (158938,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (159008,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (159463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (159564,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (160067,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (162083,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 9.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 162084
gpu_sim_insn = 12312064
gpu_ipc =      75.9610
gpu_tot_sim_cycle = 162084
gpu_tot_sim_insn = 12312064
gpu_tot_ipc =      75.9610
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 656
gpu_stall_icnt2sh    = 869
gpu_total_sim_rate=152000

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 221824
	L1I_total_cache_misses = 780
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2464, Miss = 1802, Miss_rate = 0.731, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2772, Miss = 2039, Miss_rate = 0.736, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2464, Miss = 1808, Miss_rate = 0.734, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2772, Miss = 2023, Miss_rate = 0.730, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2772, Miss = 2037, Miss_rate = 0.735, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2772, Miss = 2032, Miss_rate = 0.733, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[6]: Access = 2464, Miss = 1800, Miss_rate = 0.731, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2772, Miss = 2036, Miss_rate = 0.734, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2464, Miss = 1804, Miss_rate = 0.732, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2772, Miss = 2041, Miss_rate = 0.736, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2464, Miss = 1804, Miss_rate = 0.732, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2772, Miss = 2045, Miss_rate = 0.738, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2464, Miss = 1787, Miss_rate = 0.725, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2772, Miss = 2034, Miss_rate = 0.734, Pending_hits = 38, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2464, Miss = 1786, Miss_rate = 0.725, Pending_hits = 98, Reservation_fails = 0
	L1D_total_cache_accesses = 39424
	L1D_total_cache_misses = 28878
	L1D_total_cache_miss_rate = 0.7325
	L1D_total_cache_pending_hits = 629
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 7424
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9917
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12494
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7394
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 221044
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 780
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 
gpgpu_n_tot_thrd_icount = 13258752
gpgpu_n_tot_w_icount = 414336
gpgpu_n_stall_shd_mem = 18432
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12494
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 330240
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 2689536
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18432
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1569	W0_Idle:367818	W0_Scoreboard:3757313	W1:25216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:384	W32:388736
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 99952 {8:12494,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1572864 {40:4096,72:4096,136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1699184 {136:12494,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 201 
maxdqlatency = 0 
maxmflatency = 543 
averagemflatency = 244 
max_icnt2mem_latency = 94 
max_icnt2sh_latency = 162083 
mrq_lat_table:19124 	2405 	1394 	2620 	4298 	2700 	1034 	90 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10391 	18498 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22183 	6108 	697 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11442 	1067 	0 	0 	0 	0 	0 	0 	0 	0 	206 	1738 	3816 	7680 	2944 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	267 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        45        40        45        45        45        45        45        45        45        45        44        45        45        45        45 
dram[1]:        45        43        43        43        44        43        44        43        41        44        43        43        44        43        43        44 
dram[2]:        43        38        43        43        44        43        43        44        41        43        44        41        44        44        43        44 
dram[3]:        45        42        45        45        45        45        45        45        45        45        45        44        45        45        42        45 
dram[4]:        43        45        44        43        43        44        39        43        44        41        43        44        43        44        43        43 
dram[5]:        44        41        44        44        43        44        43        43        44        43        43        44        42        44        43        44 
maximum service time to same row:
dram[0]:     17563     14949     18096     15241     13555     14381     17963     14189     28750     28447     18641     18252     29627     30645     29892     30544 
dram[1]:     15905     14972     16231     22394     13777     16005     14697     16044     28750     28448     18639     13957     30054     29760     29897     30794 
dram[2]:     14365     13990     24315     14869     12744     13778     14258     17776     27937     27806     20529     17696     30253     30074     30272     29880 
dram[3]:     14900     16621     19275     16225     15954     16122     18484     27195     28878     29140     22145     18558     31090     30803     31157     30810 
dram[4]:     15162     14319     16747     15614     12293     12391     14514     26157     28767     26662     13768     16889     30062     30242     29886     30253 
dram[5]:     17309     16275     16910     21056     14969     17837     20488     27337     28972     29365     14005     22317     30216     30911     30819     30972 
average row accesses per activate:
dram[0]:  7.692307  6.840909  7.468085  7.931818  8.395349  7.804348  6.839286  6.981818  7.620000  7.660000  8.444445  6.854546  7.510204  7.300000  8.636364  8.727273 
dram[1]:  7.717949  6.183673  7.446808  6.584906  7.300000  7.200000  6.603448  7.166667  7.226415  7.509804  8.127660  7.188679  7.240000  7.530612  8.588235  7.200000 
dram[2]:  6.953488  6.340425  6.880000  6.547170  8.136364  6.611111  8.063829  7.326923  7.540000  7.714286  8.400000  8.333333  7.117647  7.260000  8.968750  8.441176 
dram[3]:  7.069767  7.666667  8.536586  7.354167  8.756098  8.272727  8.000000  7.816327  7.979167  8.170213  7.111111  7.734694  7.038462  7.078432  7.175000  8.027778 
dram[4]:  7.238095  7.139535  6.862745  7.822222  7.367347  7.220000  6.525424  7.111111  9.525000  8.930233  6.963636  8.239130  6.833333  6.600000  9.666667  9.354838 
dram[5]:  8.485714  6.565217  6.960000  6.653846  7.265306  6.545455  6.666667  8.042553  8.260870  8.422222  7.211538  7.875000  7.098039  7.933333  7.916667  8.171429 
average row locality = 33665/4488 = 7.501114
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       174       174       175       174       185       183       206       208       207       207       208       207       204       202       169       173 
dram[1]:       173       175       174       174       188       184       207       210       209       208       210       210       200       204       176       172 
dram[2]:       175       173       173       175       185       186       208       208       208       208       210       208       202       204       175       172 
dram[3]:       176       171       174       176       183       188       208       207       209       209       210       208       203       200       173       174 
dram[4]:       175       175       174       175       186       185       208       209       207       209       209       207       204       200       171       174 
dram[5]:       173       175       175       174       187       187       207       209       209       208       209       210       201       202       174       173 
total reads: 18410
bank skew: 210/169 = 1.24
chip skew: 3074/3056 = 1.01
number of total write accesses:
dram[0]:       126       127       176       175       176       176       177       176       174       176       172       170       164       163       116       115 
dram[1]:       128       128       176       175       177       176       176       177       174       175       172       171       162       165       116       116 
dram[2]:       124       125       171       172       173       171       171       173       169       170       168       167       161       159       112       115 
dram[3]:       128       128       176       177       176       176       176       176       174       175       174       171       163       161       114       115 
dram[4]:       129       132       176       177       175       176       177       175       174       175       174       172       165       163       119       116 
dram[5]:       124       127       173       172       169       173       173       169       171       171       166       168       161       155       111       113 
total reads: 15255
bank skew: 177/111 = 1.59
chip skew: 2575/2496 = 1.03
average mf latency per bank:
dram[0]:        230       216       198       201       205       205       208       211       214       218       211       212       206       214       220       225
dram[1]:        206       206       199       198       196       202       207       205       207       207       210       210       204       203       221       218
dram[2]:        216       216       202       200       205       206       211       208       218       212       209       211       212       211       224       220
dram[3]:        209       213       200       207       201       201       210       213       207       211       212       215       207       210       225       221
dram[4]:        215       215       202       202       205       205       210       212       212       216       213       210       211       215       218       221
dram[5]:        211       208       199       201       199       200       209       210       209       207       214       211       208       208       221       224
maximum mf latency per bank:
dram[0]:        368       388       449       423       467       452       477       385       485       498       394       398       377       369       405       399
dram[1]:        365       370       448       439       428       462       443       401       473       497       435       420       379       389       405       415
dram[2]:        394       389       463       485       452       477       436       543       398       452       384       405       376       368       455       406
dram[3]:        401       384       451       499       396       454       519       499       397       479       398       422       387       354       382       368
dram[4]:        397       379       437       480       397       433       403       494       497       457       389       418       361       376       380       405
dram[5]:        391       387       420       471       490       433       380       500       506       455       395       411       370       382       394       446

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=213950 n_nop=202408 n_act=740 n_pre=724 n_req=5615 n_rd=6112 n_write=3966 bw_util=0.09421
n_activity=70332 dram_eff=0.2866
bk0: 348a 209552i bk1: 348a 209180i bk2: 350a 207602i bk3: 348a 207708i bk4: 370a 208124i bk5: 366a 207848i bk6: 412a 207917i bk7: 416a 207940i bk8: 414a 207844i bk9: 414a 207454i bk10: 416a 208014i bk11: 414a 207757i bk12: 408a 208583i bk13: 404a 208589i bk14: 338a 209776i bk15: 346a 209760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387796
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=213950 n_nop=202288 n_act=777 n_pre=761 n_req=5638 n_rd=6148 n_write=3976 bw_util=0.09464
n_activity=70756 dram_eff=0.2862
bk0: 346a 209773i bk1: 350a 209099i bk2: 348a 207627i bk3: 348a 207413i bk4: 376a 207969i bk5: 368a 207549i bk6: 414a 207911i bk7: 420a 207808i bk8: 418a 207416i bk9: 416a 207489i bk10: 420a 207901i bk11: 420a 207554i bk12: 400a 208654i bk13: 408a 208379i bk14: 352a 209659i bk15: 344a 209419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.377046
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=213950 n_nop=202356 n_act=746 n_pre=730 n_req=5571 n_rd=6140 n_write=3978 bw_util=0.09458
n_activity=69043 dram_eff=0.2931
bk0: 350a 209488i bk1: 346a 209387i bk2: 346a 207640i bk3: 350a 207337i bk4: 370a 208099i bk5: 372a 207649i bk6: 416a 208311i bk7: 416a 207962i bk8: 416a 207654i bk9: 416a 207765i bk10: 420a 208145i bk11: 416a 207987i bk12: 404a 208536i bk13: 408a 208740i bk14: 350a 209811i bk15: 344a 209720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.343552
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=213950 n_nop=202400 n_act=730 n_pre=714 n_req=5629 n_rd=6138 n_write=3968 bw_util=0.09447
n_activity=69810 dram_eff=0.2895
bk0: 352a 209390i bk1: 342a 209524i bk2: 348a 207861i bk3: 352a 207446i bk4: 366a 208137i bk5: 376a 207689i bk6: 416a 208113i bk7: 414a 208068i bk8: 418a 208066i bk9: 418a 207511i bk10: 420a 207894i bk11: 416a 207859i bk12: 406a 208543i bk13: 400a 208647i bk14: 346a 209464i bk15: 348a 209724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.365286
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=213950 n_nop=202338 n_act=747 n_pre=731 n_req=5643 n_rd=6136 n_write=3998 bw_util=0.09473
n_activity=71220 dram_eff=0.2846
bk0: 350a 209658i bk1: 350a 209310i bk2: 348a 207496i bk3: 350a 207618i bk4: 372a 208006i bk5: 370a 207897i bk6: 416a 207826i bk7: 418a 208089i bk8: 414a 207957i bk9: 418a 207624i bk10: 418a 207808i bk11: 414a 207989i bk12: 408a 208395i bk13: 400a 208503i bk14: 342a 209854i bk15: 348a 209789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.356728
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=213950 n_nop=202353 n_act=749 n_pre=733 n_req=5569 n_rd=6146 n_write=3969 bw_util=0.09455
n_activity=69027 dram_eff=0.2931
bk0: 346a 209637i bk1: 350a 209219i bk2: 350a 207891i bk3: 348a 207330i bk4: 374a 208152i bk5: 374a 207735i bk6: 414a 207902i bk7: 418a 208185i bk8: 418a 207848i bk9: 416a 207896i bk10: 418a 207944i bk11: 420a 207970i bk12: 402a 208597i bk13: 404a 208720i bk14: 348a 209738i bk15: 346a 209633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.339696

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2420, Miss = 1528, Miss_rate = 0.631, Pending_hits = 363, Reservation_fails = 92
L2_cache_bank[1]: Access = 2473, Miss = 1528, Miss_rate = 0.618, Pending_hits = 367, Reservation_fails = 200
L2_cache_bank[2]: Access = 2383, Miss = 1537, Miss_rate = 0.645, Pending_hits = 366, Reservation_fails = 215
L2_cache_bank[3]: Access = 2348, Miss = 1537, Miss_rate = 0.655, Pending_hits = 357, Reservation_fails = 109
L2_cache_bank[4]: Access = 2466, Miss = 1536, Miss_rate = 0.623, Pending_hits = 333, Reservation_fails = 190
L2_cache_bank[5]: Access = 2414, Miss = 1534, Miss_rate = 0.635, Pending_hits = 325, Reservation_fails = 0
L2_cache_bank[6]: Access = 2427, Miss = 1536, Miss_rate = 0.633, Pending_hits = 365, Reservation_fails = 190
L2_cache_bank[7]: Access = 2432, Miss = 1533, Miss_rate = 0.630, Pending_hits = 364, Reservation_fails = 0
L2_cache_bank[8]: Access = 2475, Miss = 1534, Miss_rate = 0.620, Pending_hits = 371, Reservation_fails = 129
L2_cache_bank[9]: Access = 2464, Miss = 1534, Miss_rate = 0.623, Pending_hits = 365, Reservation_fails = 0
L2_cache_bank[10]: Access = 2413, Miss = 1535, Miss_rate = 0.636, Pending_hits = 339, Reservation_fails = 161
L2_cache_bank[11]: Access = 2373, Miss = 1538, Miss_rate = 0.648, Pending_hits = 329, Reservation_fails = 0
L2_total_cache_accesses = 29088
L2_total_cache_misses = 18410
L2_total_cache_miss_rate = 0.6329
L2_total_cache_pending_hits = 4244
L2_total_cache_reservation_fails = 1286
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 106
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9181
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9215
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1194
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=79874
icnt_total_pkts_simt_to_mem=74144
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.24166
	minimum = 6
	maximum = 91
Network latency average = 8.73625
	minimum = 6
	maximum = 77
Slowest packet = 3640
Flit latency average = 7.48883
	minimum = 6
	maximum = 75
Slowest flit = 12094
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0132935
	minimum = 0.0111054 (at node 14)
	maximum = 0.0152699 (at node 23)
Accepted packet rate average = 0.0132935
	minimum = 0.0111054 (at node 14)
	maximum = 0.0152699 (at node 23)
Injected flit rate average = 0.0351939
	minimum = 0.0284791 (at node 14)
	maximum = 0.0429037 (at node 19)
Accepted flit rate average= 0.0351939
	minimum = 0.0302436 (at node 14)
	maximum = 0.0385109 (at node 19)
Injected packet length average = 2.64745
Accepted packet length average = 2.64745
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.24166 (1 samples)
	minimum = 6 (1 samples)
	maximum = 91 (1 samples)
Network latency average = 8.73625 (1 samples)
	minimum = 6 (1 samples)
	maximum = 77 (1 samples)
Flit latency average = 7.48883 (1 samples)
	minimum = 6 (1 samples)
	maximum = 75 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0132935 (1 samples)
	minimum = 0.0111054 (1 samples)
	maximum = 0.0152699 (1 samples)
Accepted packet rate average = 0.0132935 (1 samples)
	minimum = 0.0111054 (1 samples)
	maximum = 0.0152699 (1 samples)
Injected flit rate average = 0.0351939 (1 samples)
	minimum = 0.0284791 (1 samples)
	maximum = 0.0429037 (1 samples)
Accepted flit rate average = 0.0351939 (1 samples)
	minimum = 0.0302436 (1 samples)
	maximum = 0.0385109 (1 samples)
Injected packet size average = 2.64745 (1 samples)
Accepted packet size average = 2.64745 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 21 sec (81 sec)
gpgpu_simulation_rate = 152000 (inst/sec)
gpgpu_simulation_rate = 2001 (cycle/sec)
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,162084)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,162084)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,162084)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,162084)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,162084)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,162084)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,162084)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(13,0,0) tid=(0,31,0)
GPGPU-Sim uArch: cycles simulated: 162584  inst.: 12355264 (ipc=86.4) sim_rate=150673 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:41:01 2016
GPGPU-Sim uArch: cycles simulated: 163084  inst.: 12367776 (ipc=55.7) sim_rate=149009 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:41:02 2016
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(7,0,0) tid=(0,49,0)
GPGPU-Sim uArch: cycles simulated: 165584  inst.: 12452318 (ipc=40.1) sim_rate=148241 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:41:03 2016
GPGPU-Sim uArch: cycles simulated: 167584  inst.: 12519923 (ipc=37.8) sim_rate=147293 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:41:04 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(0,0,0) tid=(0,95,0)
GPGPU-Sim uArch: cycles simulated: 169084  inst.: 12603987 (ipc=41.7) sim_rate=146557 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:41:05 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(10,0,0) tid=(0,159,0)
GPGPU-Sim uArch: cycles simulated: 171084  inst.: 12666899 (ipc=39.4) sim_rate=145596 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:41:06 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(12,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 173584  inst.: 12757747 (ipc=38.8) sim_rate=144974 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:41:07 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(9,0,0) tid=(0,29,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(3,0,0) tid=(0,6,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(12,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 176084  inst.: 13114852 (ipc=57.3) sim_rate=147357 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:41:08 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(2,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(4,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(2,0,0) tid=(0,129,0)
GPGPU-Sim uArch: cycles simulated: 177584  inst.: 13397060 (ipc=70.0) sim_rate=148856 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:41:09 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1,0,0) tid=(0,129,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,0,0) tid=(0,129,0)
GPGPU-Sim uArch: cycles simulated: 178584  inst.: 13586052 (ipc=77.2) sim_rate=149297 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:41:10 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(4,0,0) tid=(0,193,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(12,0,0) tid=(0,193,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17464,162084), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17465,162084)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17497,162084), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17498,162084)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17519,162084), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17520,162084)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17649,162084), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17650,162084)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17736,162084), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17737,162084)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17745,162084), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17746,162084)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17797,162084), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17798,162084)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17799,162084), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17800,162084)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17801,162084), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17802,162084)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17803,162084), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17803,162084), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17804,162084)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17804,162084)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17848,162084), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17849,162084)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17853,162084), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17854,162084)
GPGPU-Sim uArch: cycles simulated: 180084  inst.: 13801732 (ipc=82.8) sim_rate=150018 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:41:11 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18092,162084), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18093,162084)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(19,0,0) tid=(0,33,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18637,162084), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18638,162084)
GPGPU-Sim uArch: cycles simulated: 181584  inst.: 13842468 (ipc=78.5) sim_rate=148843 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:41:12 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(16,0,0) tid=(0,97,0)
GPGPU-Sim uArch: cycles simulated: 183084  inst.: 13921402 (ipc=76.6) sim_rate=148100 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:41:13 2016
GPGPU-Sim uArch: cycles simulated: 185084  inst.: 13976087 (ipc=72.3) sim_rate=147116 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:41:14 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(27,0,0) tid=(0,161,0)
GPGPU-Sim uArch: cycles simulated: 187084  inst.: 14066807 (ipc=70.2) sim_rate=146529 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:41:15 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(26,0,0) tid=(0,225,0)
GPGPU-Sim uArch: cycles simulated: 189084  inst.: 14159895 (ipc=68.4) sim_rate=145978 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:41:16 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(17,0,0) tid=(0,193,0)
GPGPU-Sim uArch: cycles simulated: 191084  inst.: 14231370 (ipc=66.2) sim_rate=145218 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:41:17 2016
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(17,0,0) tid=(0,12,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(23,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 192584  inst.: 14433449 (ipc=69.6) sim_rate=145792 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:41:18 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(20,0,0) tid=(0,37,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(29,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 193584  inst.: 14614760 (ipc=73.1) sim_rate=146147 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:41:19 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(23,0,0) tid=(0,67,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(29,0,0) tid=(0,35,0)
GPGPU-Sim uArch: cycles simulated: 195084  inst.: 14896744 (ipc=78.3) sim_rate=147492 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:41:20 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(23,0,0) tid=(0,131,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(29,0,0) tid=(0,99,0)
GPGPU-Sim uArch: cycles simulated: 196084  inst.: 15085000 (ipc=81.6) sim_rate=147892 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:41:21 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(17,0,0) tid=(0,227,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34063,162084), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(34064,162084)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34605,162084), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34606,162084)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(22,0,0) tid=(0,195,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (34656,162084), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(34657,162084)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (34728,162084), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(34729,162084)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34816,162084), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34817,162084)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34851,162084), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34852,162084)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34870,162084), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34871,162084)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34963,162084), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34964,162084)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34967,162084), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34968,162084)
GPGPU-Sim uArch: cycles simulated: 197084  inst.: 15228104 (ipc=83.3) sim_rate=147845 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:41:22 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35009,162084), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(35010,162084)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35074,162084), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35075,162084)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35078,162084), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35079,162084)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35148,162084), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35149,162084)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (35213,162084), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(35214,162084)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36745,162084), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36746,162084)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(33,0,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 199084  inst.: 15300522 (ipc=80.8) sim_rate=147120 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:41:23 2016
GPGPU-Sim uArch: cycles simulated: 200584  inst.: 15372542 (ipc=79.5) sim_rate=146405 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:41:24 2016
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(30,0,0) tid=(0,163,0)
GPGPU-Sim uArch: cycles simulated: 202584  inst.: 15452667 (ipc=77.5) sim_rate=145779 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 12:41:25 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(42,0,0) tid=(0,163,0)
GPGPU-Sim uArch: cycles simulated: 204584  inst.: 15518619 (ipc=75.4) sim_rate=145033 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 12:41:26 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(33,0,0) tid=(0,227,0)
GPGPU-Sim uArch: cycles simulated: 206584  inst.: 15613381 (ipc=74.2) sim_rate=144568 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 12:41:27 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(30,0,0) tid=(0,43,0)
GPGPU-Sim uArch: cycles simulated: 208584  inst.: 15707124 (ipc=73.0) sim_rate=144102 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 12:41:28 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(36,0,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 209584  inst.: 15851021 (ipc=74.5) sim_rate=144100 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 12:41:29 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(40,0,0) tid=(0,7,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(43,0,0) tid=(0,39,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(31,0,0) tid=(0,103,0)
GPGPU-Sim uArch: cycles simulated: 211084  inst.: 16115789 (ipc=77.6) sim_rate=145187 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 12:41:30 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(39,0,0) tid=(0,64,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(35,0,0) tid=(0,133,0)
GPGPU-Sim uArch: cycles simulated: 212084  inst.: 16300620 (ipc=79.8) sim_rate=145541 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 12:41:31 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(36,0,0) tid=(0,197,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (50806,162084), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(50807,162084)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(37,0,0) tid=(0,229,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51348,162084), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(51349,162084)
GPGPU-Sim uArch: cycles simulated: 213584  inst.: 16569644 (ipc=82.7) sim_rate=146634 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 12:41:32 2016
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(34,0,0) tid=(0,229,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (51763,162084), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(51764,162084)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (51835,162084), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(51836,162084)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (52020,162084), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(52021,162084)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (52025,162084), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(52026,162084)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (52050,162084), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(52051,162084)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (52140,162084), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(52141,162084)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (52202,162084), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (52208,162084), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (52317,162084), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (52322,162084), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (52399,162084), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 214584  inst.: 16672489 (ipc=83.1) sim_rate=146249 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 12:41:33 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(44,0,0) tid=(0,165,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (52597,162084), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 216584  inst.: 16754040 (ipc=81.5) sim_rate=145687 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 12:41:34 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(44,0,0) tid=(0,229,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (54990,162084), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 218584  inst.: 16836706 (ipc=80.1) sim_rate=145144 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 12:41:35 2016
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(54,0,0) tid=(0,100,0)
GPGPU-Sim uArch: cycles simulated: 220084  inst.: 16913279 (ipc=79.3) sim_rate=144557 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 12:41:36 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(47,0,0) tid=(0,197,0)
GPGPU-Sim uArch: cycles simulated: 222084  inst.: 16972415 (ipc=77.7) sim_rate=143834 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 12:41:37 2016
GPGPU-Sim uArch: cycles simulated: 224084  inst.: 17061470 (ipc=76.6) sim_rate=143373 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 12:41:38 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(45,0,0) tid=(0,35,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(51,0,0) tid=(0,61,0)
GPGPU-Sim uArch: cycles simulated: 226084  inst.: 17184123 (ipc=76.1) sim_rate=143201 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 12:41:39 2016
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(45,0,0) tid=(0,107,0)
GPGPU-Sim uArch: cycles simulated: 227084  inst.: 17346286 (ipc=77.4) sim_rate=143357 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 12:41:40 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(47,0,0) tid=(0,52,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(51,0,0) tid=(0,105,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(51,0,0) tid=(0,105,0)
GPGPU-Sim uArch: cycles simulated: 228584  inst.: 17610833 (ipc=79.7) sim_rate=144351 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 12:41:41 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(52,0,0) tid=(0,137,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(48,0,0) tid=(0,137,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (67396,162084), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 229584  inst.: 17786049 (ipc=81.1) sim_rate=144602 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 12:41:42 2016
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(53,0,0) tid=(0,202,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(57,0,0) tid=(0,199,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (68553,162084), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 231084  inst.: 18037280 (ipc=83.0) sim_rate=145461 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 12:41:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (69057,162084), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (69122,162084), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (69127,162084), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (69153,162084), 5 CTAs running
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(63,0,0) tid=(0,39,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (69219,162084), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (69284,162084), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (69300,162084), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (69403,162084), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (69453,162084), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (69458,162084), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (69851,162084), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 232584  inst.: 18129581 (ipc=82.5) sim_rate=145036 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 12:41:44 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (70677,162084), 4 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 234584  inst.: 18235785 (ipc=81.7) sim_rate=144728 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 12:41:45 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(6,1,0) tid=(0,76,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (73344,162084), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 237084  inst.: 18338086 (ipc=80.3) sim_rate=144394 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 12:41:46 2016
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(3,1,0) tid=(0,169,0)
GPGPU-Sim uArch: cycles simulated: 239084  inst.: 18405923 (ipc=79.1) sim_rate=143796 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 12:41:47 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,1,0) tid=(0,199,0)
GPGPU-Sim uArch: cycles simulated: 241084  inst.: 18496258 (ipc=78.3) sim_rate=143381 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 12:41:48 2016
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(3,1,0) tid=(0,214,0)
GPGPU-Sim uArch: cycles simulated: 243084  inst.: 18603510 (ipc=77.7) sim_rate=143103 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 12:41:49 2016
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(8,1,0) tid=(0,51,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(6,1,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 244584  inst.: 18829366 (ipc=79.0) sim_rate=143735 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 12:41:50 2016
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(24,1,0) tid=(0,13,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(0,1,0) tid=(0,97,0)
GPGPU-Sim uArch: cycles simulated: 245584  inst.: 18998453 (ipc=80.1) sim_rate=143927 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 12:41:51 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(5,1,0) tid=(0,107,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (84178,162084), 4 CTAs running
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1,1,0) tid=(0,171,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,1,0) tid=(0,171,0)
GPGPU-Sim uArch: cycles simulated: 247084  inst.: 19255509 (ipc=81.7) sim_rate=144778 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 12:41:52 2016
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(62,0,0) tid=(0,254,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (85670,162084), 4 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(63,0,0) tid=(0,201,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (86239,162084), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (86286,162084), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (86290,162084), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (86432,162084), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (86456,162084), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 248584  inst.: 19483153 (ipc=82.9) sim_rate=145396 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 12:41:53 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (86640,162084), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (86671,162084), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (86673,162084), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (86700,162084), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (86931,162084), 3 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(14,1,0) tid=(0,41,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (87445,162084), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 250584  inst.: 19593178 (ipc=82.3) sim_rate=145134 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 12:41:54 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (88788,162084), 3 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(15,1,0) tid=(0,86,0)
GPGPU-Sim uArch: cycles simulated: 252084  inst.: 19679309 (ipc=81.9) sim_rate=144700 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 12:41:55 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (91238,162084), 3 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(11,1,0) tid=(0,169,0)
GPGPU-Sim uArch: cycles simulated: 254084  inst.: 19762762 (ipc=81.0) sim_rate=144253 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 12:41:56 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(15,1,0) tid=(0,137,0)
GPGPU-Sim uArch: cycles simulated: 256584  inst.: 19855143 (ipc=79.8) sim_rate=143877 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 12:41:57 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(14,1,0) tid=(0,199,0)
GPGPU-Sim uArch: cycles simulated: 258584  inst.: 19944838 (ipc=79.1) sim_rate=143488 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 12:41:58 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(13,1,0) tid=(0,225,0)
GPGPU-Sim uArch: cycles simulated: 260584  inst.: 20065098 (ipc=78.7) sim_rate=143322 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 12:41:59 2016
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(16,1,0) tid=(0,22,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(19,1,0) tid=(0,111,0)
GPGPU-Sim uArch: cycles simulated: 262084  inst.: 20298554 (ipc=79.9) sim_rate=143961 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 12:42:00 2016
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(15,1,0) tid=(0,111,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(19,1,0) tid=(0,79,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(13,1,0) tid=(0,146,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (101405,162084), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 263584  inst.: 20548091 (ipc=81.1) sim_rate=144704 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 12:42:01 2016
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(18,1,0) tid=(0,141,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(14,1,0) tid=(0,173,0)
GPGPU-Sim uArch: cycles simulated: 265084  inst.: 20794414 (ipc=82.4) sim_rate=145415 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 12:42:02 2016
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(37,1,0) tid=(0,77,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (103272,162084), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (103467,162084), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (103490,162084), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (103553,162084), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (103591,162084), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (103777,162084), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (103969,162084), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (103975,162084), 2 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(23,1,0) tid=(0,235,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (104041,162084), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (104136,162084), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (104439,162084), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 266584  inst.: 20947221 (ipc=82.6) sim_rate=145466 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 12:42:03 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (104641,162084), 3 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(33,1,0) tid=(0,94,0)
GPGPU-Sim uArch: cycles simulated: 269084  inst.: 21094436 (ipc=82.1) sim_rate=145478 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 12:42:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (107317,162084), 2 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(27,1,0) tid=(0,107,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(28,1,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (109417,162084), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 272084  inst.: 21236814 (ipc=81.1) sim_rate=145457 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 12:42:05 2016
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(39,1,0) tid=(0,171,0)
GPGPU-Sim uArch: cycles simulated: 275084  inst.: 21356133 (ipc=80.0) sim_rate=145279 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 12:42:06 2016
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(36,1,0) tid=(0,201,0)
GPGPU-Sim uArch: cycles simulated: 277584  inst.: 21479508 (ipc=79.4) sim_rate=145131 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 12:42:07 2016
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(28,1,0) tid=(0,49,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(29,1,0) tid=(0,54,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(39,1,0) tid=(0,17,0)
GPGPU-Sim uArch: cycles simulated: 279584  inst.: 21747422 (ipc=80.3) sim_rate=145955 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 12:42:08 2016
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(29,1,0) tid=(0,113,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(41,1,0) tid=(0,47,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (118552,162084), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 281084  inst.: 21998717 (ipc=81.4) sim_rate=146658 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 12:42:09 2016
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(35,1,0) tid=(0,143,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(38,1,0) tid=(0,143,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(36,1,0) tid=(0,79,0)
GPGPU-Sim uArch: cycles simulated: 282584  inst.: 22250330 (ipc=82.5) sim_rate=147353 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 12:42:10 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (120563,162084), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (120765,162084), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (120796,162084), 1 CTAs running
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(44,1,0) tid=(0,47,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (121025,162084), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (121030,162084), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (121231,162084), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (121350,162084), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (121657,162084), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (121859,162084), 1 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(36,1,0) tid=(0,141,0)
GPGPU-Sim uArch: cycles simulated: 284084  inst.: 22405369 (ipc=82.7) sim_rate=147403 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 12:42:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (122039,162084), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (122128,162084), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (122326,162084), 2 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(46,1,0) tid=(0,32,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (123829,162084), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 286584  inst.: 22544629 (ipc=82.2) sim_rate=147350 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 12:42:12 2016
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(42,1,0) tid=(0,77,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (126862,162084), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 289084  inst.: 22665842 (ipc=81.5) sim_rate=147180 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 12:42:13 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(55,1,0) tid=(0,45,0)
GPGPU-Sim uArch: cycles simulated: 291584  inst.: 22762127 (ipc=80.7) sim_rate=146852 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 12:42:14 2016
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(46,1,0) tid=(0,205,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(41,1,0) tid=(0,72,0)
GPGPU-Sim uArch: cycles simulated: 294584  inst.: 22893810 (ipc=79.9) sim_rate=146755 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 12:42:15 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(46,1,0) tid=(0,55,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(53,1,0) tid=(0,53,0)
GPGPU-Sim uArch: cycles simulated: 296584  inst.: 23126205 (ipc=80.4) sim_rate=147300 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 12:42:16 2016
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(42,1,0) tid=(0,83,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(41,1,0) tid=(0,241,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (135819,162084), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 298084  inst.: 23381153 (ipc=81.4) sim_rate=147981 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 12:42:17 2016
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(47,1,0) tid=(0,17,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(46,1,0) tid=(0,177,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(47,1,0) tid=(0,81,0)
GPGPU-Sim uArch: cycles simulated: 299584  inst.: 23630878 (ipc=82.3) sim_rate=148621 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 12:42:18 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (137785,162084), 1 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(45,1,0) tid=(0,145,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (137910,162084), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (138009,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (138288,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (138293,162084), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (138450,162084), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (138618,162084), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (138718,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(51,1,0) tid=(0,208,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (139211,162084), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (139396,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 301584  inst.: 23827667 (ipc=82.5) sim_rate=148922 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 12:42:19 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (139628,162084), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (140094,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(57,1,0) tid=(0,111,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (140781,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 305084  inst.: 23961064 (ipc=81.5) sim_rate=148826 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 12:42:20 2016
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(60,1,0) tid=(0,79,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (144471,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(60,1,0) tid=(0,205,0)
GPGPU-Sim uArch: cycles simulated: 310084  inst.: 24085767 (ipc=79.6) sim_rate=148677 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 12:42:21 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(60,1,0) tid=(0,63,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(56,1,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 314084  inst.: 24291352 (ipc=78.8) sim_rate=149026 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 12:42:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (152789,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(58,1,0) tid=(0,159,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(59,1,0) tid=(0,127,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (154866,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 317084  inst.: 24554240 (ipc=79.0) sim_rate=149720 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 12:42:23 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (155090,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(62,1,0) tid=(0,223,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (155547,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (155653,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (156019,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (157141,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (157460,162084), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 13.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 157461
gpu_sim_insn = 12312064
gpu_ipc =      78.1912
gpu_tot_sim_cycle = 319545
gpu_tot_sim_insn = 24624128
gpu_tot_ipc =      77.0600
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 656
gpu_stall_icnt2sh    = 975
gpu_total_sim_rate=150147

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 443648
	L1I_total_cache_misses = 780
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 4928, Miss = 3596, Miss_rate = 0.730, Pending_hits = 77, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5544, Miss = 4058, Miss_rate = 0.732, Pending_hits = 166, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4928, Miss = 3604, Miss_rate = 0.731, Pending_hits = 124, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5544, Miss = 4038, Miss_rate = 0.728, Pending_hits = 255, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5236, Miss = 3830, Miss_rate = 0.731, Pending_hits = 115, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5544, Miss = 4057, Miss_rate = 0.732, Pending_hits = 317, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5236, Miss = 3822, Miss_rate = 0.730, Pending_hits = 196, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5544, Miss = 4070, Miss_rate = 0.734, Pending_hits = 197, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4928, Miss = 3592, Miss_rate = 0.729, Pending_hits = 145, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5236, Miss = 3832, Miss_rate = 0.732, Pending_hits = 151, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5236, Miss = 3854, Miss_rate = 0.736, Pending_hits = 103, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5544, Miss = 4073, Miss_rate = 0.735, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[12]: Access = 4928, Miss = 3604, Miss_rate = 0.731, Pending_hits = 75, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5544, Miss = 4049, Miss_rate = 0.730, Pending_hits = 131, Reservation_fails = 0
	L1D_cache_core[14]: Access = 4928, Miss = 3583, Miss_rate = 0.727, Pending_hits = 196, Reservation_fails = 0
	L1D_total_cache_accesses = 78848
	L1D_total_cache_misses = 57662
	L1D_total_cache_miss_rate = 0.7313
	L1D_total_cache_pending_hits = 2323
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.006
L1C_cache:
	L1C_total_cache_accesses = 14848
	L1C_total_cache_misses = 30
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18863
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24894
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14818
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 442868
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 780
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 
gpgpu_n_tot_thrd_icount = 26517504
gpgpu_n_tot_w_icount = 828672
gpgpu_n_stall_shd_mem = 36864
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24894
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 660480
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 5379072
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 459264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3043	W0_Idle:646646	W0_Scoreboard:7511349	W1:50432	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:768	W32:777472
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 199152 {8:24894,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3145728 {40:8192,72:8192,136:16384,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3385584 {136:24894,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 212 
maxdqlatency = 0 
maxmflatency = 543 
averagemflatency = 243 
max_icnt2mem_latency = 94 
max_icnt2sh_latency = 319544 
mrq_lat_table:38685 	4721 	2781 	5414 	9228 	5620 	1744 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20750 	36923 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	45022 	12030 	720 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	23048 	1861 	0 	0 	0 	0 	0 	0 	0 	0 	206 	1738 	3816 	7680 	12992 	6336 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	536 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        45        40        45        45        45        45        45        45        45        45        44        45        45        45        45 
dram[1]:        45        43        44        43        44        44        44        43        41        45        45        43        44        43        45        44 
dram[2]:        43        41        45        43        46        45        44        44        41        43        44        44        44        44        44        44 
dram[3]:        45        42        45        45        45        45        45        45        45        45        45        44        45        45        44        45 
dram[4]:        43        45        44        44        43        44        40        45        44        45        45        44        43        44        45        45 
dram[5]:        44        41        44        45        45        44        43        44        44        45        44        44        42        44        43        44 
maximum service time to same row:
dram[0]:     19386     24582     18096     18206     18074     19901     17963     14189     28750     28447     18641     18252     29627     30645     29892     30544 
dram[1]:     16253     18778     19036     22394     16486     18642     15806     16044     28750     28448     18639     15569     30054     29760     29897     30794 
dram[2]:     17709     23708     24315     15980     19906     18185     14673     17776     27937     27806     20529     18291     30253     30074     30272     29880 
dram[3]:     17691     16656     19275     18164     18222     16625     18484     27195     28878     29140     22145     18558     31090     30803     31157     30810 
dram[4]:     20587     17199     17520     18210     20386     19106     14514     26157     28767     26662     17455     17901     30062     30242     29886     30253 
dram[5]:     17309     20749     18700     21056     17033     17837     20488     27337     28972     29365     18864     22317     30216     30911     30819     30972 
average row accesses per activate:
dram[0]:  6.567010  6.066667  7.164835  7.211111  8.228915  6.880000  6.070866  6.166667  6.217742  6.396694  6.216000  5.946154  6.327731  6.113821  7.411765  8.608109 
dram[1]:  6.094340  5.640351  7.702381  6.435644  7.197917  6.669903  6.085938  5.865672  6.525000  6.815790  6.715517  5.916667  6.056452  6.418803  8.402597  7.595238 
dram[2]:  6.515152  6.277228  7.065934  6.632653  7.423913  7.308511  6.632479  6.706897  6.046875  6.000000  6.475000  6.663793  6.056452  6.344538  9.757576  7.851852 
dram[3]:  6.262136  5.888889  7.975308  7.482759  7.062500  7.467391  6.110236  6.689655  6.433333  6.512605  6.300813  6.589744  6.233333  6.000000  7.494118  7.839506 
dram[4]:  6.047170  5.863636  6.425743  7.233333  6.580952  6.561905  5.828358  6.454545  7.082569  6.618644  6.015385  6.504202  5.540146  5.725191  8.594595  8.808219 
dram[5]:  6.370000  6.410000  6.893617  6.956989  6.764706  5.939655  6.388430  6.475000  7.242990  6.763158  5.863636  6.184000  5.813953  6.592920  8.368421  8.533334 
average row locality = 68320/10340 = 6.607350
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       344       346       349       347       366       367       413       418       413       415       416       414       409       404       339       347 
dram[1]:       347       348       345       345       371       365       415       422       419       413       416       417       401       402       350       342 
dram[2]:       349       344       345       347       366       370       417       417       415       415       418       414       404       408       349       342 
dram[3]:       351       342       345       348       361       370       418       415       414       417       415       412       403       399       344       345 
dram[4]:       347       347       345       348       369       367       417       418       412       417       417       413       408       402       341       347 
dram[5]:       345       347       347       345       371       369       413       418       418       411       413       416       401       402       345       344 
total reads: 36664
bank skew: 422/339 = 1.24
chip skew: 6120/6099 = 1.00
number of total write accesses:
dram[0]:       293       291       303       302       317       321       358       359       358       359       361       359       344       348       291       290 
dram[1]:       299       295       302       305       320       322       364       364       364       364       363       364       350       349       297       296 
dram[2]:       296       290       298       303       317       317       359       361       359       359       359       359       347       347       295       294 
dram[3]:       294       294       301       303       317       317       358       361       358       358       360       359       345       345       293       290 
dram[4]:       294       298       304       303       322       322       364       363       360       364       365       361       351       348       295       296 
dram[5]:       292       294       301       302       319       320       360       359       357       360       361       357       349       343       291       296 
total reads: 31656
bank skew: 365/290 = 1.26
chip skew: 5318/5253 = 1.01
average mf latency per bank:
dram[0]:        210       203       199       202       204       203       203       205       206       208       202       202       199       204       203       204
dram[1]:        200       201       208       205       202       206       207       206       206       204       206       207       201       201       207       206
dram[2]:        204       206       206       204       207       207       207       205       213       207       203       206       207       204       205       204
dram[3]:        201       202       206       212       204       204       207       210       204       207       207       209       202       204       208       205
dram[4]:        206       206       205       207       206       208       206       208       209       210       207       205       204       209       206       205
dram[5]:        202       200       206       205       200       203       207       205       205       203       207       207       203       202       207       207
maximum mf latency per bank:
dram[0]:        379       388       449       423       467       452       477       387       485       498       394       398       377       369       405       399
dram[1]:        380       370       448       439       428       462       443       401       473       497       435       423       389       389       405       415
dram[2]:        394       389       463       485       452       477       436       543       398       452       384       405       385       395       455       406
dram[3]:        401       384       451       499       396       454       519       499       403       479       398       422       490       360       444       397
dram[4]:        397       379       437       480       397       433       403       494       497       457       389       418       377       376       380       405
dram[5]:        391       387       420       471       490       433       383       500       506       455       395       411       371       382       394       446

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421798 n_nop=397825 n_act=1721 n_pre=1705 n_req=11361 n_rd=12214 n_write=8333 bw_util=0.09743
n_activity=145627 dram_eff=0.2822
bk0: 688a 412081i bk1: 692a 411718i bk2: 698a 411292i bk3: 694a 411357i bk4: 732a 411579i bk5: 734a 410811i bk6: 826a 409252i bk7: 836a 409037i bk8: 826a 409433i bk9: 830a 409021i bk10: 832a 408982i bk11: 828a 408822i bk12: 818a 410348i bk13: 808a 410132i bk14: 678a 411885i bk15: 694a 411830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.349442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421798 n_nop=397746 n_act=1750 n_pre=1734 n_req=11436 n_rd=12236 n_write=8332 bw_util=0.09753
n_activity=146605 dram_eff=0.2806
bk0: 694a 411926i bk1: 696a 411526i bk2: 690a 411301i bk3: 690a 410830i bk4: 742a 410945i bk5: 730a 410297i bk6: 830a 408867i bk7: 844a 408541i bk8: 838a 408815i bk9: 826a 409071i bk10: 832a 408961i bk11: 834a 408582i bk12: 802a 410335i bk13: 804a 410346i bk14: 700a 411631i bk15: 684a 411436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.384689
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421798 n_nop=397847 n_act=1691 n_pre=1675 n_req=11380 n_rd=12240 n_write=8345 bw_util=0.09761
n_activity=145075 dram_eff=0.2838
bk0: 698a 412041i bk1: 688a 412088i bk2: 690a 411115i bk3: 694a 410757i bk4: 732a 411225i bk5: 740a 410897i bk6: 834a 409348i bk7: 834a 409038i bk8: 830a 408793i bk9: 830a 408774i bk10: 836a 409620i bk11: 828a 409031i bk12: 808a 410144i bk13: 816a 410352i bk14: 698a 412218i bk15: 684a 411916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.363212
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421798 n_nop=397888 n_act=1699 n_pre=1683 n_req=11352 n_rd=12198 n_write=8330 bw_util=0.09734
n_activity=145201 dram_eff=0.2828
bk0: 702a 411913i bk1: 684a 411868i bk2: 690a 411564i bk3: 696a 411183i bk4: 722a 411236i bk5: 740a 410628i bk6: 836a 409017i bk7: 830a 409131i bk8: 828a 409587i bk9: 834a 408811i bk10: 830a 409317i bk11: 824a 409145i bk12: 806a 410304i bk13: 798a 410358i bk14: 688a 411775i bk15: 690a 412147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.350132
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421798 n_nop=397745 n_act=1762 n_pre=1747 n_req=11425 n_rd=12230 n_write=8314 bw_util=0.09741
n_activity=147231 dram_eff=0.2791
bk0: 694a 412183i bk1: 694a 411548i bk2: 690a 411071i bk3: 696a 411241i bk4: 738a 410824i bk5: 734a 410571i bk6: 834a 408909i bk7: 836a 409157i bk8: 824a 409566i bk9: 834a 409230i bk10: 834a 409114i bk11: 826a 409131i bk12: 816a 409949i bk13: 804a 409920i bk14: 682a 412110i bk15: 694a 412145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.360858
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=421798 n_nop=397823 n_act=1717 n_pre=1701 n_req=11366 n_rd=12210 n_write=8347 bw_util=0.09747
n_activity=145765 dram_eff=0.2821
bk0: 690a 412181i bk1: 694a 411938i bk2: 694a 411625i bk3: 690a 410937i bk4: 742a 411356i bk5: 738a 410754i bk6: 826a 409316i bk7: 836a 409271i bk8: 836a 409618i bk9: 822a 409596i bk10: 826a 409010i bk11: 832a 409290i bk12: 802a 410171i bk13: 804a 410588i bk14: 690a 411828i bk15: 688a 411900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.340545

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4723, Miss = 3049, Miss_rate = 0.646, Pending_hits = 686, Reservation_fails = 92
L2_cache_bank[1]: Access = 4793, Miss = 3058, Miss_rate = 0.638, Pending_hits = 693, Reservation_fails = 200
L2_cache_bank[2]: Access = 4832, Miss = 3064, Miss_rate = 0.634, Pending_hits = 722, Reservation_fails = 215
L2_cache_bank[3]: Access = 4772, Miss = 3054, Miss_rate = 0.640, Pending_hits = 717, Reservation_fails = 109
L2_cache_bank[4]: Access = 4889, Miss = 3063, Miss_rate = 0.627, Pending_hits = 693, Reservation_fails = 190
L2_cache_bank[5]: Access = 4815, Miss = 3057, Miss_rate = 0.635, Pending_hits = 686, Reservation_fails = 0
L2_cache_bank[6]: Access = 4823, Miss = 3051, Miss_rate = 0.633, Pending_hits = 699, Reservation_fails = 190
L2_cache_bank[7]: Access = 4855, Miss = 3048, Miss_rate = 0.628, Pending_hits = 695, Reservation_fails = 0
L2_cache_bank[8]: Access = 4876, Miss = 3056, Miss_rate = 0.627, Pending_hits = 735, Reservation_fails = 129
L2_cache_bank[9]: Access = 4890, Miss = 3059, Miss_rate = 0.626, Pending_hits = 727, Reservation_fails = 0
L2_cache_bank[10]: Access = 4836, Miss = 3053, Miss_rate = 0.631, Pending_hits = 699, Reservation_fails = 161
L2_cache_bank[11]: Access = 4768, Miss = 3052, Miss_rate = 0.640, Pending_hits = 689, Reservation_fails = 0
L2_total_cache_accesses = 57872
L2_total_cache_misses = 36664
L2_total_cache_miss_rate = 0.6335
L2_total_cache_pending_hits = 8441
L2_total_cache_reservation_fails = 1286
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18247
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 92
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18403
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1194
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=158258
icnt_total_pkts_simt_to_mem=147984
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.63315
	minimum = 6
	maximum = 35
Network latency average = 8.20812
	minimum = 6
	maximum = 35
Slowest packet = 58200
Flit latency average = 6.74518
	minimum = 6
	maximum = 35
Slowest flit = 154042
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0135408
	minimum = 0.0113552 (at node 8)
	maximum = 0.0155531 (at node 17)
Accepted packet rate average = 0.0135408
	minimum = 0.0113552 (at node 8)
	maximum = 0.0155531 (at node 17)
Injected flit rate average = 0.0358052
	minimum = 0.029239 (at node 8)
	maximum = 0.0428106 (at node 17)
Accepted flit rate average= 0.0358052
	minimum = 0.0307632 (at node 8)
	maximum = 0.0393685 (at node 22)
Injected packet length average = 2.64425
Accepted packet length average = 2.64425
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93741 (2 samples)
	minimum = 6 (2 samples)
	maximum = 63 (2 samples)
Network latency average = 8.47218 (2 samples)
	minimum = 6 (2 samples)
	maximum = 56 (2 samples)
Flit latency average = 7.11701 (2 samples)
	minimum = 6 (2 samples)
	maximum = 55 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0134172 (2 samples)
	minimum = 0.0112303 (2 samples)
	maximum = 0.0154115 (2 samples)
Accepted packet rate average = 0.0134172 (2 samples)
	minimum = 0.0112303 (2 samples)
	maximum = 0.0154115 (2 samples)
Injected flit rate average = 0.0354996 (2 samples)
	minimum = 0.028859 (2 samples)
	maximum = 0.0428571 (2 samples)
Accepted flit rate average = 0.0354996 (2 samples)
	minimum = 0.0305034 (2 samples)
	maximum = 0.0389397 (2 samples)
Injected packet size average = 2.64583 (2 samples)
Accepted packet size average = 2.64583 (2 samples)
Hops average = 1 (2 samples)
