Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec 22 18:33:07 2025
| Host         : ZANERICHARD2932 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.975        0.000                      0                   65        0.120        0.000                      0                   65        3.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              3.975        0.000                      0                   65        0.120        0.000                      0                   65        3.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk125                      
(none)                      clk125        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        3.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.472ns (42.553%)  route 1.987ns (57.447%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  count_reg[2]/Q
                         net (fo=3, routed)           0.970     6.852    count_reg[2]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.976 r  count[0]_i_46/O
                         net (fo=1, routed)           0.000     6.976    count[0]_i_46_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.526 r  count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.526    count_reg[0]_i_24_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[0]_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.754    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.018     8.886    clear
    SLICE_X40Y54         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.335    12.861    count_reg[20]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.472ns (42.553%)  route 1.987ns (57.447%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  count_reg[2]/Q
                         net (fo=3, routed)           0.970     6.852    count_reg[2]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.976 r  count[0]_i_46/O
                         net (fo=1, routed)           0.000     6.976    count[0]_i_46_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.526 r  count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.526    count_reg[0]_i_24_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[0]_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.754    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.018     8.886    clear
    SLICE_X40Y54         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.335    12.861    count_reg[21]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.472ns (42.553%)  route 1.987ns (57.447%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  count_reg[2]/Q
                         net (fo=3, routed)           0.970     6.852    count_reg[2]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.976 r  count[0]_i_46/O
                         net (fo=1, routed)           0.000     6.976    count[0]_i_46_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.526 r  count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.526    count_reg[0]_i_24_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[0]_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.754    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.018     8.886    clear
    SLICE_X40Y54         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.335    12.861    count_reg[22]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 1.472ns (42.553%)  route 1.987ns (57.447%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  count_reg[2]/Q
                         net (fo=3, routed)           0.970     6.852    count_reg[2]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.976 r  count[0]_i_46/O
                         net (fo=1, routed)           0.000     6.976    count[0]_i_46_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.526 r  count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.526    count_reg[0]_i_24_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[0]_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.754    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.018     8.886    clear
    SLICE_X40Y54         FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y54         FDRE (Setup_fdre_C_R)       -0.335    12.861    count_reg[23]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                          -8.886    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.472ns (42.541%)  route 1.988ns (57.459%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  count_reg[2]/Q
                         net (fo=3, routed)           0.970     6.852    count_reg[2]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.976 r  count[0]_i_46/O
                         net (fo=1, routed)           0.000     6.976    count[0]_i_46_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.526 r  count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.526    count_reg[0]_i_24_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[0]_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.754    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.019     8.887    clear
    SLICE_X40Y50         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.335    12.862    count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.472ns (42.541%)  route 1.988ns (57.459%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  count_reg[2]/Q
                         net (fo=3, routed)           0.970     6.852    count_reg[2]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.976 r  count[0]_i_46/O
                         net (fo=1, routed)           0.000     6.976    count[0]_i_46_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.526 r  count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.526    count_reg[0]_i_24_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[0]_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.754    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.019     8.887    clear
    SLICE_X40Y50         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.335    12.862    count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.472ns (42.541%)  route 1.988ns (57.459%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  count_reg[2]/Q
                         net (fo=3, routed)           0.970     6.852    count_reg[2]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.976 r  count[0]_i_46/O
                         net (fo=1, routed)           0.000     6.976    count[0]_i_46_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.526 r  count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.526    count_reg[0]_i_24_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[0]_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.754    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.019     8.887    clear
    SLICE_X40Y50         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.335    12.862    count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        3.460ns  (logic 1.472ns (42.541%)  route 1.988ns (57.459%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  count_reg[2]/Q
                         net (fo=3, routed)           0.970     6.852    count_reg[2]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.976 r  count[0]_i_46/O
                         net (fo=1, routed)           0.000     6.976    count[0]_i_46_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.526 r  count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.526    count_reg[0]_i_24_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[0]_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.754    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.019     8.887    clear
    SLICE_X40Y50         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y50         FDRE (Setup_fdre_C_R)       -0.335    12.862    count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.862    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.472ns (42.739%)  route 1.972ns (57.261%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  count_reg[2]/Q
                         net (fo=3, routed)           0.970     6.852    count_reg[2]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.976 r  count[0]_i_46/O
                         net (fo=1, routed)           0.000     6.976    count[0]_i_46_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.526 r  count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.526    count_reg[0]_i_24_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[0]_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.754    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.003     8.871    clear
    SLICE_X40Y56         FDRE                                         r  count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.335    12.861    count_reg[28]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.472ns (42.739%)  route 1.972ns (57.261%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.883 r  count_reg[2]/Q
                         net (fo=3, routed)           0.970     6.852    count_reg[2]
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.124     6.976 r  count[0]_i_46/O
                         net (fo=1, routed)           0.000     6.976    count[0]_i_46_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.526 r  count_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.526    count_reg[0]_i_24_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.640    count_reg[0]_i_13_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.754    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.003     8.871    clear
    SLICE_X40Y56         FDRE                                         r  count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    12.955    clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  count_reg[29]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.335    12.861    count_reg[29]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  3.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    count_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    count_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    count_reg[4]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    count_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    count_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    count_reg[4]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[6]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    count_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    count_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    count_reg[4]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    count_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    count_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.033 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.033    count_reg[4]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    count_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    count_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    count_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.036 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.036    count_reg[8]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    count_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    count_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    count_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.047 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.047    count_reg[8]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    count_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    count_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    count_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.072 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.072    count_reg[8]_i_1_n_4
    SLICE_X40Y51         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.430ns (76.194%)  route 0.134ns (23.806%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    count_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    count_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    count_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.072 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.072    count_reg[8]_i_1_n_6
    SLICE_X40Y51         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.320%)  route 0.134ns (23.680%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    count_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    count_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    count_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.021 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    count_reg[8]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.075 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.075    count_reg[12]_i_1_n_7
    SLICE_X40Y52         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.105     1.877    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.444ns (76.770%)  route 0.134ns (23.230%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  count_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    count_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    count_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    count_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.021 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    count_reg[8]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.086 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.086    count_reg[12]_i_1_n_5
    SLICE_X40Y52         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.105     1.877    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y49    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y53    count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y53    count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk125
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.618ns  (logic 3.941ns (59.554%)  route 2.677ns (40.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.395    clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.851 r  led_reg[2]/Q
                         net (fo=1, routed)           2.677     8.528    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    12.013 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.013    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.448ns  (logic 3.966ns (61.506%)  route 2.482ns (38.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.726     5.395    clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.851 r  led_reg[3]/Q
                         net (fo=1, routed)           2.482     8.333    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    11.843 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.843    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 4.133ns (71.297%)  route 1.664ns (28.703%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.740     5.409    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.419     5.828 r  led_reg[1]/Q
                         net (fo=1, routed)           1.664     7.492    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.714    11.206 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.206    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.671ns  (logic 3.987ns (70.304%)  route 1.684ns (29.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.740     5.409    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  led_reg[0]/Q
                         net (fo=2, routed)           1.684     7.549    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.080 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.080    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.373ns (80.192%)  route 0.339ns (19.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  led_reg[0]/Q
                         net (fo=2, routed)           0.339     1.980    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.212 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.212    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.422ns (80.936%)  route 0.335ns (19.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.588     1.500    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  led_reg[1]/Q
                         net (fo=1, routed)           0.335     1.963    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.294     3.257 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.257    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.352ns (66.467%)  route 0.682ns (33.533%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.490    clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  led_reg[3]/Q
                         net (fo=1, routed)           0.682     2.313    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     3.524 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.524    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.328ns (62.909%)  route 0.783ns (37.091%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.578     1.490    clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  led_reg[2]/Q
                         net (fo=1, routed)           0.783     2.414    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     3.601 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.601    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk125

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.593ns  (logic 3.938ns (45.823%)  route 4.656ns (54.177%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT2=1 LUT4=2)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=27, routed)          2.535     3.986    sw_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.110 r  count[0]_i_59/O
                         net (fo=3, routed)           0.200     4.310    count2[0]
    SLICE_X42Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.905 r  count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.905    count_reg[0]_i_58_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.022 r  count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.022    count_reg[0]_i_49_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  count_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.139    count_reg[0]_i_48_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.256    count_reg[0]_i_34_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  count_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.946     6.525    count1[18]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306     6.831 r  count[0]_i_20/O
                         net (fo=1, routed)           0.000     6.831    count[0]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.974     8.469    clear
    SLICE_X43Y53         LUT2 (Prop_lut2_I0_O)        0.124     8.593 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     8.593    led[0]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563     4.955    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.577ns  (logic 3.814ns (44.466%)  route 4.763ns (55.534%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT4=2)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=27, routed)          2.535     3.986    sw_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.110 r  count[0]_i_59/O
                         net (fo=3, routed)           0.200     4.310    count2[0]
    SLICE_X42Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.905 r  count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.905    count_reg[0]_i_58_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.022 r  count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.022    count_reg[0]_i_49_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  count_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.139    count_reg[0]_i_48_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.256    count_reg[0]_i_34_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  count_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.946     6.525    count1[18]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306     6.831 r  count[0]_i_20/O
                         net (fo=1, routed)           0.000     6.831    count[0]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.082     8.577    clear
    SLICE_X40Y49         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.580     4.972    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.577ns  (logic 3.814ns (44.466%)  route 4.763ns (55.534%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT4=2)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=27, routed)          2.535     3.986    sw_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.110 r  count[0]_i_59/O
                         net (fo=3, routed)           0.200     4.310    count2[0]
    SLICE_X42Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.905 r  count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.905    count_reg[0]_i_58_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.022 r  count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.022    count_reg[0]_i_49_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  count_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.139    count_reg[0]_i_48_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.256    count_reg[0]_i_34_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  count_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.946     6.525    count1[18]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306     6.831 r  count[0]_i_20/O
                         net (fo=1, routed)           0.000     6.831    count[0]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.082     8.577    clear
    SLICE_X40Y49         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.580     4.972    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.577ns  (logic 3.814ns (44.466%)  route 4.763ns (55.534%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT4=2)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=27, routed)          2.535     3.986    sw_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.110 r  count[0]_i_59/O
                         net (fo=3, routed)           0.200     4.310    count2[0]
    SLICE_X42Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.905 r  count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.905    count_reg[0]_i_58_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.022 r  count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.022    count_reg[0]_i_49_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  count_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.139    count_reg[0]_i_48_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.256    count_reg[0]_i_34_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  count_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.946     6.525    count1[18]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306     6.831 r  count[0]_i_20/O
                         net (fo=1, routed)           0.000     6.831    count[0]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.082     8.577    clear
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.580     4.972    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.577ns  (logic 3.814ns (44.466%)  route 4.763ns (55.534%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT4=2)
  Clock Path Skew:        4.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=27, routed)          2.535     3.986    sw_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.110 r  count[0]_i_59/O
                         net (fo=3, routed)           0.200     4.310    count2[0]
    SLICE_X42Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.905 r  count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.905    count_reg[0]_i_58_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.022 r  count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.022    count_reg[0]_i_49_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  count_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.139    count_reg[0]_i_48_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.256    count_reg[0]_i_34_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  count_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.946     6.525    count1[18]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306     6.831 r  count[0]_i_20/O
                         net (fo=1, routed)           0.000     6.831    count[0]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.082     8.577    clear
    SLICE_X40Y49         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.580     4.972    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  count_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.514ns  (logic 3.814ns (44.794%)  route 4.700ns (55.206%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT4=2)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=27, routed)          2.535     3.986    sw_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.110 r  count[0]_i_59/O
                         net (fo=3, routed)           0.200     4.310    count2[0]
    SLICE_X42Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.905 r  count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.905    count_reg[0]_i_58_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.022 r  count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.022    count_reg[0]_i_49_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  count_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.139    count_reg[0]_i_48_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.256    count_reg[0]_i_34_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  count_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.946     6.525    count1[18]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306     6.831 r  count[0]_i_20/O
                         net (fo=1, routed)           0.000     6.831    count[0]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.019     8.514    clear
    SLICE_X40Y50         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     4.956    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.514ns  (logic 3.814ns (44.794%)  route 4.700ns (55.206%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT4=2)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=27, routed)          2.535     3.986    sw_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.110 r  count[0]_i_59/O
                         net (fo=3, routed)           0.200     4.310    count2[0]
    SLICE_X42Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.905 r  count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.905    count_reg[0]_i_58_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.022 r  count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.022    count_reg[0]_i_49_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  count_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.139    count_reg[0]_i_48_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.256    count_reg[0]_i_34_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  count_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.946     6.525    count1[18]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306     6.831 r  count[0]_i_20/O
                         net (fo=1, routed)           0.000     6.831    count[0]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.019     8.514    clear
    SLICE_X40Y50         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     4.956    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[5]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.514ns  (logic 3.814ns (44.794%)  route 4.700ns (55.206%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT4=2)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=27, routed)          2.535     3.986    sw_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.110 r  count[0]_i_59/O
                         net (fo=3, routed)           0.200     4.310    count2[0]
    SLICE_X42Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.905 r  count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.905    count_reg[0]_i_58_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.022 r  count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.022    count_reg[0]_i_49_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  count_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.139    count_reg[0]_i_48_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.256    count_reg[0]_i_34_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  count_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.946     6.525    count1[18]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306     6.831 r  count[0]_i_20/O
                         net (fo=1, routed)           0.000     6.831    count[0]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.019     8.514    clear
    SLICE_X40Y50         FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     4.956    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[6]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.514ns  (logic 3.814ns (44.794%)  route 4.700ns (55.206%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT4=2)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=27, routed)          2.535     3.986    sw_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.110 r  count[0]_i_59/O
                         net (fo=3, routed)           0.200     4.310    count2[0]
    SLICE_X42Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.905 r  count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.905    count_reg[0]_i_58_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.022 r  count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.022    count_reg[0]_i_49_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  count_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.139    count_reg[0]_i_48_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.256    count_reg[0]_i_34_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  count_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.946     6.525    count1[18]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306     6.831 r  count[0]_i_20/O
                         net (fo=1, routed)           0.000     6.831    count[0]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.019     8.514    clear
    SLICE_X40Y50         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564     4.956    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  count_reg[7]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.513ns  (logic 3.814ns (44.799%)  route 4.699ns (55.201%))
  Logic Levels:           10  (CARRY4=7 IBUF=1 LUT4=2)
  Clock Path Skew:        4.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=27, routed)          2.535     3.986    sw_IBUF[1]
    SLICE_X43Y51         LUT4 (Prop_lut4_I0_O)        0.124     4.110 r  count[0]_i_59/O
                         net (fo=3, routed)           0.200     4.310    count2[0]
    SLICE_X42Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.905 r  count_reg[0]_i_58/CO[3]
                         net (fo=1, routed)           0.000     4.905    count_reg[0]_i_58_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.022 r  count_reg[0]_i_49/CO[3]
                         net (fo=1, routed)           0.000     5.022    count_reg[0]_i_49_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.139 r  count_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.139    count_reg[0]_i_48_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.256 r  count_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.256    count_reg[0]_i_34_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.579 r  count_reg[0]_i_33/O[1]
                         net (fo=2, routed)           0.946     6.525    count1[18]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.306     6.831 r  count[0]_i_20/O
                         net (fo=1, routed)           0.000     6.831    count[0]_i_20_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.381 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          1.018     8.513    clear
    SLICE_X40Y54         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563     4.955    clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  count_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.220ns (26.785%)  route 0.603ns (73.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[0]_inst/O
                         net (fo=26, routed)          0.603     0.823    sw_IBUF[0]
    SLICE_X43Y53         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  led_reg[1]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.306ns (19.792%)  route 1.242ns (80.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_IBUF[2]_inst/O
                         net (fo=25, routed)          1.242     1.548    sw_IBUF[2]
    SLICE_X43Y71         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.846     2.005    clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  led_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.574ns (36.222%)  route 1.012ns (63.778%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=2)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  sw_IBUF[0]_inst/O
                         net (fo=26, routed)          0.531     0.752    sw_IBUF[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.797 r  count[0]_i_37/O
                         net (fo=1, routed)           0.000     0.797    count[0]_i_37_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.863 f  count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.189     1.051    count1[22]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.112     1.163 r  count[0]_i_14/O
                         net (fo=1, routed)           0.000     1.163    count[0]_i_14_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.255 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.255    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.294 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.292     1.586    clear
    SLICE_X40Y53         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  count_reg[16]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.574ns (36.222%)  route 1.012ns (63.778%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=2)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  sw_IBUF[0]_inst/O
                         net (fo=26, routed)          0.531     0.752    sw_IBUF[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.797 r  count[0]_i_37/O
                         net (fo=1, routed)           0.000     0.797    count[0]_i_37_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.863 f  count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.189     1.051    count1[22]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.112     1.163 r  count[0]_i_14/O
                         net (fo=1, routed)           0.000     1.163    count[0]_i_14_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.255 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.255    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.294 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.292     1.586    clear
    SLICE_X40Y53         FDRE                                         r  count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  count_reg[17]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.574ns (36.222%)  route 1.012ns (63.778%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=2)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  sw_IBUF[0]_inst/O
                         net (fo=26, routed)          0.531     0.752    sw_IBUF[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.797 r  count[0]_i_37/O
                         net (fo=1, routed)           0.000     0.797    count[0]_i_37_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.863 f  count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.189     1.051    count1[22]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.112     1.163 r  count[0]_i_14/O
                         net (fo=1, routed)           0.000     1.163    count[0]_i_14_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.255 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.255    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.294 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.292     1.586    clear
    SLICE_X40Y53         FDRE                                         r  count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  count_reg[18]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.586ns  (logic 0.574ns (36.222%)  route 1.012ns (63.778%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=2)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  sw_IBUF[0]_inst/O
                         net (fo=26, routed)          0.531     0.752    sw_IBUF[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.797 r  count[0]_i_37/O
                         net (fo=1, routed)           0.000     0.797    count[0]_i_37_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.863 f  count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.189     1.051    count1[22]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.112     1.163 r  count[0]_i_14/O
                         net (fo=1, routed)           0.000     1.163    count[0]_i_14_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.255 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.255    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.294 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.292     1.586    clear
    SLICE_X40Y53         FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  count_reg[19]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.574ns (35.306%)  route 1.053ns (64.694%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=2)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  sw_IBUF[0]_inst/O
                         net (fo=26, routed)          0.531     0.752    sw_IBUF[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.797 r  count[0]_i_37/O
                         net (fo=1, routed)           0.000     0.797    count[0]_i_37_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.863 f  count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.189     1.051    count1[22]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.112     1.163 r  count[0]_i_14/O
                         net (fo=1, routed)           0.000     1.163    count[0]_i_14_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.255 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.255    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.294 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.333     1.627    clear
    SLICE_X40Y55         FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  count_reg[24]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.574ns (35.306%)  route 1.053ns (64.694%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=2)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  sw_IBUF[0]_inst/O
                         net (fo=26, routed)          0.531     0.752    sw_IBUF[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.797 r  count[0]_i_37/O
                         net (fo=1, routed)           0.000     0.797    count[0]_i_37_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.863 f  count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.189     1.051    count1[22]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.112     1.163 r  count[0]_i_14/O
                         net (fo=1, routed)           0.000     1.163    count[0]_i_14_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.255 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.255    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.294 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.333     1.627    clear
    SLICE_X40Y55         FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  count_reg[25]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.574ns (35.306%)  route 1.053ns (64.694%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=2)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  sw_IBUF[0]_inst/O
                         net (fo=26, routed)          0.531     0.752    sw_IBUF[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.797 r  count[0]_i_37/O
                         net (fo=1, routed)           0.000     0.797    count[0]_i_37_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.863 f  count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.189     1.051    count1[22]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.112     1.163 r  count[0]_i_14/O
                         net (fo=1, routed)           0.000     1.163    count[0]_i_14_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.255 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.255    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.294 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.333     1.627    clear
    SLICE_X40Y55         FDRE                                         r  count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  count_reg[26]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.574ns (35.306%)  route 1.053ns (64.694%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT4=2)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  sw_IBUF[0]_inst/O
                         net (fo=26, routed)          0.531     0.752    sw_IBUF[0]
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.045     0.797 r  count[0]_i_37/O
                         net (fo=1, routed)           0.000     0.797    count[0]_i_37_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.863 f  count_reg[0]_i_22/O[1]
                         net (fo=2, routed)           0.189     1.051    count1[22]
    SLICE_X41Y53         LUT4 (Prop_lut4_I1_O)        0.112     1.163 r  count[0]_i_14/O
                         net (fo=1, routed)           0.000     1.163    count[0]_i_14_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.255 r  count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.255    count_reg[0]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.294 r  count_reg[0]_i_1/CO[3]
                         net (fo=33, routed)          0.333     1.627    clear
    SLICE_X40Y55         FDRE                                         r  count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.858     2.017    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  count_reg[27]/C





