============================================================
  Generated by:           Encounter(R) RTL Compiler RC11.10 - v11.10-p005_1
  Generated on:           Sep 30 2019  04:28:26 pm
  Module:                 CARRY_SELECT
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   worst_low 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

   Pin          Type       Fanout Load Slew Delay Arrival   
                                  (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------
(clock clk)   launch                                    0 R 
(in_del_1)    ext delay                      +100     100 F 
a[13]         in port           3  6.0    0    +0     100 F 
Block1/a[5] 
  g9175/A2                                     +0     100   
  g9175/ZN    OR2_X2            3  5.7    8   +39     139 F 
  g9156/A1                                     +0     139   
  g9156/ZN    NAND3_X2          2  6.7   11   +18     157 R 
  g9130/C2                                     +0     157   
  g9130/ZN    OAI221_X2         1  3.2   14   +27     184 F 
  g9054/A                                      +0     184   
  g9054/ZN    INV_X2            2  6.7    8   +19     203 R 
  g9049/A2                                     +0     203   
  g9049/ZN    NAND2_X2          1  5.7    8   +17     220 F 
Block1/cout[1] 
g38/A2                                         +0     220   
g38/ZN        NAND2_X4          2 11.8    8   +17     238 R 
g31_dup/A1                                     +0     238   
g31_dup/ZN    NAND2_X4          1  5.8    6   +13     250 F 
g40/A1                                         +0     250   
g40/ZN        NAND2_X4          1  6.0    6   +11     262 R 
g21/A1                                         +0     262   
g21/ZN        NAND2_X4          6 13.8    9   +16     278 F 
Block3/cin 
  g5180/B1                                     +0     278   
  g5180/ZN    AOI21_X1          1  2.6   17   +25     303 R 
  g5172/A                                      +0     303   
  g5172/ZN    XNOR2_X1          1  0.7   10   +38     340 R 
Block3/s[1] 
s[25]         out port                         +0     340 R 
(ou_del_1)    ext delay                      +100     440 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)   capture                                 490 R 
              uncertainty                     -50     440 R 
------------------------------------------------------------
Timing slack :       0ps 
Start-point  : a[13]
End-point    : s[25]
