

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s'
================================================================
* Date:           Wed Aug 14 12:14:47 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.923 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.135 us|  0.135 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |       25|       25|         3|          1|          1|    24|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1608|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|      832|      416|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|      569|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1401|     2132|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                                         Memory                                        |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_U                     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    |p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_U    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  64|  32|    0|     6|   10|     1|           60|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                                                  |                                                                                  |        0| 832| 416|    0|    78|  130|    13|          780|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_254_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln76_fu_290_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_344_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_1705_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_316_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_2_fu_901_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_897_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_322                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_324                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_348                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_443                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op256_write_state3   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_248_p2              |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln55_4_fu_891_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_5_fu_278_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_6_fu_284_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_fu_264_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln65_24_fu_927_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_25_fu_947_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_26_fu_967_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_27_fu_987_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_28_fu_1007_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_29_fu_1027_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_30_fu_1047_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_31_fu_1067_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_32_fu_1087_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_33_fu_1107_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_34_fu_1127_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_35_fu_1147_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_36_fu_1167_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_37_fu_1187_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_38_fu_1207_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_39_fu_1227_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_40_fu_1247_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_41_fu_1267_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_42_fu_1287_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_43_fu_1307_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_44_fu_1327_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_45_fu_1347_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_46_fu_1367_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_47_fu_1387_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_48_fu_1407_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_49_fu_1427_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_50_fu_1447_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_51_fu_1467_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_52_fu_1487_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_53_fu_1507_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_54_fu_1527_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_55_fu_1547_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_56_fu_1567_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_57_fu_1587_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_58_fu_1607_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_59_fu_1627_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_60_fu_1647_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_61_fu_1667_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_fu_907_p2               |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln76_fu_296_p2               |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln80_fu_350_p2               |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln86_fu_1691_p2              |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |select_ln65_24_fu_939_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_25_fu_959_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_26_fu_979_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_27_fu_999_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_28_fu_1019_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_29_fu_1039_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_30_fu_1059_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_31_fu_1079_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_32_fu_1099_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_33_fu_1119_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_34_fu_1139_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_35_fu_1159_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_36_fu_1179_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_37_fu_1199_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_38_fu_1219_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_39_fu_1239_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_40_fu_1259_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_41_fu_1279_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_42_fu_1299_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_43_fu_1319_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_44_fu_1339_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_45_fu_1359_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_46_fu_1379_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_47_fu_1399_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_48_fu_1419_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_49_fu_1439_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_50_fu_1459_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_51_fu_1479_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_52_fu_1499_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_53_fu_1519_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_54_fu_1539_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_55_fu_1559_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_56_fu_1579_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_57_fu_1599_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_58_fu_1619_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_59_fu_1639_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_60_fu_1659_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_61_fu_1679_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_fu_919_p3             |    select|   0|  0|  10|           1|          10|
    |select_ln86_fu_1697_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_308_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_24_fu_933_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_25_fu_953_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_26_fu_973_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_27_fu_993_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_28_fu_1013_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_29_fu_1033_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_30_fu_1053_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_31_fu_1073_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_32_fu_1093_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_33_fu_1113_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_34_fu_1133_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_35_fu_1153_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_36_fu_1173_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_37_fu_1193_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_38_fu_1213_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_39_fu_1233_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_40_fu_1253_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_41_fu_1273_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_42_fu_1293_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_43_fu_1313_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_44_fu_1333_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_45_fu_1353_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_46_fu_1373_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_47_fu_1393_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_48_fu_1413_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_49_fu_1433_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_50_fu_1453_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_51_fu_1473_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_52_fu_1493_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_53_fu_1513_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_54_fu_1533_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_55_fu_1553_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_56_fu_1573_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_57_fu_1593_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_58_fu_1613_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_59_fu_1633_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_60_fu_1653_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_61_fu_1673_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_fu_913_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1608|         842|         956|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_233_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_storemerge_reg_229  |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|    5|         10|
    |indvar_flatten_fu_212                    |   9|          2|    5|         10|
    |layer8_out_blk_n                         |   9|          2|    1|          2|
    |layer9_out_blk_n                         |   9|          2|    1|          2|
    |pX_1                                     |   9|          2|   32|         64|
    |pY_1                                     |   9|          2|   32|         64|
    |real_start                               |   9|          2|    1|          2|
    |sX_1                                     |   9|          2|   32|         64|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 108|         24|  175|        350|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln55_2_reg_1797                                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                                             |   1|   0|    1|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_229                                               |  32|   0|   32|          0|
    |icmp_ln109_reg_1771                                                                   |   1|   0|    1|          0|
    |icmp_ln55_5_reg_1779                                                                  |   1|   0|    1|          0|
    |icmp_ln55_6_reg_1784                                                                  |   1|   0|    1|          0|
    |icmp_ln55_reg_1775                                                                    |   1|   0|    1|          0|
    |icmp_ln55_reg_1775_pp0_iter1_reg                                                      |   1|   0|    1|          0|
    |icmp_ln76_reg_1789                                                                    |   1|   0|    1|          0|
    |icmp_ln80_reg_1793                                                                    |   1|   0|    1|          0|
    |indvar_flatten_fu_212                                                                 |   5|   0|    5|          0|
    |pX_1                                                                                  |  32|   0|   32|          0|
    |pY_1                                                                                  |  32|   0|   32|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_15  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_16  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_17  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_18  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_19  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_20  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_21  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_22  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_23  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_24  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_25  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_30  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_31  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_32  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_33  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_34  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_35  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_36  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_37  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_38  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_39  |  10|   0|   10|          0|
    |sX_1                                                                                  |  32|   0|   32|          0|
    |sY_1                                                                                  |  32|   0|   32|          0|
    |select_ln65_25_reg_1801                                                               |  10|   0|   10|          0|
    |select_ln65_28_reg_1806                                                               |  10|   0|   10|          0|
    |select_ln65_31_reg_1811                                                               |  10|   0|   10|          0|
    |select_ln65_34_reg_1816                                                               |  10|   0|   10|          0|
    |select_ln65_37_reg_1821                                                               |  10|   0|   10|          0|
    |select_ln65_40_reg_1826                                                               |  10|   0|   10|          0|
    |select_ln65_43_reg_1831                                                               |  10|   0|   10|          0|
    |select_ln65_46_reg_1836                                                               |  10|   0|   10|          0|
    |select_ln65_49_reg_1841                                                               |  10|   0|   10|          0|
    |select_ln65_52_reg_1846                                                               |  10|   0|   10|          0|
    |select_ln65_55_reg_1851                                                               |  10|   0|   10|          0|
    |select_ln65_58_reg_1856                                                               |  10|   0|   10|          0|
    |select_ln65_61_reg_1861                                                               |  10|   0|   10|          0|
    |start_once_reg                                                                        |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 569|   0|  569|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|layer8_out_dout            |   in|  130|     ap_fifo|                                                   layer8_out|       pointer|
|layer8_out_num_data_valid  |   in|    6|     ap_fifo|                                                   layer8_out|       pointer|
|layer8_out_fifo_cap        |   in|    6|     ap_fifo|                                                   layer8_out|       pointer|
|layer8_out_empty_n         |   in|    1|     ap_fifo|                                                   layer8_out|       pointer|
|layer8_out_read            |  out|    1|     ap_fifo|                                                   layer8_out|       pointer|
|layer9_out_din             |  out|  208|     ap_fifo|                                                   layer9_out|       pointer|
|layer9_out_num_data_valid  |   in|    4|     ap_fifo|                                                   layer9_out|       pointer|
|layer9_out_fifo_cap        |   in|    4|     ap_fifo|                                                   layer9_out|       pointer|
|layer9_out_full_n          |   in|    1|     ap_fifo|                                                   layer9_out|       pointer|
|layer9_out_write           |  out|    1|     ap_fifo|                                                   layer9_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

