Register Transfer Level hardware design in OCaml
