{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 14:20:43 2024 " "Info: Processing started: Sat Mar 23 14:20:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU1BIT_4CN -c ALU1BIT_4CN --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU1BIT_4CN -c ALU1BIT_4CN --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s1 m 14.293 ns Longest " "Info: Longest tpd from source pin \"s1\" to destination pin \"m\" is 14.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns s1 1 PIN PIN_AJ15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AJ15; Fanout = 2; PIN Node = 's1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "ALU1BIT_4CN.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/ALU1BIT_4CN/ALU1BIT_4CN.bdf" { { 104 176 344 120 "s1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.349 ns) + CELL(0.413 ns) 7.602 ns MUX4_1_1BIT:inst\|inst7~0 2 COMB LCCOMB_X47_Y48_N2 1 " "Info: 2: + IC(6.349 ns) + CELL(0.413 ns) = 7.602 ns; Loc. = LCCOMB_X47_Y48_N2; Fanout = 1; COMB Node = 'MUX4_1_1BIT:inst\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.762 ns" { s1 MUX4_1_1BIT:inst|inst7~0 } "NODE_NAME" } } { "MUX4_1_1BIT.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/ALU1BIT_4CN/MUX4_1_1BIT.bdf" { { 272 472 536 352 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 8.269 ns MUX4_1_1BIT:inst\|inst7~1 3 COMB LCCOMB_X47_Y48_N20 1 " "Info: 3: + IC(0.247 ns) + CELL(0.420 ns) = 8.269 ns; Loc. = LCCOMB_X47_Y48_N20; Fanout = 1; COMB Node = 'MUX4_1_1BIT:inst\|inst7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { MUX4_1_1BIT:inst|inst7~0 MUX4_1_1BIT:inst|inst7~1 } "NODE_NAME" } } { "MUX4_1_1BIT.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/ALU1BIT_4CN/MUX4_1_1BIT.bdf" { { 272 472 536 352 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.382 ns) + CELL(2.642 ns) 14.293 ns m 4 PIN PIN_F3 0 " "Info: 4: + IC(3.382 ns) + CELL(2.642 ns) = 14.293 ns; Loc. = PIN_F3; Fanout = 0; PIN Node = 'm'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.024 ns" { MUX4_1_1BIT:inst|inst7~1 m } "NODE_NAME" } } { "ALU1BIT_4CN.bdf" "" { Schematic "M:/2380602028_TranQuocThanh/ALU1BIT_4CN/ALU1BIT_4CN.bdf" { { 160 784 960 176 "m" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.315 ns ( 30.19 % ) " "Info: Total cell delay = 4.315 ns ( 30.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.978 ns ( 69.81 % ) " "Info: Total interconnect delay = 9.978 ns ( 69.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.293 ns" { s1 MUX4_1_1BIT:inst|inst7~0 MUX4_1_1BIT:inst|inst7~1 m } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.293 ns" { s1 {} s1~combout {} MUX4_1_1BIT:inst|inst7~0 {} MUX4_1_1BIT:inst|inst7~1 {} m {} } { 0.000ns 0.000ns 6.349ns 0.247ns 3.382ns } { 0.000ns 0.840ns 0.413ns 0.420ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 14:20:43 2024 " "Info: Processing ended: Sat Mar 23 14:20:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
