OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement       8129.9 u
average displacement        0.3 u
max displacement            4.3 u
original HPWL           80617.4 u
legalized HPWL          88539.5 u
delta HPWL                   10 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 30333 cells, 365 terminals, 29418 edges and 90518 pins.
[INFO DPO-0109] Network stats: inst 30698, edges 29418, pins 90518
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 1350 270 units.
[INFO DPO-0320] Collected 1635 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 29063 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2052, 2160) - (100116, 99900)
[INFO DPO-0310] Assigned 29063 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 8.858561e+07.
[INFO DPO-0302] End of matching; objective is 8.838172e+07, improvement is 0.23 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 8.709787e+07.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 8.689886e+07.
[INFO DPO-0307] End of global swaps; objective is 8.689886e+07, improvement is 1.68 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 8.658717e+07.
[INFO DPO-0309] End of vertical swaps; objective is 8.658717e+07, improvement is 0.36 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 8.638117e+07.
[INFO DPO-0305] End of reordering; objective is 8.638117e+07, improvement is 0.24 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 581260 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 581260, swaps 75025, moves 161065 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 8.078823e+07, Scratch cost 7.995228e+07, Incremental cost 7.995228e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 7.995228e+07.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.03 percent.
[INFO DPO-0332] End of pass, Generator displacement called 581260 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 1162520, swaps 147056, moves 323427 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 7.995228e+07, Scratch cost 7.965198e+07, Incremental cost 7.965198e+07, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 7.965198e+07.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 0.38 percent.
[INFO DPO-0328] End of random improver; improvement is 1.406451 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 14547 cell orientations for row compatibility.
[INFO DPO-0383] Performed 5768 cell flips.
[INFO DPO-0384] End of flipping; objective is 8.460291e+07, improvement is 0.76 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL            88539.5 u
Final HPWL               84369.4 u
Delta HPWL                  -4.7 %

[INFO DPL-0020] Mirrored 4304 instances
[INFO DPL-0021] HPWL before           84369.4 u
[INFO DPL-0022] HPWL after            84253.2 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
detailed place report_clock_skew
--------------------------------------------------------------------------
Clock clk_i
Latency      CRPR       Skew
gen_encoder_units[0].encoder_unit/threshold_memory/_11269_/CLK ^
 110.63
gen_encoder_units[0].encoder_unit/_526_/CLK ^
   0.00      0.00     110.63


==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/threshold_memory/_09458_
          (removal check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        160.00  160.00 ^ input external delay
                  0.00    0.00  160.00 ^ rst_ni (in)
     1    3.07                           rst_ni (net)
                  0.55    0.17  160.17 ^ input258/A (BUFx16f_ASAP7_75t_R)
                 12.60   14.25  174.43 ^ input258/Y (BUFx16f_ASAP7_75t_R)
     9   75.76                           net258 (net)
                 31.60    7.19  181.62 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_09404_/A (CKINVDCx8_ASAP7_75t_R)
                 18.29   13.78  195.40 v gen_encoder_units[3].encoder_unit/threshold_memory/_09404_/Y (CKINVDCx8_ASAP7_75t_R)
    16   15.51                           gen_encoder_units[3].encoder_unit/threshold_memory/_00016_ (net)
                 18.29    0.11  195.51 v gen_encoder_units[3].encoder_unit/threshold_memory/_09458_/RESET (ASYNC_DFFHx1_ASAP7_75t_R)
                                195.51   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[3].encoder_unit/threshold_memory/_09458_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                         31.21   31.21   library removal time
                                 31.21   data required time
-----------------------------------------------------------------------------
                                 31.21   data required time
                               -195.51   data arrival time
-----------------------------------------------------------------------------
                                164.30   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_09472_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_09247_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                  0.00    0.00  800.00 v gen_encoder_units[0].encoder_unit/threshold_memory/_09472_/CLK (DLLx1_ASAP7_75t_R)
                  7.71   18.27  818.27 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_09472_/Q (DLLx1_ASAP7_75t_R)
     1    0.60                           gen_encoder_units[0].encoder_unit/threshold_memory/cg_we_global.en_latch (net)
                  7.71    0.00  818.28 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_09247_/B (AND2x2_ASAP7_75t_R)
                                818.28   data arrival time

                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                          0.00  800.00   clock reconvergence pessimism
                                800.00 v gen_encoder_units[0].encoder_unit/threshold_memory/_09247_/A (AND2x2_ASAP7_75t_R)
                          0.00  800.00   clock gating hold time
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -818.28   data arrival time
-----------------------------------------------------------------------------
                                 18.28   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/_543_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/_543_
          (rising edge-triggered flip-flop clocked by clk_i)
Path Group: clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/_543_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 22.32   42.10   42.10 ^ gen_encoder_units[2].encoder_unit/_543_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2    1.96                           gen_encoder_units[2].encoder_unit/_001_ (net)
                 22.32    0.06   42.16 ^ gen_encoder_units[2].encoder_unit/_503_/B (NAND2x1_ASAP7_75t_R)
                  8.72    8.84   51.01 v gen_encoder_units[2].encoder_unit/_503_/Y (NAND2x1_ASAP7_75t_R)
     1    0.67                           gen_encoder_units[2].encoder_unit/_029_ (net)
                  8.72    0.01   51.01 v gen_encoder_units[2].encoder_unit/_543_/D (ASYNC_DFFHx1_ASAP7_75t_R)
                                 51.01   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/_543_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                          4.69    4.69   library hold time
                                  4.69   data required time
-----------------------------------------------------------------------------
                                  4.69   data required time
                                -51.01   data arrival time
-----------------------------------------------------------------------------
                                 46.32   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_532_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        160.00  160.00 ^ input external delay
                  0.00    0.00  160.00 ^ rst_ni (in)
     1    3.07                           rst_ni (net)
                  0.55    0.17  160.17 ^ input258/A (BUFx16f_ASAP7_75t_R)
                 12.60   14.25  174.43 ^ input258/Y (BUFx16f_ASAP7_75t_R)
     9   75.76                           net258 (net)
                266.05   84.08  258.51 ^ gen_encoder_units[3].encoder_unit/_496_/A (CKINVDCx10_ASAP7_75t_R)
                 50.53   26.47  284.98 v gen_encoder_units[3].encoder_unit/_496_/Y (CKINVDCx10_ASAP7_75t_R)
    18   18.72                           gen_encoder_units[3].encoder_unit/_018_ (net)
                 51.60    3.99  288.97 v gen_encoder_units[3].encoder_unit/_532_/SET (ASYNC_DFFHx1_ASAP7_75t_R)
                                288.97   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ gen_encoder_units[3].encoder_unit/_532_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -14.24 1585.76   library recovery time
                               1585.76   data required time
-----------------------------------------------------------------------------
                               1585.76   data required time
                               -288.97   data arrival time
-----------------------------------------------------------------------------
                               1296.79   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_11140_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_09396_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                  0.00    0.00  800.00 v gen_encoder_units[0].encoder_unit/threshold_memory/_11140_/CLK (DLLx3_ASAP7_75t_R)
                 57.40   57.79  857.79 v gen_encoder_units[0].encoder_unit/threshold_memory/_11140_/Q (DLLx3_ASAP7_75t_R)
    33   28.66                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                 58.81    4.92  862.71 v gen_encoder_units[0].encoder_unit/threshold_memory/_09396_/B (AND3x1_ASAP7_75t_R)
                                862.71   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_09396_/A (AND3x1_ASAP7_75t_R)
                          0.00 1600.00   clock gating setup time
                               1600.00   data required time
-----------------------------------------------------------------------------
                               1600.00   data required time
                               -862.71   data arrival time
-----------------------------------------------------------------------------
                                737.29   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_09464_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_10876_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_09464_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 84.93   76.15   76.15 v gen_encoder_units[2].encoder_unit/threshold_memory/_09464_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   14.68                           gen_encoder_units[2].encoder_unit/threshold_memory/_00007_ (net)
                 84.94    0.33   76.48 v gen_encoder_units[2].encoder_unit/threshold_memory/_09412_/A (CKINVDCx20_ASAP7_75t_R)
                 44.70   25.26  101.74 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_09412_/Y (CKINVDCx20_ASAP7_75t_R)
   128  115.62                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[8] (net)
                279.79   87.92  189.66 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_10876_/D (DHLx1_ASAP7_75t_R)
                                189.66   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_10876_/CLK (DHLx1_ASAP7_75t_R)
                        189.66  189.66   time borrowed from endpoint
                                189.66   data required time
-----------------------------------------------------------------------------
                                189.66   data required time
                               -189.66   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                     800.00
library setup time                    -23.80
--------------------------------------------
max time borrow                       776.20
actual time borrow                    189.66
--------------------------------------------



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by clk_i)
Endpoint: gen_encoder_units[3].encoder_unit/_532_
          (recovery check against rising-edge clock clk_i)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        160.00  160.00 ^ input external delay
                  0.00    0.00  160.00 ^ rst_ni (in)
     1    3.07                           rst_ni (net)
                  0.55    0.17  160.17 ^ input258/A (BUFx16f_ASAP7_75t_R)
                 12.60   14.25  174.43 ^ input258/Y (BUFx16f_ASAP7_75t_R)
     9   75.76                           net258 (net)
                266.05   84.08  258.51 ^ gen_encoder_units[3].encoder_unit/_496_/A (CKINVDCx10_ASAP7_75t_R)
                 50.53   26.47  284.98 v gen_encoder_units[3].encoder_unit/_496_/Y (CKINVDCx10_ASAP7_75t_R)
    18   18.72                           gen_encoder_units[3].encoder_unit/_018_ (net)
                 51.60    3.99  288.97 v gen_encoder_units[3].encoder_unit/_532_/SET (ASYNC_DFFHx1_ASAP7_75t_R)
                                288.97   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ gen_encoder_units[3].encoder_unit/_532_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                        -14.24 1585.76   library recovery time
                               1585.76   data required time
-----------------------------------------------------------------------------
                               1585.76   data required time
                               -288.97   data arrival time
-----------------------------------------------------------------------------
                               1296.79   slack (MET)


Startpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_11140_
            (negative level-sensitive latch clocked by clk_i)
Endpoint: gen_encoder_units[0].encoder_unit/threshold_memory/_09396_
          (rising clock gating-check end-point clocked by clk_i)
Path Group: **clock_gating_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00  800.00  800.00   clock clk_i (fall edge)
                          0.00  800.00   clock network delay (ideal)
                  0.00    0.00  800.00 v gen_encoder_units[0].encoder_unit/threshold_memory/_11140_/CLK (DLLx3_ASAP7_75t_R)
                 57.40   57.79  857.79 v gen_encoder_units[0].encoder_unit/threshold_memory/_11140_/Q (DLLx3_ASAP7_75t_R)
    33   28.66                           gen_encoder_units[0].encoder_unit/threshold_memory/gen_sub_units_scm[3].sub_unit_i.cg_we_global.en_latch (net)
                 58.81    4.92  862.71 v gen_encoder_units[0].encoder_unit/threshold_memory/_09396_/B (AND3x1_ASAP7_75t_R)
                                862.71   data arrival time

                  0.00 1600.00 1600.00   clock clk_i (rise edge)
                          0.00 1600.00   clock network delay (ideal)
                          0.00 1600.00   clock reconvergence pessimism
                               1600.00 ^ gen_encoder_units[0].encoder_unit/threshold_memory/_09396_/A (AND3x1_ASAP7_75t_R)
                          0.00 1600.00   clock gating setup time
                               1600.00   data required time
-----------------------------------------------------------------------------
                               1600.00   data required time
                               -862.71   data arrival time
-----------------------------------------------------------------------------
                                737.29   slack (MET)


Startpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_09464_
            (rising edge-triggered flip-flop clocked by clk_i)
Endpoint: gen_encoder_units[2].encoder_unit/threshold_memory/_10876_
          (positive level-sensitive latch clocked by clk_i)
Path Group: clk_i
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_09464_/CLK (ASYNC_DFFHx1_ASAP7_75t_R)
                 84.93   76.15   76.15 v gen_encoder_units[2].encoder_unit/threshold_memory/_09464_/QN (ASYNC_DFFHx1_ASAP7_75t_R)
     2   14.68                           gen_encoder_units[2].encoder_unit/threshold_memory/_00007_ (net)
                 84.94    0.33   76.48 v gen_encoder_units[2].encoder_unit/threshold_memory/_09412_/A (CKINVDCx20_ASAP7_75t_R)
                 44.70   25.26  101.74 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_09412_/Y (CKINVDCx20_ASAP7_75t_R)
   128  115.62                           gen_encoder_units[2].encoder_unit/threshold_memory/gen_sub_units_scm[0].sub_unit_i.wdata_a_i[8] (net)
                279.79   87.92  189.66 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_10876_/D (DHLx1_ASAP7_75t_R)
                                189.66   data arrival time

                  0.00    0.00    0.00   clock clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_encoder_units[2].encoder_unit/threshold_memory/_10876_/CLK (DHLx1_ASAP7_75t_R)
                        189.66  189.66   time borrowed from endpoint
                                189.66   data required time
-----------------------------------------------------------------------------
                                189.66   data required time
                               -189.66   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)

Time Borrowing Information
--------------------------------------------
clk_i pulse width                     800.00
library setup time                    -23.80
--------------------------------------------
max time borrow                       776.20
actual time borrow                    189.66
--------------------------------------------



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
18.791080474853516

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0587

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
3.457120895385742

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0750

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
189.6628

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.27e-03   1.80e-04   8.27e-07   4.45e-03  54.2%
Combinational          9.35e-04   2.83e-03   2.32e-06   3.76e-03  45.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.20e-03   3.01e-03   3.15e-06   8.21e-03 100.0%
                          63.4%      36.6%       0.0%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 4051 u^2 42% utilization.

Elapsed time: 0:24.42[h:]min:sec. CPU time: user 24.24 sys 0.18 (99%). Peak memory: 340104KB.
