// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.op
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pcie_write_multiplexer,hls_ip_2017_4_op,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.688625,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5358,HLS_SYN_LUT=1776}" *)

module pcie_write_multiplexer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        host_data_pcie_write_req_data_V_last_dout,
        host_data_pcie_write_req_data_V_last_empty_n,
        host_data_pcie_write_req_data_V_last_read,
        host_data_pcie_write_req_data_V_data_V_dout,
        host_data_pcie_write_req_data_V_data_V_empty_n,
        host_data_pcie_write_req_data_V_data_V_read,
        host_data_pcie_write_req_apply_V_num_dout,
        host_data_pcie_write_req_apply_V_num_empty_n,
        host_data_pcie_write_req_apply_V_num_read,
        host_data_pcie_write_req_apply_V_addr_dout,
        host_data_pcie_write_req_apply_V_addr_empty_n,
        host_data_pcie_write_req_apply_V_addr_read,
        pcie_write_req_data_V_last_din,
        pcie_write_req_data_V_last_full_n,
        pcie_write_req_data_V_last_write,
        pcie_write_req_data_V_data_V_din,
        pcie_write_req_data_V_data_V_full_n,
        pcie_write_req_data_V_data_V_write,
        pcie_write_req_apply_V_num_din,
        pcie_write_req_apply_V_num_full_n,
        pcie_write_req_apply_V_num_write,
        pcie_write_req_apply_V_addr_din,
        pcie_write_req_apply_V_addr_full_n,
        pcie_write_req_apply_V_addr_write,
        host_rdcmd_fin_pcie_write_req_data_V_last_dout,
        host_rdcmd_fin_pcie_write_req_data_V_last_empty_n,
        host_rdcmd_fin_pcie_write_req_data_V_last_read,
        host_rdcmd_fin_pcie_write_req_data_V_data_V_dout,
        host_rdcmd_fin_pcie_write_req_data_V_data_V_empty_n,
        host_rdcmd_fin_pcie_write_req_data_V_data_V_read,
        host_rdcmd_fin_pcie_write_req_apply_V_num_dout,
        host_rdcmd_fin_pcie_write_req_apply_V_num_empty_n,
        host_rdcmd_fin_pcie_write_req_apply_V_num_read,
        host_rdcmd_fin_pcie_write_req_apply_V_addr_dout,
        host_rdcmd_fin_pcie_write_req_apply_V_addr_empty_n,
        host_rdcmd_fin_pcie_write_req_apply_V_addr_read,
        host_wrcmd_fin_pcie_write_req_data_V_last_dout,
        host_wrcmd_fin_pcie_write_req_data_V_last_empty_n,
        host_wrcmd_fin_pcie_write_req_data_V_last_read,
        host_wrcmd_fin_pcie_write_req_data_V_data_V_dout,
        host_wrcmd_fin_pcie_write_req_data_V_data_V_empty_n,
        host_wrcmd_fin_pcie_write_req_data_V_data_V_read,
        host_wrcmd_fin_pcie_write_req_apply_V_num_dout,
        host_wrcmd_fin_pcie_write_req_apply_V_num_empty_n,
        host_wrcmd_fin_pcie_write_req_apply_V_num_read,
        host_wrcmd_fin_pcie_write_req_apply_V_addr_dout,
        host_wrcmd_fin_pcie_write_req_apply_V_addr_empty_n,
        host_wrcmd_fin_pcie_write_req_apply_V_addr_read,
        read_mode_device_pcie_write_req_data_V_last_dout,
        read_mode_device_pcie_write_req_data_V_last_empty_n,
        read_mode_device_pcie_write_req_data_V_last_read,
        read_mode_device_pcie_write_req_data_V_data_V_dout,
        read_mode_device_pcie_write_req_data_V_data_V_empty_n,
        read_mode_device_pcie_write_req_data_V_data_V_read,
        read_mode_device_pcie_write_req_apply_V_num_dout,
        read_mode_device_pcie_write_req_apply_V_num_empty_n,
        read_mode_device_pcie_write_req_apply_V_num_read,
        read_mode_device_pcie_write_req_apply_V_addr_dout,
        read_mode_device_pcie_write_req_apply_V_addr_empty_n,
        read_mode_device_pcie_write_req_apply_V_addr_read,
        write_mode_device_pcie_write_req_data_V_last_dout,
        write_mode_device_pcie_write_req_data_V_last_empty_n,
        write_mode_device_pcie_write_req_data_V_last_read,
        write_mode_device_pcie_write_req_data_V_data_V_dout,
        write_mode_device_pcie_write_req_data_V_data_V_empty_n,
        write_mode_device_pcie_write_req_data_V_data_V_read,
        write_mode_device_pcie_write_req_apply_V_num_dout,
        write_mode_device_pcie_write_req_apply_V_num_empty_n,
        write_mode_device_pcie_write_req_apply_V_num_read,
        write_mode_device_pcie_write_req_apply_V_addr_dout,
        write_mode_device_pcie_write_req_apply_V_addr_empty_n,
        write_mode_device_pcie_write_req_apply_V_addr_read,
        cosim_dramA_write_req_data_V_last_dout,
        cosim_dramA_write_req_data_V_last_empty_n,
        cosim_dramA_write_req_data_V_last_read,
        cosim_dramA_write_req_data_V_data_V_dout,
        cosim_dramA_write_req_data_V_data_V_empty_n,
        cosim_dramA_write_req_data_V_data_V_read,
        cosim_dramA_write_req_apply_V_num_dout,
        cosim_dramA_write_req_apply_V_num_empty_n,
        cosim_dramA_write_req_apply_V_num_read,
        cosim_dramA_write_req_apply_V_addr_dout,
        cosim_dramA_write_req_apply_V_addr_empty_n,
        cosim_dramA_write_req_apply_V_addr_read,
        cosim_dramB_write_req_data_V_last_dout,
        cosim_dramB_write_req_data_V_last_empty_n,
        cosim_dramB_write_req_data_V_last_read,
        cosim_dramB_write_req_data_V_data_V_dout,
        cosim_dramB_write_req_data_V_data_V_empty_n,
        cosim_dramB_write_req_data_V_data_V_read,
        cosim_dramB_write_req_apply_V_num_dout,
        cosim_dramB_write_req_apply_V_num_empty_n,
        cosim_dramB_write_req_apply_V_num_read,
        cosim_dramB_write_req_apply_V_addr_dout,
        cosim_dramB_write_req_apply_V_addr_empty_n,
        cosim_dramB_write_req_apply_V_addr_read,
        cosim_dramC_write_req_data_V_last_dout,
        cosim_dramC_write_req_data_V_last_empty_n,
        cosim_dramC_write_req_data_V_last_read,
        cosim_dramC_write_req_data_V_data_V_dout,
        cosim_dramC_write_req_data_V_data_V_empty_n,
        cosim_dramC_write_req_data_V_data_V_read,
        cosim_dramC_write_req_apply_V_num_dout,
        cosim_dramC_write_req_apply_V_num_empty_n,
        cosim_dramC_write_req_apply_V_num_read,
        cosim_dramC_write_req_apply_V_addr_dout,
        cosim_dramC_write_req_apply_V_addr_empty_n,
        cosim_dramC_write_req_apply_V_addr_read,
        cosim_dramD_write_req_data_V_last_dout,
        cosim_dramD_write_req_data_V_last_empty_n,
        cosim_dramD_write_req_data_V_last_read,
        cosim_dramD_write_req_data_V_data_V_dout,
        cosim_dramD_write_req_data_V_data_V_empty_n,
        cosim_dramD_write_req_data_V_data_V_read,
        cosim_dramD_write_req_apply_V_num_dout,
        cosim_dramD_write_req_apply_V_num_empty_n,
        cosim_dramD_write_req_apply_V_num_read,
        cosim_dramD_write_req_apply_V_addr_dout,
        cosim_dramD_write_req_apply_V_addr_empty_n,
        cosim_dramD_write_req_apply_V_addr_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input   host_data_pcie_write_req_data_V_last_dout;
input   host_data_pcie_write_req_data_V_last_empty_n;
output   host_data_pcie_write_req_data_V_last_read;
input  [511:0] host_data_pcie_write_req_data_V_data_V_dout;
input   host_data_pcie_write_req_data_V_data_V_empty_n;
output   host_data_pcie_write_req_data_V_data_V_read;
input  [7:0] host_data_pcie_write_req_apply_V_num_dout;
input   host_data_pcie_write_req_apply_V_num_empty_n;
output   host_data_pcie_write_req_apply_V_num_read;
input  [63:0] host_data_pcie_write_req_apply_V_addr_dout;
input   host_data_pcie_write_req_apply_V_addr_empty_n;
output   host_data_pcie_write_req_apply_V_addr_read;
output   pcie_write_req_data_V_last_din;
input   pcie_write_req_data_V_last_full_n;
output   pcie_write_req_data_V_last_write;
output  [511:0] pcie_write_req_data_V_data_V_din;
input   pcie_write_req_data_V_data_V_full_n;
output   pcie_write_req_data_V_data_V_write;
output  [7:0] pcie_write_req_apply_V_num_din;
input   pcie_write_req_apply_V_num_full_n;
output   pcie_write_req_apply_V_num_write;
output  [63:0] pcie_write_req_apply_V_addr_din;
input   pcie_write_req_apply_V_addr_full_n;
output   pcie_write_req_apply_V_addr_write;
input   host_rdcmd_fin_pcie_write_req_data_V_last_dout;
input   host_rdcmd_fin_pcie_write_req_data_V_last_empty_n;
output   host_rdcmd_fin_pcie_write_req_data_V_last_read;
input  [511:0] host_rdcmd_fin_pcie_write_req_data_V_data_V_dout;
input   host_rdcmd_fin_pcie_write_req_data_V_data_V_empty_n;
output   host_rdcmd_fin_pcie_write_req_data_V_data_V_read;
input  [7:0] host_rdcmd_fin_pcie_write_req_apply_V_num_dout;
input   host_rdcmd_fin_pcie_write_req_apply_V_num_empty_n;
output   host_rdcmd_fin_pcie_write_req_apply_V_num_read;
input  [63:0] host_rdcmd_fin_pcie_write_req_apply_V_addr_dout;
input   host_rdcmd_fin_pcie_write_req_apply_V_addr_empty_n;
output   host_rdcmd_fin_pcie_write_req_apply_V_addr_read;
input   host_wrcmd_fin_pcie_write_req_data_V_last_dout;
input   host_wrcmd_fin_pcie_write_req_data_V_last_empty_n;
output   host_wrcmd_fin_pcie_write_req_data_V_last_read;
input  [511:0] host_wrcmd_fin_pcie_write_req_data_V_data_V_dout;
input   host_wrcmd_fin_pcie_write_req_data_V_data_V_empty_n;
output   host_wrcmd_fin_pcie_write_req_data_V_data_V_read;
input  [7:0] host_wrcmd_fin_pcie_write_req_apply_V_num_dout;
input   host_wrcmd_fin_pcie_write_req_apply_V_num_empty_n;
output   host_wrcmd_fin_pcie_write_req_apply_V_num_read;
input  [63:0] host_wrcmd_fin_pcie_write_req_apply_V_addr_dout;
input   host_wrcmd_fin_pcie_write_req_apply_V_addr_empty_n;
output   host_wrcmd_fin_pcie_write_req_apply_V_addr_read;
input   read_mode_device_pcie_write_req_data_V_last_dout;
input   read_mode_device_pcie_write_req_data_V_last_empty_n;
output   read_mode_device_pcie_write_req_data_V_last_read;
input  [511:0] read_mode_device_pcie_write_req_data_V_data_V_dout;
input   read_mode_device_pcie_write_req_data_V_data_V_empty_n;
output   read_mode_device_pcie_write_req_data_V_data_V_read;
input  [7:0] read_mode_device_pcie_write_req_apply_V_num_dout;
input   read_mode_device_pcie_write_req_apply_V_num_empty_n;
output   read_mode_device_pcie_write_req_apply_V_num_read;
input  [63:0] read_mode_device_pcie_write_req_apply_V_addr_dout;
input   read_mode_device_pcie_write_req_apply_V_addr_empty_n;
output   read_mode_device_pcie_write_req_apply_V_addr_read;
input   write_mode_device_pcie_write_req_data_V_last_dout;
input   write_mode_device_pcie_write_req_data_V_last_empty_n;
output   write_mode_device_pcie_write_req_data_V_last_read;
input  [511:0] write_mode_device_pcie_write_req_data_V_data_V_dout;
input   write_mode_device_pcie_write_req_data_V_data_V_empty_n;
output   write_mode_device_pcie_write_req_data_V_data_V_read;
input  [7:0] write_mode_device_pcie_write_req_apply_V_num_dout;
input   write_mode_device_pcie_write_req_apply_V_num_empty_n;
output   write_mode_device_pcie_write_req_apply_V_num_read;
input  [63:0] write_mode_device_pcie_write_req_apply_V_addr_dout;
input   write_mode_device_pcie_write_req_apply_V_addr_empty_n;
output   write_mode_device_pcie_write_req_apply_V_addr_read;
input   cosim_dramA_write_req_data_V_last_dout;
input   cosim_dramA_write_req_data_V_last_empty_n;
output   cosim_dramA_write_req_data_V_last_read;
input  [511:0] cosim_dramA_write_req_data_V_data_V_dout;
input   cosim_dramA_write_req_data_V_data_V_empty_n;
output   cosim_dramA_write_req_data_V_data_V_read;
input  [7:0] cosim_dramA_write_req_apply_V_num_dout;
input   cosim_dramA_write_req_apply_V_num_empty_n;
output   cosim_dramA_write_req_apply_V_num_read;
input  [63:0] cosim_dramA_write_req_apply_V_addr_dout;
input   cosim_dramA_write_req_apply_V_addr_empty_n;
output   cosim_dramA_write_req_apply_V_addr_read;
input   cosim_dramB_write_req_data_V_last_dout;
input   cosim_dramB_write_req_data_V_last_empty_n;
output   cosim_dramB_write_req_data_V_last_read;
input  [511:0] cosim_dramB_write_req_data_V_data_V_dout;
input   cosim_dramB_write_req_data_V_data_V_empty_n;
output   cosim_dramB_write_req_data_V_data_V_read;
input  [7:0] cosim_dramB_write_req_apply_V_num_dout;
input   cosim_dramB_write_req_apply_V_num_empty_n;
output   cosim_dramB_write_req_apply_V_num_read;
input  [63:0] cosim_dramB_write_req_apply_V_addr_dout;
input   cosim_dramB_write_req_apply_V_addr_empty_n;
output   cosim_dramB_write_req_apply_V_addr_read;
input   cosim_dramC_write_req_data_V_last_dout;
input   cosim_dramC_write_req_data_V_last_empty_n;
output   cosim_dramC_write_req_data_V_last_read;
input  [511:0] cosim_dramC_write_req_data_V_data_V_dout;
input   cosim_dramC_write_req_data_V_data_V_empty_n;
output   cosim_dramC_write_req_data_V_data_V_read;
input  [7:0] cosim_dramC_write_req_apply_V_num_dout;
input   cosim_dramC_write_req_apply_V_num_empty_n;
output   cosim_dramC_write_req_apply_V_num_read;
input  [63:0] cosim_dramC_write_req_apply_V_addr_dout;
input   cosim_dramC_write_req_apply_V_addr_empty_n;
output   cosim_dramC_write_req_apply_V_addr_read;
input   cosim_dramD_write_req_data_V_last_dout;
input   cosim_dramD_write_req_data_V_last_empty_n;
output   cosim_dramD_write_req_data_V_last_read;
input  [511:0] cosim_dramD_write_req_data_V_data_V_dout;
input   cosim_dramD_write_req_data_V_data_V_empty_n;
output   cosim_dramD_write_req_data_V_data_V_read;
input  [7:0] cosim_dramD_write_req_apply_V_num_dout;
input   cosim_dramD_write_req_apply_V_num_empty_n;
output   cosim_dramD_write_req_apply_V_num_read;
input  [63:0] cosim_dramD_write_req_apply_V_addr_dout;
input   cosim_dramD_write_req_apply_V_addr_empty_n;
output   cosim_dramD_write_req_apply_V_addr_read;

reg ap_idle;
reg pcie_write_req_data_V_last_din;
reg[511:0] pcie_write_req_data_V_data_V_din;
reg[7:0] pcie_write_req_apply_V_num_din;
reg[63:0] pcie_write_req_apply_V_addr_din;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    pcie_write_req_data_V_last_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_5_reg_1841;
reg   [0:0] empty_n_51_reg_1991;
reg   [0:0] tmp_6_reg_1845;
reg   [0:0] empty_n_52_reg_1976;
reg   [0:0] tmp_7_reg_1849;
reg   [0:0] empty_n_53_reg_1961;
reg   [0:0] tmp_8_reg_1853;
reg   [0:0] empty_n_54_reg_1947;
reg   [0:0] tmp_9_reg_1857;
reg   [0:0] empty_n_55_reg_1933;
reg   [0:0] tmp_11_reg_1861;
reg   [0:0] empty_n_56_reg_1919;
reg   [0:0] tmp_13_reg_1865;
reg   [0:0] empty_n_57_reg_1905;
reg   [0:0] tmp_15_reg_1869;
reg   [0:0] empty_n_58_reg_1891;
reg   [0:0] tmp_17_reg_1873;
reg   [0:0] empty_n_59_reg_1877;
reg    pcie_write_req_data_V_data_V_blk_n;
reg    pcie_write_req_apply_V_num_blk_n;
reg   [0:0] tmp_reg_1683;
reg   [0:0] empty_n_30_reg_1705;
reg   [0:0] empty_n_31_reg_1719;
reg   [0:0] empty_n_33_reg_1733;
reg   [0:0] empty_n_34_reg_1747;
reg   [0:0] tmp_s_reg_1761;
reg   [0:0] empty_n_35_reg_1825;
reg   [0:0] empty_n_36_reg_1829;
reg   [0:0] empty_n_38_reg_1833;
reg   [0:0] empty_n_41_reg_1837;
reg   [0:0] tmp_1_reg_1765;
reg   [0:0] empty_n_37_reg_1809;
reg   [0:0] empty_n_39_reg_1813;
reg   [0:0] empty_n_42_reg_1817;
reg   [0:0] empty_n_45_reg_1821;
reg   [0:0] tmp_3_reg_1769;
reg   [0:0] empty_n_40_reg_1793;
reg   [0:0] empty_n_43_reg_1797;
reg   [0:0] empty_n_46_reg_1801;
reg   [0:0] empty_n_48_reg_1805;
reg   [0:0] tmp_4_reg_1773;
reg   [0:0] empty_n_44_reg_1777;
reg   [0:0] empty_n_47_reg_1781;
reg   [0:0] empty_n_49_reg_1785;
reg   [0:0] empty_n_50_reg_1789;
reg   [0:0] tmp_2_reg_1687;
reg   [0:0] empty_n_32_reg_1691;
reg    pcie_write_req_apply_V_addr_blk_n;
reg   [7:0] state_reg_806;
reg   [7:0] inflight_device_req_apply_num_reg_817;
reg   [7:0] state_s_reg_828;
reg   [7:0] inflight_device_req_apply_num_s_reg_918;
reg   [7:0] reg_1221;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    pcie_write_req_apply_V_num1_status;
reg    ap_predicate_op312_write_state3;
reg    ap_predicate_op314_write_state3;
reg    ap_predicate_op316_write_state3;
reg    ap_predicate_op318_write_state3;
reg    ap_predicate_op320_write_state3;
reg    ap_predicate_op322_write_state3;
reg    ap_predicate_op324_write_state3;
reg    ap_predicate_op326_write_state3;
reg    ap_predicate_op328_write_state3;
reg    ap_predicate_op330_write_state3;
reg    ap_predicate_op332_write_state3;
reg    ap_predicate_op334_write_state3;
reg    ap_predicate_op336_write_state3;
reg    ap_predicate_op338_write_state3;
reg    ap_predicate_op340_write_state3;
reg    ap_predicate_op342_write_state3;
reg    ap_predicate_op344_write_state3;
reg    ap_predicate_op345_write_state3;
reg    ap_predicate_op346_write_state3;
reg    ap_predicate_op347_write_state3;
reg    ap_predicate_op348_write_state3;
wire    pcie_write_req_data_V_last1_status;
reg    ap_predicate_op354_write_state3;
reg    ap_predicate_op360_write_state3;
reg    ap_predicate_op367_write_state3;
reg    ap_predicate_op374_write_state3;
reg    ap_predicate_op381_write_state3;
reg    ap_predicate_op388_write_state3;
reg    ap_predicate_op391_write_state3;
reg    ap_predicate_op395_write_state3;
reg    ap_predicate_op399_write_state3;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_fu_1297_p2;
wire   [0:0] empty_n_30_fu_1321_p1;
wire   [0:0] empty_n_31_fu_1333_p1;
wire   [0:0] empty_n_33_fu_1345_p1;
wire   [0:0] empty_n_34_fu_1358_p1;
wire   [0:0] tmp_s_fu_1374_p2;
wire   [0:0] tmp_1_fu_1380_p2;
wire   [0:0] tmp_3_fu_1386_p2;
wire   [0:0] tmp_4_fu_1392_p2;
wire   [0:0] grp_fu_1168_p1;
wire   [0:0] grp_fu_1148_p1;
wire   [0:0] empty_n_35_fu_1128_p1;
reg   [63:0] reg_1226;
reg   [7:0] reg_1230;
wire   [0:0] grp_fu_1108_p1;
reg   [63:0] reg_1235;
reg   [7:0] reg_1239;
wire   [0:0] grp_fu_1124_p1;
reg   [63:0] reg_1244;
reg   [7:0] reg_1248;
wire   [0:0] grp_fu_1144_p1;
reg   [63:0] reg_1253;
wire   [7:0] grp_fu_1199_p2;
reg   [7:0] reg_1257;
wire   [0:0] tmp_5_fu_1398_p2;
wire   [0:0] tmp_6_fu_1404_p2;
wire   [0:0] tmp_7_fu_1410_p2;
wire   [0:0] tmp_8_fu_1416_p2;
wire   [0:0] tmp_9_fu_1422_p2;
wire   [0:0] tmp_11_fu_1428_p2;
wire   [0:0] tmp_13_fu_1434_p2;
wire   [0:0] tmp_15_fu_1440_p2;
wire   [0:0] tmp_17_fu_1446_p2;
wire   [0:0] empty_n_59_fu_1452_p1;
wire   [0:0] empty_n_58_fu_1464_p1;
wire   [0:0] tmp_2_fu_1303_p2;
wire   [0:0] empty_n_32_fu_1309_p1;
reg   [7:0] tmp_num_5_reg_1695;
reg   [63:0] tmp_addr_5_reg_1700;
reg   [7:0] tmp_num_reg_1709;
reg   [63:0] tmp_addr_reg_1714;
reg   [7:0] tmp_num_3_reg_1723;
reg   [63:0] tmp_addr_3_reg_1728;
reg   [7:0] tmp_num_41_reg_1737;
reg   [63:0] tmp_addr_6_reg_1742;
reg   [7:0] tmp_num_42_reg_1751;
reg   [63:0] tmp_addr_8_reg_1756;
wire   [0:0] empty_n_50_fu_1164_p1;
reg   [0:0] tmp_last_22_reg_1881;
reg   [511:0] tmp_data_V_16_reg_1886;
reg   [0:0] tmp_last_21_reg_1895;
reg   [511:0] tmp_data_V_14_reg_1900;
reg   [0:0] tmp_last_20_reg_1909;
reg   [511:0] tmp_data_V_12_reg_1914;
reg   [0:0] tmp_last_19_reg_1923;
reg   [511:0] tmp_data_V_10_reg_1928;
reg   [0:0] tmp_last_18_reg_1937;
reg   [511:0] tmp_data_V_8_reg_1942;
reg   [0:0] tmp_last_17_reg_1951;
reg   [511:0] tmp_data_V_6_reg_1956;
reg   [0:0] tmp_last_4_reg_1965;
reg   [511:0] tmp_data_V_4_reg_1971;
reg   [0:0] tmp_last_2_reg_1980;
reg   [511:0] tmp_data_V_2_reg_1986;
reg   [0:0] tmp_last_reg_1995;
reg   [511:0] tmp_data_V_reg_2001;
reg    ap_block_pp0_stage0_subdone;
reg   [7:0] ap_phi_mux_state_phi_fu_810_p4;
reg   [7:0] ap_phi_mux_state_7_phi_fu_994_p38;
reg   [7:0] ap_phi_mux_inflight_device_req_apply_num_phi_fu_821_p4;
reg   [7:0] ap_phi_mux_inflight_device_req_apply_num_25_phi_fu_1049_p38;
reg   [7:0] ap_phi_mux_state_s_phi_fu_831_p56;
wire   [7:0] ap_phi_reg_pp0_iter0_state_s_reg_828;
reg   [7:0] ap_phi_mux_inflight_device_req_apply_num_s_phi_fu_921_p56;
wire   [7:0] ap_phi_reg_pp0_iter0_inflight_device_req_apply_num_s_reg_918;
wire   [7:0] p_state_cast_cast_fu_1666_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_state_7_reg_990;
wire   [7:0] p_state_1_cast_cast_fu_1658_p3;
wire   [7:0] p_state_2_cast_cast_fu_1650_p3;
wire   [7:0] p_cast_cast_fu_1641_p3;
wire   [7:0] p_1_cast_cast_fu_1626_p3;
wire   [7:0] p_2_cast_cast_fu_1611_p3;
wire   [7:0] p_3_cast_cast_fu_1596_p3;
wire   [7:0] p_4_cast_cast_fu_1581_p3;
wire   [7:0] p_5_cast_cast_fu_1566_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_inflight_device_req_apply_num_25_reg_1045;
wire   [7:0] grp_fu_1205_p2;
reg    host_rdcmd_fin_pcie_write_req_apply_V_num0_update;
wire   [0:0] empty_n_2_nbread_fu_642_p3_0;
reg    host_wrcmd_fin_pcie_write_req_apply_V_num0_update;
wire   [0:0] empty_n_nbread_fu_650_p3_0;
reg    host_data_pcie_write_req_apply_V_num0_update;
wire   [0:0] empty_n_1_nbread_fu_658_p3_0;
reg    read_mode_device_pcie_write_req_apply_V_num0_update;
wire   [0:0] empty_n_3_nbread_fu_666_p3_0;
reg    write_mode_device_pcie_write_req_apply_V_num0_update;
wire   [0:0] empty_n_4_nbread_fu_674_p3_0;
reg    cosim_dramA_write_req_apply_V_num0_update;
wire   [0:0] grp_nbread_fu_682_p3_0;
reg    cosim_dramB_write_req_apply_V_num0_update;
wire   [0:0] grp_nbread_fu_690_p3_0;
reg    cosim_dramC_write_req_apply_V_num0_update;
wire   [0:0] grp_nbread_fu_698_p3_0;
reg    cosim_dramD_write_req_apply_V_num0_update;
wire   [0:0] grp_nbread_fu_706_p3_0;
reg    cosim_dramD_write_req_data_V_last0_update;
wire   [0:0] empty_n_29_nbread_fu_714_p3_0;
reg    cosim_dramC_write_req_data_V_last0_update;
wire   [0:0] empty_n_28_nbread_fu_722_p3_0;
reg    cosim_dramB_write_req_data_V_last0_update;
wire   [0:0] empty_n_27_nbread_fu_730_p3_0;
reg    cosim_dramA_write_req_data_V_last0_update;
wire   [0:0] empty_n_26_nbread_fu_738_p3_0;
reg    write_mode_device_pcie_write_req_data_V_last0_update;
wire   [0:0] empty_n_25_nbread_fu_746_p3_0;
reg    read_mode_device_pcie_write_req_data_V_last0_update;
wire   [0:0] empty_n_24_nbread_fu_754_p3_0;
reg    host_wrcmd_fin_pcie_write_req_data_V_last0_update;
wire   [0:0] empty_n_23_nbread_fu_762_p3_0;
reg    host_rdcmd_fin_pcie_write_req_data_V_last0_update;
wire   [0:0] empty_n_22_nbread_fu_770_p3_0;
reg    host_data_pcie_write_req_data_V_last0_update;
wire   [0:0] empty_n_21_nbread_fu_778_p3_0;
reg    pcie_write_req_apply_V_num1_update;
reg    ap_block_pp0_stage0_01001;
wire   [63:0] grp_fu_1263_p2;
wire   [63:0] grp_fu_1270_p2;
wire   [63:0] grp_fu_1277_p2;
wire   [63:0] grp_fu_1284_p2;
reg    pcie_write_req_data_V_last1_update;
wire   [0:0] tmp_last_16_fu_1560_p2;
wire   [0:0] tmp_last_14_fu_1575_p2;
wire   [0:0] tmp_last_12_fu_1590_p2;
wire   [0:0] tmp_last_10_fu_1605_p2;
wire   [0:0] tmp_last_8_fu_1620_p2;
wire   [0:0] tmp_last_6_fu_1635_p2;
reg   [4:0] last_state_fu_638;
wire   [0:0] grp_fu_1291_p2;
wire   [0:0] grp_fu_1215_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_210;
reg    ap_condition_220;
reg    ap_condition_230;
reg    ap_condition_240;
reg    ap_condition_250;
reg    ap_condition_260;
reg    ap_condition_270;
reg    ap_condition_280;
reg    ap_condition_1051;
reg    ap_condition_1057;
reg    ap_condition_1064;
reg    ap_condition_1072;
reg    ap_condition_1081;
reg    ap_condition_1091;
reg    ap_condition_1102;
reg    ap_condition_1113;
reg    ap_condition_1125;
reg    ap_condition_195;
reg    ap_condition_1364;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inflight_device_req_apply_num_reg_817 <= ap_phi_mux_inflight_device_req_apply_num_25_phi_fu_1049_p38;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        inflight_device_req_apply_num_reg_817 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        inflight_device_req_apply_num_s_reg_918 <= cosim_dramA_write_req_apply_V_num_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_50_fu_1164_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        inflight_device_req_apply_num_s_reg_918 <= cosim_dramD_write_req_apply_V_num_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1148_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1148_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1144_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1144_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        inflight_device_req_apply_num_s_reg_918 <= cosim_dramC_write_req_apply_V_num_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_35_fu_1128_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        inflight_device_req_apply_num_s_reg_918 <= cosim_dramB_write_req_apply_V_num_dout;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_34_fu_1358_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        inflight_device_req_apply_num_s_reg_918 <= write_mode_device_pcie_write_req_apply_V_num_dout;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_33_fu_1345_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        inflight_device_req_apply_num_s_reg_918 <= read_mode_device_pcie_write_req_apply_V_num_dout;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_2_fu_1303_p2 == 1'd0) & (tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_32_fu_1309_p1 == 1'd1) & (tmp_2_fu_1303_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_32_fu_1309_p1 == 1'd0) & (tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_1303_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_30_fu_1321_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_31_fu_1333_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_4_fu_1392_p2 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_50_fu_1164_p1 == 1'd0) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        inflight_device_req_apply_num_s_reg_918 <= ap_phi_mux_inflight_device_req_apply_num_phi_fu_821_p4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        inflight_device_req_apply_num_s_reg_918 <= ap_phi_reg_pp0_iter0_inflight_device_req_apply_num_s_reg_918;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_35_fu_1128_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
                last_state_fu_638[0] <= 1'b0;
        last_state_fu_638[1] <= 1'b0;
        last_state_fu_638[2] <= 1'b0;
        last_state_fu_638[3] <= 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1148_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1148_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1144_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1144_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
                last_state_fu_638[0] <= 1'b1;
        last_state_fu_638[1] <= 1'b0;
        last_state_fu_638[2] <= 1'b0;
        last_state_fu_638[3] <= 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_50_fu_1164_p1 == 1'd0) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_50_fu_1164_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
                last_state_fu_638[0] <= 1'b0;
        last_state_fu_638[1] <= 1'b1;
        last_state_fu_638[2] <= 1'b0;
        last_state_fu_638[3] <= 1'b1;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
                last_state_fu_638[0] <= 1'b1;
        last_state_fu_638[1] <= 1'b1;
        last_state_fu_638[2] <= 1'b1;
        last_state_fu_638[3] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_reg_806 <= ap_phi_mux_state_7_phi_fu_994_p38;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        state_reg_806 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_32_fu_1309_p1 == 1'd0) & (tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_1303_p2 == 1'd1))) begin
        state_s_reg_828 <= 8'd6;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_2_fu_1303_p2 == 1'd0) & (tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_s_reg_828 <= ap_phi_mux_state_phi_fu_810_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_4_fu_1392_p2 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_50_fu_1164_p1 == 1'd0) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        state_s_reg_828 <= 8'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_32_fu_1309_p1 == 1'd1) & (tmp_2_fu_1303_p2 == 1'd1))) begin
        state_s_reg_828 <= 8'd2;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        state_s_reg_828 <= 8'd7;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_50_fu_1164_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        state_s_reg_828 <= 8'd10;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1148_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1148_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1144_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1144_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        state_s_reg_828 <= 8'd9;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_35_fu_1128_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        state_s_reg_828 <= 8'd8;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_34_fu_1358_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        state_s_reg_828 <= 8'd5;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_33_fu_1345_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        state_s_reg_828 <= 8'd4;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_31_fu_1333_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        state_s_reg_828 <= 8'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_30_fu_1321_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        state_s_reg_828 <= 8'd3;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_s_reg_828 <= ap_phi_reg_pp0_iter0_state_s_reg_828;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_30_reg_1705 <= empty_n_nbread_fu_650_p3_0;
        tmp_addr_reg_1714 <= host_wrcmd_fin_pcie_write_req_apply_V_addr_dout;
        tmp_num_reg_1709 <= host_wrcmd_fin_pcie_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_30_fu_1321_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_31_reg_1719 <= empty_n_1_nbread_fu_658_p3_0;
        tmp_addr_3_reg_1728 <= host_data_pcie_write_req_apply_V_addr_dout;
        tmp_num_3_reg_1723 <= host_data_pcie_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_1303_p2 == 1'd1))) begin
        empty_n_32_reg_1691 <= empty_n_2_nbread_fu_642_p3_0;
        tmp_addr_5_reg_1700 <= host_rdcmd_fin_pcie_write_req_apply_V_addr_dout;
        tmp_num_5_reg_1695 <= host_rdcmd_fin_pcie_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_33_reg_1733 <= empty_n_3_nbread_fu_666_p3_0;
        tmp_addr_6_reg_1742 <= read_mode_device_pcie_write_req_apply_V_addr_dout;
        tmp_num_41_reg_1737 <= read_mode_device_pcie_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_34_reg_1747 <= empty_n_4_nbread_fu_674_p3_0;
        tmp_addr_8_reg_1756 <= write_mode_device_pcie_write_req_apply_V_addr_dout;
        tmp_num_42_reg_1751 <= write_mode_device_pcie_write_req_apply_V_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_35_reg_1825 <= grp_nbread_fu_690_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_36_reg_1829 <= grp_nbread_fu_698_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_37_reg_1809 <= grp_nbread_fu_698_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_38_reg_1833 <= grp_nbread_fu_706_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_39_reg_1813 <= grp_nbread_fu_706_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_40_reg_1793 <= grp_nbread_fu_706_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_41_reg_1837 <= grp_nbread_fu_682_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_42_reg_1817 <= grp_nbread_fu_682_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_43_reg_1797 <= grp_nbread_fu_682_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_44_reg_1777 <= grp_nbread_fu_682_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_45_reg_1821 <= grp_nbread_fu_690_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_46_reg_1801 <= grp_nbread_fu_690_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_47_reg_1781 <= grp_nbread_fu_690_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_48_reg_1805 <= grp_nbread_fu_698_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_49_reg_1785 <= grp_nbread_fu_698_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))) begin
        empty_n_50_reg_1789 <= grp_nbread_fu_706_p3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_5_fu_1398_p2 == 1'd1))) begin
        empty_n_51_reg_1991 <= empty_n_21_nbread_fu_778_p3_0;
        tmp_data_V_reg_2001 <= host_data_pcie_write_req_data_V_data_V_dout;
        tmp_last_reg_1995 <= host_data_pcie_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_fu_1404_p2 == 1'd1))) begin
        empty_n_52_reg_1976 <= empty_n_22_nbread_fu_770_p3_0;
        tmp_data_V_2_reg_1986 <= host_rdcmd_fin_pcie_write_req_data_V_data_V_dout;
        tmp_last_2_reg_1980 <= host_rdcmd_fin_pcie_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_7_fu_1410_p2 == 1'd1))) begin
        empty_n_53_reg_1961 <= empty_n_23_nbread_fu_762_p3_0;
        tmp_data_V_4_reg_1971 <= host_wrcmd_fin_pcie_write_req_data_V_data_V_dout;
        tmp_last_4_reg_1965 <= host_wrcmd_fin_pcie_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_fu_1416_p2 == 1'd1))) begin
        empty_n_54_reg_1947 <= empty_n_24_nbread_fu_754_p3_0;
        tmp_data_V_6_reg_1956 <= read_mode_device_pcie_write_req_data_V_data_V_dout;
        tmp_last_17_reg_1951 <= read_mode_device_pcie_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_fu_1422_p2 == 1'd1))) begin
        empty_n_55_reg_1933 <= empty_n_25_nbread_fu_746_p3_0;
        tmp_data_V_8_reg_1942 <= write_mode_device_pcie_write_req_data_V_data_V_dout;
        tmp_last_18_reg_1937 <= write_mode_device_pcie_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_fu_1428_p2 == 1'd1))) begin
        empty_n_56_reg_1919 <= empty_n_26_nbread_fu_738_p3_0;
        tmp_data_V_10_reg_1928 <= cosim_dramA_write_req_data_V_data_V_dout;
        tmp_last_19_reg_1923 <= cosim_dramA_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_11_fu_1428_p2 == 1'd0) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_13_fu_1434_p2 == 1'd1))) begin
        empty_n_57_reg_1905 <= empty_n_27_nbread_fu_730_p3_0;
        tmp_data_V_12_reg_1914 <= cosim_dramB_write_req_data_V_data_V_dout;
        tmp_last_20_reg_1909 <= cosim_dramB_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_13_fu_1434_p2 == 1'd0) & (tmp_11_fu_1428_p2 == 1'd0) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_15_fu_1440_p2 == 1'd1))) begin
        empty_n_58_reg_1891 <= empty_n_28_nbread_fu_722_p3_0;
        tmp_data_V_14_reg_1900 <= cosim_dramC_write_req_data_V_data_V_dout;
        tmp_last_21_reg_1895 <= cosim_dramC_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_1440_p2 == 1'd0) & (tmp_13_fu_1434_p2 == 1'd0) & (tmp_11_fu_1428_p2 == 1'd0) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_17_fu_1446_p2 == 1'd1))) begin
        empty_n_59_reg_1877 <= empty_n_29_nbread_fu_714_p3_0;
        tmp_data_V_16_reg_1886 <= cosim_dramD_write_req_data_V_data_V_dout;
        tmp_last_22_reg_1881 <= cosim_dramD_write_req_data_V_last_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        reg_1221 <= cosim_dramA_write_req_apply_V_num_dout;
        reg_1226 <= cosim_dramA_write_req_apply_V_addr_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        reg_1230 <= cosim_dramB_write_req_apply_V_num_dout;
        reg_1235 <= cosim_dramB_write_req_apply_V_addr_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        reg_1239 <= cosim_dramC_write_req_apply_V_num_dout;
        reg_1244 <= cosim_dramC_write_req_apply_V_addr_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)))) begin
        reg_1248 <= cosim_dramD_write_req_apply_V_num_dout;
        reg_1253 <= cosim_dramD_write_req_apply_V_addr_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_13_fu_1434_p2 == 1'd0) & (tmp_11_fu_1428_p2 == 1'd0) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_58_fu_1464_p1 == 1'd1) & (tmp_15_fu_1440_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_1440_p2 == 1'd0) & (tmp_13_fu_1434_p2 == 1'd0) & (tmp_11_fu_1428_p2 == 1'd0) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_59_fu_1452_p1 == 1'd1) & (tmp_17_fu_1446_p2 == 1'd1)))) begin
        reg_1257 <= grp_fu_1199_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_11_reg_1861 <= tmp_11_fu_1428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_11_fu_1428_p2 == 1'd0) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_13_reg_1865 <= tmp_13_fu_1434_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_13_fu_1434_p2 == 1'd0) & (tmp_11_fu_1428_p2 == 1'd0) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_15_reg_1869 <= tmp_15_fu_1440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_1440_p2 == 1'd0) & (tmp_13_fu_1434_p2 == 1'd0) & (tmp_11_fu_1428_p2 == 1'd0) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_17_reg_1873 <= tmp_17_fu_1446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1))) begin
        tmp_1_reg_1765 <= tmp_1_fu_1380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1297_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_2_reg_1687 <= tmp_2_fu_1303_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1))) begin
        tmp_3_reg_1769 <= tmp_3_fu_1386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1))) begin
        tmp_4_reg_1773 <= tmp_4_fu_1392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_reg_1841 <= tmp_5_fu_1398_p2;
        tmp_reg_1683 <= tmp_fu_1297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_6_reg_1845 <= tmp_6_fu_1404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_7_reg_1849 <= tmp_7_fu_1410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_8_reg_1853 <= tmp_8_fu_1416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_9_reg_1857 <= tmp_9_fu_1422_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1))) begin
        tmp_s_reg_1761 <= tmp_s_fu_1374_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_15_reg_1869 == 1'd0) & (tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_59_reg_1877 == 1'd1) & (tmp_17_reg_1873 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_58_reg_1891 == 1'd1) & (tmp_15_reg_1869 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inflight_device_req_apply_num_25_phi_fu_1049_p38 = reg_1257;
    end else if ((((tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_57_reg_1905 == 1'd1) & (tmp_13_reg_1865 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_56_reg_1919 == 1'd1) & (tmp_11_reg_1861 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_55_reg_1933 == 1'd1) & (tmp_9_reg_1857 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_54_reg_1947 == 1'd1) & (tmp_8_reg_1853 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inflight_device_req_apply_num_25_phi_fu_1049_p38 = grp_fu_1205_p2;
    end else if ((((empty_n_59_reg_1877 == 1'd0) & (tmp_15_reg_1869 == 1'd0) & (tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_17_reg_1873 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_17_reg_1873 == 1'd0) & (tmp_15_reg_1869 == 1'd0) & (tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_58_reg_1891 == 1'd0) & (tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_15_reg_1869 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_57_reg_1905 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_13_reg_1865 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_56_reg_1919 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_11_reg_1861 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_55_reg_1933 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_9_reg_1857 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_54_reg_1947 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_8_reg_1853 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_53_reg_1961 == 1'd1) & (tmp_7_reg_1849 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_53_reg_1961 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_7_reg_1849 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_52_reg_1976 == 1'd1) & (tmp_6_reg_1845 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_52_reg_1976 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_6_reg_1845 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_51_reg_1991 == 1'd1) & (tmp_5_reg_1841 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_51_reg_1991 == 1'd0) & (tmp_5_reg_1841 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inflight_device_req_apply_num_25_phi_fu_1049_p38 = inflight_device_req_apply_num_s_reg_918;
    end else begin
        ap_phi_mux_inflight_device_req_apply_num_25_phi_fu_1049_p38 = ap_phi_reg_pp0_iter1_inflight_device_req_apply_num_25_reg_1045;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inflight_device_req_apply_num_phi_fu_821_p4 = ap_phi_mux_inflight_device_req_apply_num_25_phi_fu_1049_p38;
    end else begin
        ap_phi_mux_inflight_device_req_apply_num_phi_fu_821_p4 = inflight_device_req_apply_num_reg_817;
    end
end

always @ (*) begin
    if ((((empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inflight_device_req_apply_num_s_phi_fu_921_p56 = cosim_dramA_write_req_apply_V_num_dout;
    end else if ((((empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1148_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_50_fu_1164_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inflight_device_req_apply_num_s_phi_fu_921_p56 = cosim_dramD_write_req_apply_V_num_dout;
    end else if ((((empty_n_35_fu_1128_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1148_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1148_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1144_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1144_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inflight_device_req_apply_num_s_phi_fu_921_p56 = cosim_dramC_write_req_apply_V_num_dout;
    end else if ((((empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_35_fu_1128_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inflight_device_req_apply_num_s_phi_fu_921_p56 = cosim_dramB_write_req_apply_V_num_dout;
    end else if (((empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_34_fu_1358_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inflight_device_req_apply_num_s_phi_fu_921_p56 = write_mode_device_pcie_write_req_apply_V_num_dout;
    end else if (((empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_33_fu_1345_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_inflight_device_req_apply_num_s_phi_fu_921_p56 = read_mode_device_pcie_write_req_apply_V_num_dout;
    end else if ((((tmp_2_fu_1303_p2 == 1'd0) & (tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_32_fu_1309_p1 == 1'd1) & (tmp_2_fu_1303_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_32_fu_1309_p1 == 1'd0) & (tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_1303_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_30_fu_1321_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_31_fu_1333_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1108_p1 == 1'd0) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_4_fu_1392_p2 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_50_fu_1164_p1 == 1'd0) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_inflight_device_req_apply_num_s_phi_fu_921_p56 = ap_phi_mux_inflight_device_req_apply_num_phi_fu_821_p4;
    end else begin
        ap_phi_mux_inflight_device_req_apply_num_s_phi_fu_921_p56 = ap_phi_reg_pp0_iter0_inflight_device_req_apply_num_s_reg_918;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_195)) begin
        if ((1'b1 == ap_condition_1125)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = 8'd10;
        end else if ((1'b1 == ap_condition_1113)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = state_s_reg_828;
        end else if ((1'b1 == ap_condition_1102)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = 8'd9;
        end else if ((1'b1 == ap_condition_1091)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = 8'd8;
        end else if ((1'b1 == ap_condition_1081)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = 8'd7;
        end else if ((1'b1 == ap_condition_1072)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = 8'd5;
        end else if ((1'b1 == ap_condition_1064)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = 8'd4;
        end else if ((1'b1 == ap_condition_1057)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = 8'd3;
        end else if ((1'b1 == ap_condition_1051)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = 8'd2;
        end else if (((empty_n_51_reg_1991 == 1'd0) & (tmp_5_reg_1841 == 1'd1))) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = 8'd1;
        end else if ((1'b1 == ap_condition_280)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = p_5_cast_cast_fu_1566_p3;
        end else if ((1'b1 == ap_condition_270)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = p_4_cast_cast_fu_1581_p3;
        end else if ((1'b1 == ap_condition_260)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = p_3_cast_cast_fu_1596_p3;
        end else if ((1'b1 == ap_condition_250)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = p_2_cast_cast_fu_1611_p3;
        end else if ((1'b1 == ap_condition_240)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = p_1_cast_cast_fu_1626_p3;
        end else if ((1'b1 == ap_condition_230)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = p_cast_cast_fu_1641_p3;
        end else if ((1'b1 == ap_condition_220)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = p_state_2_cast_cast_fu_1650_p3;
        end else if ((1'b1 == ap_condition_210)) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = p_state_1_cast_cast_fu_1658_p3;
        end else if (((empty_n_51_reg_1991 == 1'd1) & (tmp_5_reg_1841 == 1'd1))) begin
            ap_phi_mux_state_7_phi_fu_994_p38 = p_state_cast_cast_fu_1666_p3;
        end else begin
            ap_phi_mux_state_7_phi_fu_994_p38 = ap_phi_reg_pp0_iter1_state_7_reg_990;
        end
    end else begin
        ap_phi_mux_state_7_phi_fu_994_p38 = ap_phi_reg_pp0_iter1_state_7_reg_990;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_state_phi_fu_810_p4 = ap_phi_mux_state_7_phi_fu_994_p38;
    end else begin
        ap_phi_mux_state_phi_fu_810_p4 = state_reg_806;
    end
end

always @ (*) begin
    if (((empty_n_32_fu_1309_p1 == 1'd0) & (tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_2_fu_1303_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = 8'd6;
    end else if (((tmp_2_fu_1303_p2 == 1'd0) & (tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = ap_phi_mux_state_phi_fu_810_p4;
    end else if ((((grp_fu_1108_p1 == 1'd0) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_4_fu_1392_p2 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_50_fu_1164_p1 == 1'd0) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = 8'd0;
    end else if (((tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_32_fu_1309_p1 == 1'd1) & (tmp_2_fu_1303_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = 8'd2;
    end else if ((((empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1108_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = 8'd7;
    end else if ((((empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1148_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1168_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_50_fu_1164_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = 8'd10;
    end else if ((((empty_n_35_fu_1128_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1148_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1148_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1144_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1144_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = 8'd9;
    end else if ((((empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_35_fu_1128_p1 == 1'd1) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (grp_fu_1124_p1 == 1'd1) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = 8'd8;
    end else if (((empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_34_fu_1358_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = 8'd5;
    end else if (((empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_33_fu_1345_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = 8'd4;
    end else if (((empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_31_fu_1333_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = 8'd1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_30_fu_1321_p1 == 1'd1) & (tmp_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_state_s_phi_fu_831_p56 = 8'd3;
    end else begin
        ap_phi_mux_state_s_phi_fu_831_p56 = ap_phi_reg_pp0_iter0_state_s_reg_828;
    end
end

always @ (*) begin
    if ((((cosim_dramA_write_req_apply_V_num_empty_n & cosim_dramA_write_req_apply_V_addr_empty_n) == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))))) begin
        cosim_dramA_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramA_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((cosim_dramA_write_req_data_V_last_empty_n & cosim_dramA_write_req_data_V_data_V_empty_n) == 1'b1) & (tmp_11_fu_1428_p2 == 1'd1))) begin
        cosim_dramA_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramA_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((cosim_dramB_write_req_apply_V_num_empty_n & cosim_dramB_write_req_apply_V_addr_empty_n) == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))))) begin
        cosim_dramB_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramB_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_11_fu_1428_p2 == 1'd0) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((cosim_dramB_write_req_data_V_last_empty_n & cosim_dramB_write_req_data_V_data_V_empty_n) == 1'b1) & (tmp_13_fu_1434_p2 == 1'd1))) begin
        cosim_dramB_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramB_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((cosim_dramC_write_req_apply_V_num_empty_n & cosim_dramC_write_req_apply_V_addr_empty_n) == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (grp_fu_1168_p1 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))))) begin
        cosim_dramC_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramC_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_13_fu_1434_p2 == 1'd0) & (tmp_11_fu_1428_p2 == 1'd0) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((cosim_dramC_write_req_data_V_last_empty_n & cosim_dramC_write_req_data_V_data_V_empty_n) == 1'b1) & (tmp_15_fu_1440_p2 == 1'd1))) begin
        cosim_dramC_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramC_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((cosim_dramD_write_req_apply_V_num_empty_n & cosim_dramD_write_req_apply_V_addr_empty_n) == 1'b1) & (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_35_fu_1128_p1 == 1'd0) & (grp_fu_1148_p1 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_1374_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1148_p1 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_1_fu_1380_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_3_fu_1386_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_1144_p1 == 1'd0) & (grp_fu_1124_p1 == 1'd0) & (grp_fu_1108_p1 == 1'd0) & (tmp_3_fu_1386_p2 == 1'd0) & (tmp_1_fu_1380_p2 == 1'd0) & (tmp_s_fu_1374_p2 == 1'd0) & (empty_n_34_fu_1358_p1 == 1'd0) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_4_fu_1392_p2 == 1'd1) & (tmp_fu_1297_p2 == 1'd1))))) begin
        cosim_dramD_write_req_apply_V_num0_update = 1'b1;
    end else begin
        cosim_dramD_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_15_fu_1440_p2 == 1'd0) & (tmp_13_fu_1434_p2 == 1'd0) & (tmp_11_fu_1428_p2 == 1'd0) & (tmp_9_fu_1422_p2 == 1'd0) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((cosim_dramD_write_req_data_V_last_empty_n & cosim_dramD_write_req_data_V_data_V_empty_n) == 1'b1) & (tmp_17_fu_1446_p2 == 1'd1))) begin
        cosim_dramD_write_req_data_V_last0_update = 1'b1;
    end else begin
        cosim_dramD_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((host_data_pcie_write_req_apply_V_num_empty_n & host_data_pcie_write_req_apply_V_addr_empty_n) == 1'b1) & (tmp_fu_1297_p2 == 1'd1))) begin
        host_data_pcie_write_req_apply_V_num0_update = 1'b1;
    end else begin
        host_data_pcie_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((host_data_pcie_write_req_data_V_last_empty_n & host_data_pcie_write_req_data_V_data_V_empty_n) == 1'b1) & (tmp_5_fu_1398_p2 == 1'd1))) begin
        host_data_pcie_write_req_data_V_last0_update = 1'b1;
    end else begin
        host_data_pcie_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((host_rdcmd_fin_pcie_write_req_apply_V_num_empty_n & host_rdcmd_fin_pcie_write_req_apply_V_addr_empty_n) == 1'b1) & (tmp_2_fu_1303_p2 == 1'd1))) begin
        host_rdcmd_fin_pcie_write_req_apply_V_num0_update = 1'b1;
    end else begin
        host_rdcmd_fin_pcie_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_5_fu_1398_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((host_rdcmd_fin_pcie_write_req_data_V_last_empty_n & host_rdcmd_fin_pcie_write_req_data_V_data_V_empty_n) == 1'b1) & (tmp_6_fu_1404_p2 == 1'd1))) begin
        host_rdcmd_fin_pcie_write_req_data_V_last0_update = 1'b1;
    end else begin
        host_rdcmd_fin_pcie_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((host_wrcmd_fin_pcie_write_req_apply_V_num_empty_n & host_wrcmd_fin_pcie_write_req_apply_V_addr_empty_n) == 1'b1) & (tmp_fu_1297_p2 == 1'd1))) begin
        host_wrcmd_fin_pcie_write_req_apply_V_num0_update = 1'b1;
    end else begin
        host_wrcmd_fin_pcie_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((host_wrcmd_fin_pcie_write_req_data_V_last_empty_n & host_wrcmd_fin_pcie_write_req_data_V_data_V_empty_n) == 1'b1) & (tmp_7_fu_1410_p2 == 1'd1))) begin
        host_wrcmd_fin_pcie_write_req_data_V_last0_update = 1'b1;
    end else begin
        host_wrcmd_fin_pcie_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_1683 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_32_reg_1691 == 1'd1) & (tmp_2_reg_1687 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_49_reg_1785 == 1'd0) & (empty_n_47_reg_1781 == 1'd0) & (empty_n_44_reg_1777 == 1'd0) & (tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_50_reg_1789 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_47_reg_1781 == 1'd0) & (empty_n_44_reg_1777 == 1'd0) & (tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_49_reg_1785 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_44_reg_1777 == 1'd0) & (tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_47_reg_1781 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_44_reg_1777 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_46_reg_1801 == 1'd0) & (empty_n_43_reg_1797 == 1'd0) & (empty_n_40_reg_1793 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_48_reg_1805 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_43_reg_1797 == 1'd0) & (empty_n_40_reg_1793 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_46_reg_1801 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_40_reg_1793 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_43_reg_1797 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_40_reg_1793 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_42_reg_1817 == 1'd0) & (empty_n_39_reg_1813 == 1'd0) & (empty_n_37_reg_1809 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_45_reg_1821 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_39_reg_1813 == 1'd0) & (empty_n_37_reg_1809 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_42_reg_1817 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_37_reg_1809 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_39_reg_1813 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_37_reg_1809 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_38_reg_1833 == 1'd0) & (empty_n_36_reg_1829 == 1'd0) & (empty_n_35_reg_1825 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_41_reg_1837 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_36_reg_1829 == 1'd0) & (empty_n_35_reg_1825 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_38_reg_1833 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_35_reg_1825 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_36_reg_1829 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_35_reg_1825 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_34_reg_1747 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_33_reg_1733 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_31_reg_1719 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_30_reg_1705 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        pcie_write_req_apply_V_addr_blk_n = pcie_write_req_apply_V_addr_full_n;
    end else begin
        pcie_write_req_apply_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op348_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pcie_write_req_apply_V_addr_din = tmp_addr_reg_1714;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op347_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pcie_write_req_apply_V_addr_din = tmp_addr_3_reg_1728;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op346_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pcie_write_req_apply_V_addr_din = tmp_addr_6_reg_1742;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op345_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pcie_write_req_apply_V_addr_din = tmp_addr_8_reg_1756;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op338_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op332_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op326_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op320_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pcie_write_req_apply_V_addr_din = grp_fu_1284_p2;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op344_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op330_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op324_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op318_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pcie_write_req_apply_V_addr_din = grp_fu_1277_p2;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op342_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op336_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op322_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op316_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pcie_write_req_apply_V_addr_din = grp_fu_1270_p2;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op340_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op334_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op328_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op314_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pcie_write_req_apply_V_addr_din = grp_fu_1263_p2;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op312_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pcie_write_req_apply_V_addr_din = tmp_addr_5_reg_1700;
    end else begin
        pcie_write_req_apply_V_addr_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op348_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op347_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op346_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op345_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op344_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op342_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op340_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op338_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op336_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op334_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op332_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op330_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op328_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op326_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op324_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op322_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op320_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op318_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op316_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op312_write_state3 == 1'b1)))) begin
        pcie_write_req_apply_V_num1_update = 1'b1;
    end else begin
        pcie_write_req_apply_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_1683 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_32_reg_1691 == 1'd1) & (tmp_2_reg_1687 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_49_reg_1785 == 1'd0) & (empty_n_47_reg_1781 == 1'd0) & (empty_n_44_reg_1777 == 1'd0) & (tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_50_reg_1789 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_47_reg_1781 == 1'd0) & (empty_n_44_reg_1777 == 1'd0) & (tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_49_reg_1785 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_44_reg_1777 == 1'd0) & (tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_47_reg_1781 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_44_reg_1777 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_46_reg_1801 == 1'd0) & (empty_n_43_reg_1797 == 1'd0) & (empty_n_40_reg_1793 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_48_reg_1805 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_43_reg_1797 == 1'd0) & (empty_n_40_reg_1793 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_46_reg_1801 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_40_reg_1793 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_43_reg_1797 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_40_reg_1793 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_42_reg_1817 == 1'd0) & (empty_n_39_reg_1813 == 1'd0) & (empty_n_37_reg_1809 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_45_reg_1821 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_39_reg_1813 == 1'd0) & (empty_n_37_reg_1809 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_42_reg_1817 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_37_reg_1809 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_39_reg_1813 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_37_reg_1809 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_38_reg_1833 == 1'd0) & (empty_n_36_reg_1829 == 1'd0) & (empty_n_35_reg_1825 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_41_reg_1837 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_36_reg_1829 == 1'd0) & (empty_n_35_reg_1825 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_38_reg_1833 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_35_reg_1825 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_36_reg_1829 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_35_reg_1825 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_34_reg_1747 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_33_reg_1733 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((empty_n_30_reg_1705 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_31_reg_1719 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_30_reg_1705 == 1'd1) & (tmp_reg_1683 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        pcie_write_req_apply_V_num_blk_n = pcie_write_req_apply_V_num_full_n;
    end else begin
        pcie_write_req_apply_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op348_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pcie_write_req_apply_V_num_din = tmp_num_reg_1709;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op347_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pcie_write_req_apply_V_num_din = tmp_num_3_reg_1723;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op346_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pcie_write_req_apply_V_num_din = tmp_num_41_reg_1737;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op345_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pcie_write_req_apply_V_num_din = tmp_num_42_reg_1751;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op338_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op332_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op326_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op320_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pcie_write_req_apply_V_num_din = reg_1221;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op344_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op330_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op324_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op318_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pcie_write_req_apply_V_num_din = reg_1230;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op342_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op336_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op322_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op316_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pcie_write_req_apply_V_num_din = reg_1239;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op340_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op334_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op328_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op314_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001)))) begin
        pcie_write_req_apply_V_num_din = reg_1248;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op312_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        pcie_write_req_apply_V_num_din = tmp_num_5_reg_1695;
    end else begin
        pcie_write_req_apply_V_num_din = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_15_reg_1869 == 1'd0) & (tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_59_reg_1877 == 1'd1) & (tmp_17_reg_1873 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_58_reg_1891 == 1'd1) & (tmp_15_reg_1869 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_57_reg_1905 == 1'd1) & (tmp_13_reg_1865 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_56_reg_1919 == 1'd1) & (tmp_11_reg_1861 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_55_reg_1933 == 1'd1) & (tmp_9_reg_1857 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_54_reg_1947 == 1'd1) & (tmp_8_reg_1853 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_53_reg_1961 == 1'd1) & (tmp_7_reg_1849 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_52_reg_1976 == 1'd1) & (tmp_6_reg_1845 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_51_reg_1991 == 1'd1) & (tmp_5_reg_1841 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        pcie_write_req_data_V_data_V_blk_n = pcie_write_req_data_V_data_V_full_n;
    end else begin
        pcie_write_req_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1364)) begin
        if ((ap_predicate_op399_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_reg_2001;
        end else if ((ap_predicate_op395_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_2_reg_1986;
        end else if ((ap_predicate_op391_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_4_reg_1971;
        end else if ((ap_predicate_op388_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_6_reg_1956;
        end else if ((ap_predicate_op381_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_8_reg_1942;
        end else if ((ap_predicate_op374_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_10_reg_1928;
        end else if ((ap_predicate_op367_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_12_reg_1914;
        end else if ((ap_predicate_op360_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_14_reg_1900;
        end else if ((ap_predicate_op354_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_data_V_din = tmp_data_V_16_reg_1886;
        end else begin
            pcie_write_req_data_V_data_V_din = 'bx;
        end
    end else begin
        pcie_write_req_data_V_data_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op399_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op395_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op391_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op388_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op381_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op374_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op367_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op360_write_state3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op354_write_state3 == 1'b1)))) begin
        pcie_write_req_data_V_last1_update = 1'b1;
    end else begin
        pcie_write_req_data_V_last1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_15_reg_1869 == 1'd0) & (tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_59_reg_1877 == 1'd1) & (tmp_17_reg_1873 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_58_reg_1891 == 1'd1) & (tmp_15_reg_1869 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_57_reg_1905 == 1'd1) & (tmp_13_reg_1865 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_56_reg_1919 == 1'd1) & (tmp_11_reg_1861 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_55_reg_1933 == 1'd1) & (tmp_9_reg_1857 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_54_reg_1947 == 1'd1) & (tmp_8_reg_1853 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_6_reg_1845 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_53_reg_1961 == 1'd1) & (tmp_7_reg_1849 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_52_reg_1976 == 1'd1) & (tmp_6_reg_1845 == 1'd1) & (tmp_5_reg_1841 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_n_51_reg_1991 == 1'd1) & (tmp_5_reg_1841 == 1'd1) & (1'b0 == ap_block_pp0_stage0)))) begin
        pcie_write_req_data_V_last_blk_n = pcie_write_req_data_V_last_full_n;
    end else begin
        pcie_write_req_data_V_last_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1364)) begin
        if ((ap_predicate_op399_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_last_din = tmp_last_reg_1995;
        end else if ((ap_predicate_op395_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_last_din = tmp_last_2_reg_1980;
        end else if ((ap_predicate_op391_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_last_din = tmp_last_4_reg_1965;
        end else if ((ap_predicate_op388_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_last_din = tmp_last_6_fu_1635_p2;
        end else if ((ap_predicate_op381_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_last_din = tmp_last_8_fu_1620_p2;
        end else if ((ap_predicate_op374_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_last_din = tmp_last_10_fu_1605_p2;
        end else if ((ap_predicate_op367_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_last_din = tmp_last_12_fu_1590_p2;
        end else if ((ap_predicate_op360_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_last_din = tmp_last_14_fu_1575_p2;
        end else if ((ap_predicate_op354_write_state3 == 1'b1)) begin
            pcie_write_req_data_V_last_din = tmp_last_16_fu_1560_p2;
        end else begin
            pcie_write_req_data_V_last_din = 'bx;
        end
    end else begin
        pcie_write_req_data_V_last_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((read_mode_device_pcie_write_req_apply_V_num_empty_n & read_mode_device_pcie_write_req_apply_V_addr_empty_n) == 1'b1) & (tmp_fu_1297_p2 == 1'd1))) begin
        read_mode_device_pcie_write_req_apply_V_num0_update = 1'b1;
    end else begin
        read_mode_device_pcie_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((read_mode_device_pcie_write_req_data_V_last_empty_n & read_mode_device_pcie_write_req_data_V_data_V_empty_n) == 1'b1) & (tmp_8_fu_1416_p2 == 1'd1))) begin
        read_mode_device_pcie_write_req_data_V_last0_update = 1'b1;
    end else begin
        read_mode_device_pcie_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_33_fu_1345_p1 == 1'd0) & (empty_n_31_fu_1333_p1 == 1'd0) & (empty_n_30_fu_1321_p1 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_mode_device_pcie_write_req_apply_V_num_empty_n & write_mode_device_pcie_write_req_apply_V_addr_empty_n) == 1'b1) & (tmp_fu_1297_p2 == 1'd1))) begin
        write_mode_device_pcie_write_req_apply_V_num0_update = 1'b1;
    end else begin
        write_mode_device_pcie_write_req_apply_V_num0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_8_fu_1416_p2 == 1'd0) & (tmp_7_fu_1410_p2 == 1'd0) & (tmp_6_fu_1404_p2 == 1'd0) & (tmp_5_fu_1398_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((write_mode_device_pcie_write_req_data_V_last_empty_n & write_mode_device_pcie_write_req_data_V_data_V_empty_n) == 1'b1) & (tmp_9_fu_1422_p2 == 1'd1))) begin
        write_mode_device_pcie_write_req_data_V_last0_update = 1'b1;
    end else begin
        write_mode_device_pcie_write_req_data_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op399_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op395_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op391_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op388_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op381_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op374_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op367_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op360_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op354_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op348_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op347_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op346_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op345_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op344_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op342_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op340_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op338_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op336_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op334_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op332_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op330_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op328_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op326_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op324_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op322_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op320_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op318_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op316_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op312_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op399_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op395_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op391_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op388_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op381_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op374_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op367_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op360_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op354_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op348_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op347_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op346_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op345_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op344_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op342_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op340_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op338_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op336_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op334_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op332_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op330_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op328_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op326_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op324_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op322_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op320_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op318_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op316_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op312_write_state3 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op399_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op395_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op391_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op388_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op381_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op374_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op367_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op360_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op354_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op348_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op347_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op346_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op345_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op344_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op342_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op340_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op338_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op336_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op334_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op332_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op330_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op328_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op326_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op324_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op322_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op320_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op318_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op316_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op312_write_state3 == 1'b1))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op399_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op395_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op391_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op388_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op381_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op374_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op367_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op360_write_state3 == 1'b1)) | ((pcie_write_req_data_V_last1_status == 1'b0) & (ap_predicate_op354_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op348_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op347_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op346_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op345_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op344_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op342_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op340_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op338_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op336_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op334_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op332_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op330_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op328_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op326_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op324_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op322_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op320_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op318_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op316_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op314_write_state3 == 1'b1)) | ((pcie_write_req_apply_V_num1_status == 1'b0) & (ap_predicate_op312_write_state3 == 1'b1)));
end

always @ (*) begin
    ap_condition_1051 = ((empty_n_52_reg_1976 == 1'd0) & (tmp_6_reg_1845 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_1057 = ((empty_n_53_reg_1961 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (tmp_7_reg_1849 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_1064 = ((empty_n_54_reg_1947 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (tmp_8_reg_1853 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_1072 = ((empty_n_55_reg_1933 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (tmp_9_reg_1857 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_1081 = ((empty_n_56_reg_1919 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (tmp_11_reg_1861 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_1091 = ((empty_n_57_reg_1905 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (tmp_13_reg_1865 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_1102 = ((empty_n_58_reg_1891 == 1'd0) & (tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (tmp_15_reg_1869 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_1113 = ((tmp_17_reg_1873 == 1'd0) & (tmp_15_reg_1869 == 1'd0) & (tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_1125 = ((empty_n_59_reg_1877 == 1'd0) & (tmp_15_reg_1869 == 1'd0) & (tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (tmp_17_reg_1873 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_1364 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_195 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_210 = ((empty_n_52_reg_1976 == 1'd1) & (tmp_6_reg_1845 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_220 = ((tmp_6_reg_1845 == 1'd0) & (empty_n_53_reg_1961 == 1'd1) & (tmp_7_reg_1849 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_230 = ((tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_54_reg_1947 == 1'd1) & (tmp_8_reg_1853 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_240 = ((tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_55_reg_1933 == 1'd1) & (tmp_9_reg_1857 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_250 = ((tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_56_reg_1919 == 1'd1) & (tmp_11_reg_1861 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_260 = ((tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_57_reg_1905 == 1'd1) & (tmp_13_reg_1865 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_270 = ((tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_58_reg_1891 == 1'd1) & (tmp_15_reg_1869 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_condition_280 = ((tmp_15_reg_1869 == 1'd0) & (tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_59_reg_1877 == 1'd1) & (tmp_17_reg_1873 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_inflight_device_req_apply_num_s_reg_918 = 'bx;

assign ap_phi_reg_pp0_iter0_state_s_reg_828 = 'bx;

assign ap_phi_reg_pp0_iter1_inflight_device_req_apply_num_25_reg_1045 = 'bx;

assign ap_phi_reg_pp0_iter1_state_7_reg_990 = 'bx;

always @ (*) begin
    ap_predicate_op312_write_state3 = ((tmp_reg_1683 == 1'd0) & (empty_n_32_reg_1691 == 1'd1) & (tmp_2_reg_1687 == 1'd1));
end

always @ (*) begin
    ap_predicate_op314_write_state3 = ((empty_n_49_reg_1785 == 1'd0) & (empty_n_47_reg_1781 == 1'd0) & (empty_n_44_reg_1777 == 1'd0) & (tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_50_reg_1789 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op316_write_state3 = ((empty_n_47_reg_1781 == 1'd0) & (empty_n_44_reg_1777 == 1'd0) & (tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_49_reg_1785 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op318_write_state3 = ((empty_n_44_reg_1777 == 1'd0) & (tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_47_reg_1781 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op320_write_state3 = ((tmp_3_reg_1769 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_44_reg_1777 == 1'd1) & (tmp_4_reg_1773 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op322_write_state3 = ((empty_n_46_reg_1801 == 1'd0) & (empty_n_43_reg_1797 == 1'd0) & (empty_n_40_reg_1793 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_48_reg_1805 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op324_write_state3 = ((empty_n_43_reg_1797 == 1'd0) & (empty_n_40_reg_1793 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_46_reg_1801 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op326_write_state3 = ((empty_n_40_reg_1793 == 1'd0) & (tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_43_reg_1797 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op328_write_state3 = ((tmp_1_reg_1765 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_40_reg_1793 == 1'd1) & (tmp_3_reg_1769 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op330_write_state3 = ((empty_n_42_reg_1817 == 1'd0) & (empty_n_39_reg_1813 == 1'd0) & (empty_n_37_reg_1809 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_45_reg_1821 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op332_write_state3 = ((empty_n_39_reg_1813 == 1'd0) & (empty_n_37_reg_1809 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_42_reg_1817 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op334_write_state3 = ((empty_n_37_reg_1809 == 1'd0) & (tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_39_reg_1813 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op336_write_state3 = ((tmp_s_reg_1761 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_37_reg_1809 == 1'd1) & (tmp_1_reg_1765 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op338_write_state3 = ((empty_n_38_reg_1833 == 1'd0) & (empty_n_36_reg_1829 == 1'd0) & (empty_n_35_reg_1825 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_41_reg_1837 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op340_write_state3 = ((empty_n_36_reg_1829 == 1'd0) & (empty_n_35_reg_1825 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_38_reg_1833 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op342_write_state3 = ((empty_n_35_reg_1825 == 1'd0) & (empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_36_reg_1829 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op344_write_state3 = ((empty_n_34_reg_1747 == 1'd0) & (empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_35_reg_1825 == 1'd1) & (tmp_s_reg_1761 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op345_write_state3 = ((empty_n_33_reg_1733 == 1'd0) & (empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_34_reg_1747 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op346_write_state3 = ((empty_n_31_reg_1719 == 1'd0) & (empty_n_30_reg_1705 == 1'd0) & (empty_n_33_reg_1733 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op347_write_state3 = ((empty_n_30_reg_1705 == 1'd0) & (empty_n_31_reg_1719 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op348_write_state3 = ((empty_n_30_reg_1705 == 1'd1) & (tmp_reg_1683 == 1'd1));
end

always @ (*) begin
    ap_predicate_op354_write_state3 = ((tmp_15_reg_1869 == 1'd0) & (tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_59_reg_1877 == 1'd1) & (tmp_17_reg_1873 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_predicate_op360_write_state3 = ((tmp_13_reg_1865 == 1'd0) & (tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_58_reg_1891 == 1'd1) & (tmp_15_reg_1869 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_predicate_op367_write_state3 = ((tmp_11_reg_1861 == 1'd0) & (tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_57_reg_1905 == 1'd1) & (tmp_13_reg_1865 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_predicate_op374_write_state3 = ((tmp_9_reg_1857 == 1'd0) & (tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_56_reg_1919 == 1'd1) & (tmp_11_reg_1861 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_predicate_op381_write_state3 = ((tmp_8_reg_1853 == 1'd0) & (tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_55_reg_1933 == 1'd1) & (tmp_9_reg_1857 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_predicate_op388_write_state3 = ((tmp_7_reg_1849 == 1'd0) & (tmp_6_reg_1845 == 1'd0) & (empty_n_54_reg_1947 == 1'd1) & (tmp_8_reg_1853 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_predicate_op391_write_state3 = ((tmp_6_reg_1845 == 1'd0) & (empty_n_53_reg_1961 == 1'd1) & (tmp_7_reg_1849 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_predicate_op395_write_state3 = ((empty_n_52_reg_1976 == 1'd1) & (tmp_6_reg_1845 == 1'd1) & (tmp_5_reg_1841 == 1'd0));
end

always @ (*) begin
    ap_predicate_op399_write_state3 = ((empty_n_51_reg_1991 == 1'd1) & (tmp_5_reg_1841 == 1'd1));
end

assign ap_ready = 1'b0;

assign cosim_dramA_write_req_apply_V_addr_read = cosim_dramA_write_req_apply_V_num0_update;

assign cosim_dramA_write_req_apply_V_num_read = cosim_dramA_write_req_apply_V_num0_update;

assign cosim_dramA_write_req_data_V_data_V_read = cosim_dramA_write_req_data_V_last0_update;

assign cosim_dramA_write_req_data_V_last_read = cosim_dramA_write_req_data_V_last0_update;

assign cosim_dramB_write_req_apply_V_addr_read = cosim_dramB_write_req_apply_V_num0_update;

assign cosim_dramB_write_req_apply_V_num_read = cosim_dramB_write_req_apply_V_num0_update;

assign cosim_dramB_write_req_data_V_data_V_read = cosim_dramB_write_req_data_V_last0_update;

assign cosim_dramB_write_req_data_V_last_read = cosim_dramB_write_req_data_V_last0_update;

assign cosim_dramC_write_req_apply_V_addr_read = cosim_dramC_write_req_apply_V_num0_update;

assign cosim_dramC_write_req_apply_V_num_read = cosim_dramC_write_req_apply_V_num0_update;

assign cosim_dramC_write_req_data_V_data_V_read = cosim_dramC_write_req_data_V_last0_update;

assign cosim_dramC_write_req_data_V_last_read = cosim_dramC_write_req_data_V_last0_update;

assign cosim_dramD_write_req_apply_V_addr_read = cosim_dramD_write_req_apply_V_num0_update;

assign cosim_dramD_write_req_apply_V_num_read = cosim_dramD_write_req_apply_V_num0_update;

assign cosim_dramD_write_req_data_V_data_V_read = cosim_dramD_write_req_data_V_last0_update;

assign cosim_dramD_write_req_data_V_last_read = cosim_dramD_write_req_data_V_last0_update;

assign empty_n_1_nbread_fu_658_p3_0 = (host_data_pcie_write_req_apply_V_num_empty_n & host_data_pcie_write_req_apply_V_addr_empty_n);

assign empty_n_21_nbread_fu_778_p3_0 = (host_data_pcie_write_req_data_V_last_empty_n & host_data_pcie_write_req_data_V_data_V_empty_n);

assign empty_n_22_nbread_fu_770_p3_0 = (host_rdcmd_fin_pcie_write_req_data_V_last_empty_n & host_rdcmd_fin_pcie_write_req_data_V_data_V_empty_n);

assign empty_n_23_nbread_fu_762_p3_0 = (host_wrcmd_fin_pcie_write_req_data_V_last_empty_n & host_wrcmd_fin_pcie_write_req_data_V_data_V_empty_n);

assign empty_n_24_nbread_fu_754_p3_0 = (read_mode_device_pcie_write_req_data_V_last_empty_n & read_mode_device_pcie_write_req_data_V_data_V_empty_n);

assign empty_n_25_nbread_fu_746_p3_0 = (write_mode_device_pcie_write_req_data_V_last_empty_n & write_mode_device_pcie_write_req_data_V_data_V_empty_n);

assign empty_n_26_nbread_fu_738_p3_0 = (cosim_dramA_write_req_data_V_last_empty_n & cosim_dramA_write_req_data_V_data_V_empty_n);

assign empty_n_27_nbread_fu_730_p3_0 = (cosim_dramB_write_req_data_V_last_empty_n & cosim_dramB_write_req_data_V_data_V_empty_n);

assign empty_n_28_nbread_fu_722_p3_0 = (cosim_dramC_write_req_data_V_last_empty_n & cosim_dramC_write_req_data_V_data_V_empty_n);

assign empty_n_29_nbread_fu_714_p3_0 = (cosim_dramD_write_req_data_V_last_empty_n & cosim_dramD_write_req_data_V_data_V_empty_n);

assign empty_n_2_nbread_fu_642_p3_0 = (host_rdcmd_fin_pcie_write_req_apply_V_num_empty_n & host_rdcmd_fin_pcie_write_req_apply_V_addr_empty_n);

assign empty_n_30_fu_1321_p1 = empty_n_nbread_fu_650_p3_0;

assign empty_n_31_fu_1333_p1 = empty_n_1_nbread_fu_658_p3_0;

assign empty_n_32_fu_1309_p1 = empty_n_2_nbread_fu_642_p3_0;

assign empty_n_33_fu_1345_p1 = empty_n_3_nbread_fu_666_p3_0;

assign empty_n_34_fu_1358_p1 = empty_n_4_nbread_fu_674_p3_0;

assign empty_n_35_fu_1128_p1 = grp_nbread_fu_690_p3_0;

assign empty_n_3_nbread_fu_666_p3_0 = (read_mode_device_pcie_write_req_apply_V_num_empty_n & read_mode_device_pcie_write_req_apply_V_addr_empty_n);

assign empty_n_4_nbread_fu_674_p3_0 = (write_mode_device_pcie_write_req_apply_V_num_empty_n & write_mode_device_pcie_write_req_apply_V_addr_empty_n);

assign empty_n_50_fu_1164_p1 = grp_nbread_fu_706_p3_0;

assign empty_n_58_fu_1464_p1 = empty_n_28_nbread_fu_722_p3_0;

assign empty_n_59_fu_1452_p1 = empty_n_29_nbread_fu_714_p3_0;

assign empty_n_nbread_fu_650_p3_0 = (host_wrcmd_fin_pcie_write_req_apply_V_num_empty_n & host_wrcmd_fin_pcie_write_req_apply_V_addr_empty_n);

assign grp_fu_1108_p1 = grp_nbread_fu_682_p3_0;

assign grp_fu_1124_p1 = grp_nbread_fu_690_p3_0;

assign grp_fu_1144_p1 = grp_nbread_fu_698_p3_0;

assign grp_fu_1148_p1 = grp_nbread_fu_698_p3_0;

assign grp_fu_1168_p1 = grp_nbread_fu_706_p3_0;

assign grp_fu_1199_p2 = ($signed(ap_phi_mux_inflight_device_req_apply_num_s_phi_fu_921_p56) + $signed(8'd255));

assign grp_fu_1205_p2 = ($signed(inflight_device_req_apply_num_s_reg_918) + $signed(8'd255));

assign grp_fu_1215_p2 = ((grp_fu_1205_p2 == 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_1263_p2 = (reg_1253 + 64'd68719476736);

assign grp_fu_1270_p2 = (reg_1244 + 64'd51539607552);

assign grp_fu_1277_p2 = (reg_1235 + 64'd34359738368);

assign grp_fu_1284_p2 = (reg_1226 + 64'd17179869184);

assign grp_fu_1291_p2 = ((reg_1257 == 8'd0) ? 1'b1 : 1'b0);

assign grp_nbread_fu_682_p3_0 = (cosim_dramA_write_req_apply_V_num_empty_n & cosim_dramA_write_req_apply_V_addr_empty_n);

assign grp_nbread_fu_690_p3_0 = (cosim_dramB_write_req_apply_V_num_empty_n & cosim_dramB_write_req_apply_V_addr_empty_n);

assign grp_nbread_fu_698_p3_0 = (cosim_dramC_write_req_apply_V_num_empty_n & cosim_dramC_write_req_apply_V_addr_empty_n);

assign grp_nbread_fu_706_p3_0 = (cosim_dramD_write_req_apply_V_num_empty_n & cosim_dramD_write_req_apply_V_addr_empty_n);

assign host_data_pcie_write_req_apply_V_addr_read = host_data_pcie_write_req_apply_V_num0_update;

assign host_data_pcie_write_req_apply_V_num_read = host_data_pcie_write_req_apply_V_num0_update;

assign host_data_pcie_write_req_data_V_data_V_read = host_data_pcie_write_req_data_V_last0_update;

assign host_data_pcie_write_req_data_V_last_read = host_data_pcie_write_req_data_V_last0_update;

assign host_rdcmd_fin_pcie_write_req_apply_V_addr_read = host_rdcmd_fin_pcie_write_req_apply_V_num0_update;

assign host_rdcmd_fin_pcie_write_req_apply_V_num_read = host_rdcmd_fin_pcie_write_req_apply_V_num0_update;

assign host_rdcmd_fin_pcie_write_req_data_V_data_V_read = host_rdcmd_fin_pcie_write_req_data_V_last0_update;

assign host_rdcmd_fin_pcie_write_req_data_V_last_read = host_rdcmd_fin_pcie_write_req_data_V_last0_update;

assign host_wrcmd_fin_pcie_write_req_apply_V_addr_read = host_wrcmd_fin_pcie_write_req_apply_V_num0_update;

assign host_wrcmd_fin_pcie_write_req_apply_V_num_read = host_wrcmd_fin_pcie_write_req_apply_V_num0_update;

assign host_wrcmd_fin_pcie_write_req_data_V_data_V_read = host_wrcmd_fin_pcie_write_req_data_V_last0_update;

assign host_wrcmd_fin_pcie_write_req_data_V_last_read = host_wrcmd_fin_pcie_write_req_data_V_last0_update;

assign p_1_cast_cast_fu_1626_p3 = ((grp_fu_1215_p2[0:0] === 1'b1) ? 8'd0 : 8'd5);

assign p_2_cast_cast_fu_1611_p3 = ((grp_fu_1215_p2[0:0] === 1'b1) ? 8'd0 : 8'd7);

assign p_3_cast_cast_fu_1596_p3 = ((grp_fu_1215_p2[0:0] === 1'b1) ? 8'd0 : 8'd8);

assign p_4_cast_cast_fu_1581_p3 = ((grp_fu_1291_p2[0:0] === 1'b1) ? 8'd0 : 8'd9);

assign p_5_cast_cast_fu_1566_p3 = ((grp_fu_1291_p2[0:0] === 1'b1) ? 8'd0 : 8'd10);

assign p_cast_cast_fu_1641_p3 = ((grp_fu_1215_p2[0:0] === 1'b1) ? 8'd0 : 8'd4);

assign p_state_1_cast_cast_fu_1658_p3 = ((tmp_last_2_reg_1980[0:0] === 1'b1) ? 8'd0 : 8'd2);

assign p_state_2_cast_cast_fu_1650_p3 = ((tmp_last_4_reg_1965[0:0] === 1'b1) ? 8'd0 : 8'd3);

assign p_state_cast_cast_fu_1666_p3 = ((tmp_last_reg_1995[0:0] === 1'b1) ? 8'd6 : 8'd1);

assign pcie_write_req_apply_V_addr_write = pcie_write_req_apply_V_num1_update;

assign pcie_write_req_apply_V_num1_status = (pcie_write_req_apply_V_num_full_n & pcie_write_req_apply_V_addr_full_n);

assign pcie_write_req_apply_V_num_write = pcie_write_req_apply_V_num1_update;

assign pcie_write_req_data_V_data_V_write = pcie_write_req_data_V_last1_update;

assign pcie_write_req_data_V_last1_status = (pcie_write_req_data_V_last_full_n & pcie_write_req_data_V_data_V_full_n);

assign pcie_write_req_data_V_last_write = pcie_write_req_data_V_last1_update;

assign read_mode_device_pcie_write_req_apply_V_addr_read = read_mode_device_pcie_write_req_apply_V_num0_update;

assign read_mode_device_pcie_write_req_apply_V_num_read = read_mode_device_pcie_write_req_apply_V_num0_update;

assign read_mode_device_pcie_write_req_data_V_data_V_read = read_mode_device_pcie_write_req_data_V_last0_update;

assign read_mode_device_pcie_write_req_data_V_last_read = read_mode_device_pcie_write_req_data_V_last0_update;

assign tmp_11_fu_1428_p2 = ((ap_phi_mux_state_s_phi_fu_831_p56 == 8'd7) ? 1'b1 : 1'b0);

assign tmp_13_fu_1434_p2 = ((ap_phi_mux_state_s_phi_fu_831_p56 == 8'd8) ? 1'b1 : 1'b0);

assign tmp_15_fu_1440_p2 = ((ap_phi_mux_state_s_phi_fu_831_p56 == 8'd9) ? 1'b1 : 1'b0);

assign tmp_17_fu_1446_p2 = ((ap_phi_mux_state_s_phi_fu_831_p56 == 8'd10) ? 1'b1 : 1'b0);

assign tmp_1_fu_1380_p2 = ((last_state_fu_638 == 5'd8) ? 1'b1 : 1'b0);

assign tmp_2_fu_1303_p2 = ((ap_phi_mux_state_phi_fu_810_p4 == 8'd6) ? 1'b1 : 1'b0);

assign tmp_3_fu_1386_p2 = ((last_state_fu_638 == 5'd9) ? 1'b1 : 1'b0);

assign tmp_4_fu_1392_p2 = ((last_state_fu_638 == 5'd10) ? 1'b1 : 1'b0);

assign tmp_5_fu_1398_p2 = ((ap_phi_mux_state_s_phi_fu_831_p56 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_6_fu_1404_p2 = ((ap_phi_mux_state_s_phi_fu_831_p56 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_7_fu_1410_p2 = ((ap_phi_mux_state_s_phi_fu_831_p56 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_8_fu_1416_p2 = ((ap_phi_mux_state_s_phi_fu_831_p56 == 8'd4) ? 1'b1 : 1'b0);

assign tmp_9_fu_1422_p2 = ((ap_phi_mux_state_s_phi_fu_831_p56 == 8'd5) ? 1'b1 : 1'b0);

assign tmp_fu_1297_p2 = ((ap_phi_mux_state_phi_fu_810_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_last_10_fu_1605_p2 = (tmp_last_19_reg_1923 | grp_fu_1215_p2);

assign tmp_last_12_fu_1590_p2 = (tmp_last_20_reg_1909 | grp_fu_1215_p2);

assign tmp_last_14_fu_1575_p2 = (tmp_last_21_reg_1895 | grp_fu_1291_p2);

assign tmp_last_16_fu_1560_p2 = (tmp_last_22_reg_1881 | grp_fu_1291_p2);

assign tmp_last_6_fu_1635_p2 = (tmp_last_17_reg_1951 | grp_fu_1215_p2);

assign tmp_last_8_fu_1620_p2 = (tmp_last_18_reg_1937 | grp_fu_1215_p2);

assign tmp_s_fu_1374_p2 = ((last_state_fu_638 == 5'd7) ? 1'b1 : 1'b0);

assign write_mode_device_pcie_write_req_apply_V_addr_read = write_mode_device_pcie_write_req_apply_V_num0_update;

assign write_mode_device_pcie_write_req_apply_V_num_read = write_mode_device_pcie_write_req_apply_V_num0_update;

assign write_mode_device_pcie_write_req_data_V_data_V_read = write_mode_device_pcie_write_req_data_V_last0_update;

assign write_mode_device_pcie_write_req_data_V_last_read = write_mode_device_pcie_write_req_data_V_last0_update;

always @ (posedge ap_clk) begin
    last_state_fu_638[4] <= 1'b0;
end

endmodule //pcie_write_multiplexer
