{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698210082417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698210082417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 14:01:22 2023 " "Processing started: Wed Oct 25 14:01:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698210082417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698210082417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPB_CPLD -c SPB_CPLD " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPB_CPLD -c SPB_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698210082417 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698210083421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spb_cpld.bdf 1 1 " "Found 1 design units, including 1 entities, in source file spb_cpld.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SPB_CPLD " "Found entity 1: SPB_CPLD" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698210083471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698210083471 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPB_CPLD " "Elaborating entity \"SPB_CPLD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698210083491 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "BF_A\[0..19\] " "Not all bits in bus \"BF_A\[0..19\]\" are used" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1698210083491 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "BF_A " "Converted elements in bus name \"BF_A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BF_A\[0..4\] BF_A0..4 " "Converted element name(s) from \"BF_A\[0..4\]\" to \"BF_A0..4\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698210083491 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BF_A\[17..19\] BF_A17..19 " "Converted element name(s) from \"BF_A\[17..19\]\" to \"BF_A17..19\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698210083491 ""}  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1698210083491 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_JOY_FAST " "Pin \"LED_JOY_FAST\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 504 352 571 520 "LED_JOY_FAST" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_JOY_SLOW " "Pin \"LED_JOY_SLOW\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 520 352 577 536 "LED_JOY_SLOW" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED_DCU_POWER " "Pin \"LED_DCU_POWER\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 488 352 594 504 "LED_DCU_POWER" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_DAC_/CLR " "Pin \"SIG_DAC_/CLR\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 920 344 558 936 "SIG_DAC_/CLR" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_RDC1_/CS " "Pin \"SIG_RDC1_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 696 352 566 712 "SIG_RDC1_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_RDC2_/CS " "Pin \"SIG_RDC2_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 712 352 566 728 "SIG_RDC2_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_ADC1_/CS " "Pin \"SIG_ADC1_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 832 344 556 848 "SIG_ADC1_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_ADC2_/CS " "Pin \"SIG_ADC2_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 848 344 556 864 "SIG_ADC2_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_ADC3_/CS " "Pin \"SIG_ADC3_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 864 344 556 880 "SIG_ADC3_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_ADC4_/CS " "Pin \"SIG_ADC4_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 880 344 556 896 "SIG_ADC4_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_DAC1_/CS " "Pin \"SIG_DAC1_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 936 344 556 952 "SIG_DAC1_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_DAC2_/CS " "Pin \"SIG_DAC2_/CS\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 952 344 556 968 "SIG_DAC2_/CS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_DAC1_/LDAC " "Pin \"SIG_DAC1_/LDAC\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 968 344 578 984 "SIG_DAC1_/LDAC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_DAC2_/LDAC " "Pin \"SIG_DAC2_/LDAC\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 984 344 578 1000 "SIG_DAC2_/LDAC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_X_/RD " "Pin \"SIG_X_/RD\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1024 344 523 1040 "SIG_X_/RD" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SIG_X_/WR " "Pin \"SIG_X_/WR\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1040 344 527 1056 "SIG_X_/WR" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUF_DATA_DIR " "Pin \"BUF_DATA_DIR\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1072 344 561 1088 "BUF_DATA_DIR" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "BUF_DATA_/OE " "Pin \"BUF_DATA_/OE\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1088 344 562 1104 "BUF_DATA_/OE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SPI_CLK_TX " "Pin \"SPI_CLK_TX\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1264 344 535 1280 "SPI_CLK_TX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SPI_CLK_RX " "Pin \"SPI_CLK_RX\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1280 344 536 1296 "SPI_CLK_RX" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED1 " "Pin \"LED1\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1560 344 520 1576 "LED1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED2 " "Pin \"LED2\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1576 344 520 1592 "LED2" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED3 " "Pin \"LED3\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1592 344 520 1608 "LED3" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED4 " "Pin \"LED4\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1608 344 520 1624 "LED4" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED5 " "Pin \"LED5\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1624 344 520 1640 "LED5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED6 " "Pin \"LED6\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1640 344 520 1656 "LED6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED7 " "Pin \"LED7\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1656 344 520 1672 "LED7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED0 " "Pin \"LED0\" is missing source" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1544 344 520 1560 "LED0" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_MDU_CABLE_LOOP " "Pin \"/SIG_MDU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 24 0 288 40 "/SIG_MDU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_PCU_CABLE_LOOP " "Pin \"/SIG_PCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 40 0 288 56 "/SIG_PCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_OCU_CABLE_LOOP " "Pin \"/SIG_OCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 56 0 288 72 "/SIG_OCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_VMS_CABLE_LOOP " "Pin \"/SIG_VMS_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 72 0 288 88 "/SIG_VMS_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_VEH_CABLE_LOOP " "Pin \"/SIG_VEH_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 88 0 288 104 "/SIG_VEH_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_CABLE_LOOP " "Pin \"/SIG_DCU_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 104 0 288 120 "/SIG_DCU_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_PCU_STATE " "Pin \"/SIG_PCU_STATE\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 120 48 288 136 "/SIG_PCU_STATE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_MT_CABLE_LOOP " "Pin \"/SIG_AZ_MT_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 136 -24 288 152 "/SIG_AZ_MT_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_MT_CABLE_LOOP " "Pin \"/SIG_EL_MT_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 152 -32 288 168 "/SIG_EL_MT_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_CABLE_LOOP " "Pin \"/SIG_SENSOR_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 168 -40 288 184 "/SIG_SENSOR_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_INS_CABLE_LOOP " "Pin \"/SIG_INS_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 184 0 288 200 "/SIG_INS_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_ENC_CABLE_LOOP " "Pin \"/SIG_AZ_ENC_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 200 -32 288 216 "/SIG_AZ_ENC_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_ENC_CABLE_LOOP " "Pin \"/SIG_EL_ENC_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 216 -32 288 232 "/SIG_EL_ENC_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_SIG_CABLE_LOOP " "Pin \"/SIG_EL_SIG_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 248 -24 288 264 "/SIG_EL_SIG_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_SIG_CABLE_LOOP " "Pin \"/SIG_AZ_SIG_CABLE_LOOP\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 232 -32 288 248 "/SIG_AZ_SIG_CABLE_LOOP" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT1 " "Pin \"/SIG_SENSOR_OUT1\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 312 24 288 328 "/SIG_SENSOR_OUT1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT2 " "Pin \"/SIG_SENSOR_OUT2\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 328 24 288 344 "/SIG_SENSOR_OUT2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_SENSOR_OUT3 " "Pin \"/SIG_SENSOR_OUT3\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 344 24 288 360 "/SIG_SENSOR_OUT3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_U " "Pin \"/SIG_AZ_IGBT_ERR_U\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 568 16 288 584 "/SIG_AZ_IGBT_ERR_U" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_V " "Pin \"/SIG_AZ_IGBT_ERR_V\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 584 8 288 600 "/SIG_AZ_IGBT_ERR_V" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_IGBT_ERR_W " "Pin \"/SIG_AZ_IGBT_ERR_W\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 600 8 288 616 "/SIG_AZ_IGBT_ERR_W" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_IGBT_ERR_U " "Pin \"/SIG_EL_IGBT_ERR_U\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 616 16 288 632 "/SIG_EL_IGBT_ERR_U" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_IGBT_ERR_V " "Pin \"/SIG_EL_IGBT_ERR_V\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 632 8 288 648 "/SIG_EL_IGBT_ERR_V" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_IGBT_ERR_W " "Pin \"/SIG_EL_IGBT_ERR_W\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 648 8 288 664 "/SIG_EL_IGBT_ERR_W" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_AZ_LOCKING_SW " "Pin \"/SIG_AZ_LOCKING_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 360 8 288 376 "/SIG_AZ_LOCKING_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EMER_SIG " "Pin \"/SIG_EMER_SIG\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 424 64 288 440 "/SIG_EMER_SIG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_MODE1_SW " "Pin \"/SIG_DCU_MODE1_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 440 16 288 456 "/SIG_DCU_MODE1_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_MODE2_SW " "Pin \"/SIG_DCU_MODE2_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 456 16 288 472 "/SIG_DCU_MODE2_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_DCU_PC_ON_SIG " "Pin \"/SIG_DCU_PC_ON_SIG\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 472 8 288 488 "/SIG_DCU_PC_ON_SIG" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_SLOW_SW " "Pin \"/SIG_JOY_SLOW_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 488 16 288 504 "/SIG_JOY_SLOW_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_FAST_SW " "Pin \"/SIG_JOY_FAST_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 504 24 288 520 "/SIG_JOY_FAST_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_JOY_OPER_SW " "Pin \"/SIG_JOY_OPER_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 520 24 288 536 "/SIG_JOY_OPER_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_DIR " "Pin \"SIG_RDC1_DIR\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 696 64 288 712 "SIG_RDC1_DIR" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_LOT " "Pin \"SIG_RDC1_LOT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 712 64 288 728 "SIG_RDC1_LOT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC1_DOS " "Pin \"SIG_RDC1_DOS\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 728 56 288 744 "SIG_RDC1_DOS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_DIR " "Pin \"SIG_RDC2_DIR\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 744 64 288 760 "SIG_RDC2_DIR" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_LOT " "Pin \"SIG_RDC2_LOT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 760 64 288 776 "SIG_RDC2_LOT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_RDC2_DOS " "Pin \"SIG_RDC2_DOS\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 776 56 288 792 "SIG_RDC2_DOS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC1_/ELOC " "Pin \"SIG_ADC1_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 832 48 288 848 "SIG_ADC1_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC2_/ELOC " "Pin \"SIG_ADC2_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 848 48 288 864 "SIG_ADC2_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC3_/ELOC " "Pin \"SIG_ADC3_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 864 48 288 880 "SIG_ADC3_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SIG_ADC4_/ELOC " "Pin \"SIG_ADC4_/ELOC\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 880 48 288 896 "SIG_ADC4_/ELOC" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_CLK_START " "Pin \"SPI_CLK_START\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1264 48 280 1280 "SPI_CLK_START" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1OE " "Pin \"/EM1OE\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1136 112 280 1152 "/EM1OE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1WE " "Pin \"/EM1WE\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1152 112 280 1168 "/EM1WE" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "EM1WAIT " "Pin \"EM1WAIT\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1168 104 280 1184 "EM1WAIT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1CS2 " "Pin \"/EM1CS2\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1184 104 280 1200 "/EM1CS2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1CS3 " "Pin \"/EM1CS3\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1200 104 280 1216 "/EM1CS3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/EM1CS4 " "Pin \"/EM1CS4\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1216 104 280 1232 "/EM1CS4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "/SIG_EL_LOCKING_SW " "Pin \"/SIG_EL_LOCKING_SW\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 376 8 288 392 "/SIG_EL_LOCKING_SW" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A0 " "Pin \"BF_A0\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A1 " "Pin \"BF_A1\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A2 " "Pin \"BF_A2\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A3 " "Pin \"BF_A3\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A4 " "Pin \"BF_A4\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A17 " "Pin \"BF_A17\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A18 " "Pin \"BF_A18\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BF_A19 " "Pin \"BF_A19\" not connected" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698210083501 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT0 " "Bidir \"/INT0\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1416 560 736 1432 "/INT0" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT1 " "Bidir \"/INT1\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1432 560 736 1448 "/INT1" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT2 " "Bidir \"/INT2\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1448 560 736 1464 "/INT2" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT3 " "Bidir \"/INT3\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1464 560 736 1480 "/INT3" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT4 " "Bidir \"/INT4\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1480 560 736 1496 "/INT4" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "/INT5 " "Bidir \"/INT5\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1496 560 736 1512 "/INT5" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EGPIO2 " "Bidir \"EGPIO2\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1400 560 736 1416 "EGPIO2" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EGPIO0 " "Bidir \"EGPIO0\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1368 560 736 1384 "EGPIO0" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EGPIO1 " "Bidir \"EGPIO1\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1384 560 736 1400 "EGPIO1" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BF_D " "Bidir \"BF_D\" has no driver" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1698210083601 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1698210083601 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_JOY_FAST GND " "Pin \"LED_JOY_FAST\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 504 352 571 520 "LED_JOY_FAST" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|LED_JOY_FAST"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_JOY_SLOW GND " "Pin \"LED_JOY_SLOW\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 520 352 577 536 "LED_JOY_SLOW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|LED_JOY_SLOW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_DCU_POWER GND " "Pin \"LED_DCU_POWER\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 488 352 594 504 "LED_DCU_POWER" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|LED_DCU_POWER"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC_/CLR GND " "Pin \"SIG_DAC_/CLR\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 920 344 558 936 "SIG_DAC_/CLR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_DAC_/CLR"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_RDC1_/CS GND " "Pin \"SIG_RDC1_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 696 352 566 712 "SIG_RDC1_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_RDC1_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_RDC2_/CS GND " "Pin \"SIG_RDC2_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 712 352 566 728 "SIG_RDC2_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_RDC2_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_ADC1_/CS GND " "Pin \"SIG_ADC1_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 832 344 556 848 "SIG_ADC1_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_ADC1_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_ADC2_/CS GND " "Pin \"SIG_ADC2_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 848 344 556 864 "SIG_ADC2_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_ADC2_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_ADC3_/CS GND " "Pin \"SIG_ADC3_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 864 344 556 880 "SIG_ADC3_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_ADC3_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_ADC4_/CS GND " "Pin \"SIG_ADC4_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 880 344 556 896 "SIG_ADC4_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_ADC4_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC1_/CS GND " "Pin \"SIG_DAC1_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 936 344 556 952 "SIG_DAC1_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_DAC1_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC2_/CS GND " "Pin \"SIG_DAC2_/CS\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 952 344 556 968 "SIG_DAC2_/CS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_DAC2_/CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC1_/LDAC GND " "Pin \"SIG_DAC1_/LDAC\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 968 344 578 984 "SIG_DAC1_/LDAC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_DAC1_/LDAC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_DAC2_/LDAC GND " "Pin \"SIG_DAC2_/LDAC\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 984 344 578 1000 "SIG_DAC2_/LDAC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_DAC2_/LDAC"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_X_/RD GND " "Pin \"SIG_X_/RD\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1024 344 523 1040 "SIG_X_/RD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_X_/RD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SIG_X_/WR GND " "Pin \"SIG_X_/WR\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1040 344 527 1056 "SIG_X_/WR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SIG_X_/WR"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUF_DATA_DIR GND " "Pin \"BUF_DATA_DIR\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1072 344 561 1088 "BUF_DATA_DIR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|BUF_DATA_DIR"} { "Warning" "WMLS_MLS_STUCK_PIN" "BUF_DATA_/OE GND " "Pin \"BUF_DATA_/OE\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1088 344 562 1104 "BUF_DATA_/OE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|BUF_DATA_/OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_CLK_TX GND " "Pin \"SPI_CLK_TX\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1264 344 535 1280 "SPI_CLK_TX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SPI_CLK_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "SPI_CLK_RX GND " "Pin \"SPI_CLK_RX\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1280 344 536 1296 "SPI_CLK_RX" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|SPI_CLK_RX"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1560 344 520 1576 "LED1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1576 344 520 1592 "LED2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1592 344 520 1608 "LED3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1608 344 520 1624 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1624 344 520 1640 "LED5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1640 344 520 1656 "LED6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1656 344 520 1672 "LED7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED0 GND " "Pin \"LED0\" is stuck at GND" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1544 344 520 1560 "LED0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698210083611 "|SPB_CPLD|LED0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698210083611 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "58 " "Design contains 58 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_MDU_CABLE_LOOP " "No output dependent on input pin \"/SIG_MDU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 24 0 288 40 "/SIG_MDU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_MDU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_PCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_PCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 40 0 288 56 "/SIG_PCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_PCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_OCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_OCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 56 0 288 72 "/SIG_OCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_OCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_VMS_CABLE_LOOP " "No output dependent on input pin \"/SIG_VMS_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 72 0 288 88 "/SIG_VMS_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_VMS_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_VEH_CABLE_LOOP " "No output dependent on input pin \"/SIG_VEH_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 88 0 288 104 "/SIG_VEH_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_VEH_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_CABLE_LOOP " "No output dependent on input pin \"/SIG_DCU_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 104 0 288 120 "/SIG_DCU_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_DCU_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_PCU_STATE " "No output dependent on input pin \"/SIG_PCU_STATE\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 120 48 288 136 "/SIG_PCU_STATE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_PCU_STATE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_MT_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_MT_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 136 -24 288 152 "/SIG_AZ_MT_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_AZ_MT_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_MT_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_MT_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 152 -32 288 168 "/SIG_EL_MT_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_EL_MT_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_CABLE_LOOP " "No output dependent on input pin \"/SIG_SENSOR_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 168 -40 288 184 "/SIG_SENSOR_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_SENSOR_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_INS_CABLE_LOOP " "No output dependent on input pin \"/SIG_INS_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 184 0 288 200 "/SIG_INS_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_INS_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_ENC_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_ENC_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 200 -32 288 216 "/SIG_AZ_ENC_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_AZ_ENC_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_ENC_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_ENC_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 216 -32 288 232 "/SIG_EL_ENC_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_EL_ENC_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_SIG_CABLE_LOOP " "No output dependent on input pin \"/SIG_EL_SIG_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 248 -24 288 264 "/SIG_EL_SIG_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_EL_SIG_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_SIG_CABLE_LOOP " "No output dependent on input pin \"/SIG_AZ_SIG_CABLE_LOOP\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 232 -32 288 248 "/SIG_AZ_SIG_CABLE_LOOP" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_AZ_SIG_CABLE_LOOP"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT1 " "No output dependent on input pin \"/SIG_SENSOR_OUT1\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 312 24 288 328 "/SIG_SENSOR_OUT1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_SENSOR_OUT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT2 " "No output dependent on input pin \"/SIG_SENSOR_OUT2\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 328 24 288 344 "/SIG_SENSOR_OUT2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_SENSOR_OUT2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_SENSOR_OUT3 " "No output dependent on input pin \"/SIG_SENSOR_OUT3\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 344 24 288 360 "/SIG_SENSOR_OUT3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_SENSOR_OUT3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_U " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_U\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 568 16 288 584 "/SIG_AZ_IGBT_ERR_U" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_U"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_V " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_V\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 584 8 288 600 "/SIG_AZ_IGBT_ERR_V" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_V"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_IGBT_ERR_W " "No output dependent on input pin \"/SIG_AZ_IGBT_ERR_W\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 600 8 288 616 "/SIG_AZ_IGBT_ERR_W" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_AZ_IGBT_ERR_W"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_IGBT_ERR_U " "No output dependent on input pin \"/SIG_EL_IGBT_ERR_U\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 616 16 288 632 "/SIG_EL_IGBT_ERR_U" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_EL_IGBT_ERR_U"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_IGBT_ERR_V " "No output dependent on input pin \"/SIG_EL_IGBT_ERR_V\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 632 8 288 648 "/SIG_EL_IGBT_ERR_V" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_EL_IGBT_ERR_V"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_IGBT_ERR_W " "No output dependent on input pin \"/SIG_EL_IGBT_ERR_W\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 648 8 288 664 "/SIG_EL_IGBT_ERR_W" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_EL_IGBT_ERR_W"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_AZ_LOCKING_SW " "No output dependent on input pin \"/SIG_AZ_LOCKING_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 360 8 288 376 "/SIG_AZ_LOCKING_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_AZ_LOCKING_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EMER_SIG " "No output dependent on input pin \"/SIG_EMER_SIG\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 424 64 288 440 "/SIG_EMER_SIG" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_EMER_SIG"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_MODE1_SW " "No output dependent on input pin \"/SIG_DCU_MODE1_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 440 16 288 456 "/SIG_DCU_MODE1_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_DCU_MODE1_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_MODE2_SW " "No output dependent on input pin \"/SIG_DCU_MODE2_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 456 16 288 472 "/SIG_DCU_MODE2_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_DCU_MODE2_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_DCU_PC_ON_SIG " "No output dependent on input pin \"/SIG_DCU_PC_ON_SIG\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 472 8 288 488 "/SIG_DCU_PC_ON_SIG" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_DCU_PC_ON_SIG"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_SLOW_SW " "No output dependent on input pin \"/SIG_JOY_SLOW_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 488 16 288 504 "/SIG_JOY_SLOW_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_JOY_SLOW_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_FAST_SW " "No output dependent on input pin \"/SIG_JOY_FAST_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 504 24 288 520 "/SIG_JOY_FAST_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_JOY_FAST_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_JOY_OPER_SW " "No output dependent on input pin \"/SIG_JOY_OPER_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 520 24 288 536 "/SIG_JOY_OPER_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_JOY_OPER_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC1_DIR " "No output dependent on input pin \"SIG_RDC1_DIR\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 696 64 288 712 "SIG_RDC1_DIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|SIG_RDC1_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC1_LOT " "No output dependent on input pin \"SIG_RDC1_LOT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 712 64 288 728 "SIG_RDC1_LOT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|SIG_RDC1_LOT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC1_DOS " "No output dependent on input pin \"SIG_RDC1_DOS\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 728 56 288 744 "SIG_RDC1_DOS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|SIG_RDC1_DOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC2_DIR " "No output dependent on input pin \"SIG_RDC2_DIR\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 744 64 288 760 "SIG_RDC2_DIR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|SIG_RDC2_DIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC2_LOT " "No output dependent on input pin \"SIG_RDC2_LOT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 760 64 288 776 "SIG_RDC2_LOT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|SIG_RDC2_LOT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_RDC2_DOS " "No output dependent on input pin \"SIG_RDC2_DOS\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 776 56 288 792 "SIG_RDC2_DOS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|SIG_RDC2_DOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC1_/ELOC " "No output dependent on input pin \"SIG_ADC1_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 832 48 288 848 "SIG_ADC1_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|SIG_ADC1_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC2_/ELOC " "No output dependent on input pin \"SIG_ADC2_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 848 48 288 864 "SIG_ADC2_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|SIG_ADC2_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC3_/ELOC " "No output dependent on input pin \"SIG_ADC3_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 864 48 288 880 "SIG_ADC3_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|SIG_ADC3_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SIG_ADC4_/ELOC " "No output dependent on input pin \"SIG_ADC4_/ELOC\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 880 48 288 896 "SIG_ADC4_/ELOC" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|SIG_ADC4_/ELOC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_CLK_START " "No output dependent on input pin \"SPI_CLK_START\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1264 48 280 1280 "SPI_CLK_START" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|SPI_CLK_START"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1OE " "No output dependent on input pin \"/EM1OE\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1136 112 280 1152 "/EM1OE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/EM1OE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1WE " "No output dependent on input pin \"/EM1WE\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1152 112 280 1168 "/EM1WE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/EM1WE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EM1WAIT " "No output dependent on input pin \"EM1WAIT\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1168 104 280 1184 "EM1WAIT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|EM1WAIT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1CS2 " "No output dependent on input pin \"/EM1CS2\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1184 104 280 1200 "/EM1CS2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/EM1CS2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1CS3 " "No output dependent on input pin \"/EM1CS3\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1200 104 280 1216 "/EM1CS3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/EM1CS3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/EM1CS4 " "No output dependent on input pin \"/EM1CS4\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1216 104 280 1232 "/EM1CS4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/EM1CS4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "/SIG_EL_LOCKING_SW " "No output dependent on input pin \"/SIG_EL_LOCKING_SW\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 376 8 288 392 "/SIG_EL_LOCKING_SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|/SIG_EL_LOCKING_SW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A0 " "No output dependent on input pin \"BF_A0\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|BF_A0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A1 " "No output dependent on input pin \"BF_A1\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|BF_A1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A2 " "No output dependent on input pin \"BF_A2\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|BF_A2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A3 " "No output dependent on input pin \"BF_A3\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|BF_A3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A4 " "No output dependent on input pin \"BF_A4\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1320 96 280 1336 "BF_A\[0..4\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|BF_A4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A17 " "No output dependent on input pin \"BF_A17\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|BF_A17"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A18 " "No output dependent on input pin \"BF_A18\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|BF_A18"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BF_A19 " "No output dependent on input pin \"BF_A19\"" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1336 88 280 1352 "BF_A\[17..19\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698210083641 "|SPB_CPLD|BF_A19"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1698210083641 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698210083641 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698210083641 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1698210083641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698210083641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 205 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 205 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4566 " "Peak virtual memory: 4566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698210083801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 14:01:23 2023 " "Processing ended: Wed Oct 25 14:01:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698210083801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698210083801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698210083801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698210083801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698210084794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698210084794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 14:01:24 2023 " "Processing started: Wed Oct 25 14:01:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698210084794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698210084794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SPB_CPLD -c SPB_CPLD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SPB_CPLD -c SPB_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698210084794 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698210085790 ""}
{ "Info" "0" "" "Project  = SPB_CPLD" {  } {  } 0 0 "Project  = SPB_CPLD" 0 0 "Fitter" 0 0 1698210085790 ""}
{ "Info" "0" "" "Revision = SPB_CPLD" {  } {  } 0 0 "Revision = SPB_CPLD" 0 0 "Fitter" 0 0 1698210085790 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1698210085903 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPB_CPLD EPM570T144A5 " "Selected device EPM570T144A5 for design \"SPB_CPLD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698210085924 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698210085943 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698210085943 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698210086388 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698210086397 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698210086610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698210086610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Device EPM1270T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698210086610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698210086610 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698210086610 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698210086610 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 111 " "No exact pin location assignment(s) for 8 pins of 111 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED1 " "Pin LED1 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED1 } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1560 344 520 1576 "LED1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698210086630 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED2 " "Pin LED2 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED2 } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1576 344 520 1592 "LED2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698210086630 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED3 " "Pin LED3 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED3 } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1592 344 520 1608 "LED3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698210086630 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED4 " "Pin LED4 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED4 } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1608 344 520 1624 "LED4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698210086630 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED5 " "Pin LED5 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED5 } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1624 344 520 1640 "LED5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698210086630 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED6 " "Pin LED6 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED6 } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1640 344 520 1656 "LED6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698210086630 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED7 " "Pin LED7 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED7 } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1656 344 520 1672 "LED7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698210086630 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED0 " "Pin LED0 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LED0 } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1544 344 520 1560 "LED0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698210086630 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1698210086630 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPB_CPLD.sdc " "Synopsys Design Constraints File file not found: 'SPB_CPLD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698210086714 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698210086714 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1698210086714 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1698210086714 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1698210086714 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1698210086714 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1698210086714 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1698210086714 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698210086714 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698210086714 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1698210086714 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1698210086714 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1698210086714 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1698210086720 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1698210086720 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1698210086720 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1698210086720 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1698210086720 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698210086720 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1698210086734 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1698210086734 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698210086734 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 51 5 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 51 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698210086734 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 52 8 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 52 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698210086734 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1698210086734 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698210086734 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698210086781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698210086831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698210086839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698210086842 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698210086882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698210086882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698210086892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698210086932 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698210086932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698210086942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698210086942 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1698210086942 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698210086942 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698210086952 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698210086952 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "25 " "Following 25 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT0 a permanently disabled " "Pin /INT0 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT0" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1416 560 736 1432 "/INT0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT1 a permanently disabled " "Pin /INT1 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT1" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1432 560 736 1448 "/INT1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT2 a permanently disabled " "Pin /INT2 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT2" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1448 560 736 1464 "/INT2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT3 a permanently disabled " "Pin /INT3 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT3" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1464 560 736 1480 "/INT3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT4 a permanently disabled " "Pin /INT4 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT4 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT4" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1480 560 736 1496 "/INT4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT5 a permanently disabled " "Pin /INT5 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT5 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT5" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1496 560 736 1512 "/INT5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EGPIO2 a permanently disabled " "Pin EGPIO2 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EGPIO2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EGPIO2" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1400 560 736 1416 "EGPIO2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EGPIO2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EGPIO0 a permanently disabled " "Pin EGPIO0 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EGPIO0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EGPIO0" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1368 560 736 1384 "EGPIO0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EGPIO0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EGPIO1 a permanently disabled " "Pin EGPIO1 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EGPIO1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EGPIO1" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1384 560 736 1400 "EGPIO1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EGPIO1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[0\] a permanently disabled " "Pin BF_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[0\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[1\] a permanently disabled " "Pin BF_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[1\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[2\] a permanently disabled " "Pin BF_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[2\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[3\] a permanently disabled " "Pin BF_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[3\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[4\] a permanently disabled " "Pin BF_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[4\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[5\] a permanently disabled " "Pin BF_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[5\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[6\] a permanently disabled " "Pin BF_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[6\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[7\] a permanently disabled " "Pin BF_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[7\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[8\] a permanently disabled " "Pin BF_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[8\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[9\] a permanently disabled " "Pin BF_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[9\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[10\] a permanently disabled " "Pin BF_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[10\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[11\] a permanently disabled " "Pin BF_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[11\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[12\] a permanently disabled " "Pin BF_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[12\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[13\] a permanently disabled " "Pin BF_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[13\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[14\] a permanently disabled " "Pin BF_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[14\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[15\] a permanently disabled " "Pin BF_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[15\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1312 560 745 1328 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1698210086972 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1698210086972 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1698210086983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/output_files/SPB_CPLD.fit.smsg " "Generated suppressed messages file C:/Users/DEV_W8V/Documents/git/TCU_CPLD/output_files/SPB_CPLD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698210087013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698210087024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 14:01:27 2023 " "Processing ended: Wed Oct 25 14:01:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698210087024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698210087024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698210087024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698210087024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698210087846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698210087846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 14:01:27 2023 " "Processing started: Wed Oct 25 14:01:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698210087846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698210087846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SPB_CPLD -c SPB_CPLD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SPB_CPLD -c SPB_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698210087846 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698210087985 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698210087995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4518 " "Peak virtual memory: 4518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698210088145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 14:01:28 2023 " "Processing ended: Wed Oct 25 14:01:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698210088145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698210088145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698210088145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698210088145 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698210088789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698210089262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698210089262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 14:01:28 2023 " "Processing started: Wed Oct 25 14:01:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698210089262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698210089262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SPB_CPLD -c SPB_CPLD " "Command: quartus_sta SPB_CPLD -c SPB_CPLD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698210089262 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1698210089322 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698210089383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698210089410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698210089410 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1698210089434 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1698210089467 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPB_CPLD.sdc " "Synopsys Design Constraints File file not found: 'SPB_CPLD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1698210089485 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698210089485 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1698210089485 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1698210089485 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1698210089485 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1698210089495 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698210089505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698210089505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698210089505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698210089505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698210089505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698210089505 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1698210089505 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698210089515 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698210089515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4519 " "Peak virtual memory: 4519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698210089535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 14:01:29 2023 " "Processing ended: Wed Oct 25 14:01:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698210089535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698210089535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698210089535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698210089535 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 216 s " "Quartus II Full Compilation was successful. 0 errors, 216 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698210090098 ""}
