{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609318221811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609318221811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 30 02:50:21 2020 " "Processing started: Wed Dec 30 02:50:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609318221811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609318221811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topUA -c topUA " "Command: quartus_map --read_settings_files=on --write_settings_files=off topUA -c topUA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609318221811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609318222113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609318222113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topua.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topua.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topua-arqtopua " "Found design unit 1: topua-arqtopua" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609318227896 ""} { "Info" "ISGN_ENTITY_NAME" "1 topua " "Found entity 1: topua" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609318227896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609318227896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-arqmux41 " "Found design unit 1: mux4x1-arqmux41" {  } { { "mux4x1.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/mux4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609318227901 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609318227901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609318227901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumbit-arqsb " "Found design unit 1: sumbit-arqsb" {  } { { "sumbit.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/sumbit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609318227905 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumbit " "Found entity 1: sumbit" {  } { { "sumbit.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/sumbit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609318227905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609318227905 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topua " "Elaborating entity \"topua\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609318227936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux4x1 mux4x1:u1 A:arqmux41 " "Elaborating entity \"mux4x1\" using architecture \"A:arqmux41\" for hierarchy \"mux4x1:u1\"" {  } { { "topua.vhd" "u1" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609318227948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sumbit sumbit:u2 A:arqsb " "Elaborating entity \"sumbit\" using architecture \"A:arqsb\" for hierarchy \"sumbit:u2\"" {  } { { "topua.vhd" "u2" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609318227959 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sal\[0\] " "Inserted always-enabled tri-state buffer between \"sal\[0\]\" and its non-tri-state driver." {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1609318228248 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sal\[1\] " "Inserted always-enabled tri-state buffer between \"sal\[1\]\" and its non-tri-state driver." {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1609318228248 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sal\[2\] " "Inserted always-enabled tri-state buffer between \"sal\[2\]\" and its non-tri-state driver." {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1609318228248 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cout " "Inserted always-enabled tri-state buffer between \"cout\" and its non-tri-state driver." {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1609318228248 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1609318228248 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sal\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"sal\[0\]\" is moved to its source" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1609318228248 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sal\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"sal\[1\]\" is moved to its source" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1609318228248 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sal\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"sal\[2\]\" is moved to its source" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1609318228248 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "cout " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"cout\" is moved to its source" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1609318228248 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1609318228248 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sal\[0\]~synth " "Node \"sal\[0\]~synth\"" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609318228254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sal\[1\]~synth " "Node \"sal\[1\]~synth\"" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609318228254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sal\[2\]~synth " "Node \"sal\[2\]~synth\"" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609318228254 ""} { "Warning" "WMLS_MLS_NODE_NAME" "cout~synth " "Node \"cout~synth\"" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1609318228254 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1609318228254 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ds1\[1\] GND " "Pin \"ds1\[1\]\" is stuck at GND" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds1\[2\] GND " "Pin \"ds1\[2\]\" is stuck at GND" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds1\[6\] VCC " "Pin \"ds1\[6\]\" is stuck at VCC" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds1\[7\] VCC " "Pin \"ds1\[7\]\" is stuck at VCC" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds2\[1\] GND " "Pin \"ds2\[1\]\" is stuck at GND" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds2\[2\] GND " "Pin \"ds2\[2\]\" is stuck at GND" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds2\[6\] VCC " "Pin \"ds2\[6\]\" is stuck at VCC" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds2\[7\] VCC " "Pin \"ds2\[7\]\" is stuck at VCC" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds3\[1\] GND " "Pin \"ds3\[1\]\" is stuck at GND" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds3\[2\] GND " "Pin \"ds3\[2\]\" is stuck at GND" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds3\[6\] VCC " "Pin \"ds3\[6\]\" is stuck at VCC" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds3\[7\] VCC " "Pin \"ds3\[7\]\" is stuck at VCC" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds4\[1\] GND " "Pin \"ds4\[1\]\" is stuck at GND" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds4\[2\] GND " "Pin \"ds4\[2\]\" is stuck at GND" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds4\[6\] VCC " "Pin \"ds4\[6\]\" is stuck at VCC" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ds4\[7\] VCC " "Pin \"ds4\[7\]\" is stuck at VCC" {  } { { "topua.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Laboratorio/2_practice/unidad_arimetica_display/topua.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609318228254 "|topua|ds4[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609318228254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609318228295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609318228586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609318228586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609318228636 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609318228636 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1609318228636 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609318228636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609318228636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609318228668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 30 02:50:28 2020 " "Processing ended: Wed Dec 30 02:50:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609318228668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609318228668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609318228668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609318228668 ""}
