// Seed: 1073924402
module module_0;
  tri0 id_1, id_2;
  assign module_2.type_9 = 0;
  assign module_1.id_3   = 0;
  parameter id_3 = id_1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  always id_1 <= id_1;
  real id_4;
  module_0 modCall_1 ();
  assign id_3 = -1;
  wor  id_5 = -1;
  wire id_6;
endmodule
module module_2 (
    output tri0  id_0,
    input  tri1  id_1,
    input  logic id_2,
    input  uwire id_3,
    output tri1  id_4,
    output logic id_5
);
  assign id_5 = -1;
  always_comb #1 id_5 <= 1;
  wire id_7;
  module_0 modCall_1 ();
endmodule
