{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 13 16:56:50 2009 " "Info: Processing started: Thu Aug 13 16:56:50 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Overlap -c Overlap " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Overlap -c Overlap" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlap.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file overlap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OVERLAP2-comportamento " "Info: Found design unit 1: OVERLAP2-comportamento" {  } { { "overlap.vhd" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OVERLAP2 " "Info: Found entity 1: OVERLAP2" {  } { { "overlap.vhd" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "overlap.v(53) " "Warning (10273): Verilog HDL warning at overlap.v(53): extended using \"x\" or \"z\"" {  } { { "overlap.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlap.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file overlap.v" { { "Info" "ISGN_ENTITY_NAME" "1 overlap " "Info: Found entity 1: overlap" {  } { { "overlap.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overlapController.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file overlapController.v" { { "Info" "ISGN_ENTITY_NAME" "1 overlapController " "Info: Found entity 1: overlapController" {  } { { "overlapController.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlapController.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "overlap " "Info: Elaborating entity \"overlap\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "overlap.v(104) " "Critical Warning (10237): Verilog HDL warning at overlap.v(104): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "overlap.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 104 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "overlap.v(105) " "Critical Warning (10237): Verilog HDL warning at overlap.v(105): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "overlap.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 105 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "overlap.v(106) " "Critical Warning (10237): Verilog HDL warning at overlap.v(106): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "overlap.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 106 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "overlap.v(107) " "Critical Warning (10237): Verilog HDL warning at overlap.v(107): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "overlap.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 107 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i overlap.v(56) " "Warning (10240): Verilog HDL Always Construct warning at overlap.v(56): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "overlap.v" "" { Text "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/overlap.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Info: Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Info: Implemented 64 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "195 " "Info: Implemented 195 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/Overlap.map.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/User/Desktop/brazil-ip-uefs/src/implementacao/overlap/Overlap.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 13 16:56:52 2009 " "Info: Processing ended: Thu Aug 13 16:56:52 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
