// Seed: 4020601527
module module_0 (
    output tri0 id_0,
    input uwire id_1
    , id_7,
    input supply1 id_2,
    output wor id_3,
    output wor id_4,
    output tri0 id_5
);
  assign id_7[1'b0] = id_7;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input tri id_2,
    output uwire id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri id_6,
    input supply1 id_7,
    input tri id_8,
    input wire id_9,
    input supply0 id_10,
    input uwire id_11,
    input wor id_12,
    input tri id_13
    , id_18,
    input tri id_14,
    input tri0 id_15,
    output tri0 id_16
    , id_19
);
  id_20(
      .id_0(id_5 > ""), .id_1(id_9)
  );
  xnor (id_4, id_1, id_12, id_19, id_13, id_8);
  module_0(
      id_0, id_1, id_6, id_4, id_4, id_4
  );
endmodule
