Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 76b98eeeced24f8a8c24be542bfdb5ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_MultiCycle_MIPS_behav xil_defaultlib.tb_top_MultiCycle_MIPS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/chlwl/Desktop/MultiCycle_MIPS_Modified/MultiCycle_MIPS.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.Four2One
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.MultiCycle_MIPS_TOP
Compiling module xil_defaultlib.tb_top_MultiCycle_MIPS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_MultiCycle_MIPS_behav
