
*** Running vivado
    with args -log axispi_spi_axi_lite_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axispi_spi_axi_lite_0_0.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Oct 15 16:23:07 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source axispi_spi_axi_lite_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 689.777 ; gain = 240.930
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top axispi_spi_axi_lite_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24952
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1560.324 ; gain = 445.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'axispi_spi_axi_lite_0_0' [c:/Projects/ERN24004/Projects/Cora-Z7-07s-SPI-AXI/Cora-Z7-07s-SPI-AXI.gen/sources_1/bd/axispi/ip/axispi_spi_axi_lite_0_0/synth/axispi_spi_axi_lite_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'spi_axi_lite' [C:/Projects/ERN24004/Projects/Cora-Z7-07s-SPI-AXI/Cora-Z7-07s-SPI-AXI.srcs/sources_1/new/spi_axi_lite.v:14]
	Parameter CLOCKS_PER_BIT bound to: 20 - type: integer 
	Parameter BITS_PER_TRANSACTION bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Projects/ERN24004/Projects/Cora-Z7-07s-SPI-AXI/Cora-Z7-07s-SPI-AXI.srcs/sources_1/new/spi_axi_lite.v:80]
INFO: [Synth 8-6155] done synthesizing module 'spi_axi_lite' (0#1) [C:/Projects/ERN24004/Projects/Cora-Z7-07s-SPI-AXI/Cora-Z7-07s-SPI-AXI.srcs/sources_1/new/spi_axi_lite.v:14]
INFO: [Synth 8-6155] done synthesizing module 'axispi_spi_axi_lite_0_0' (0#1) [c:/Projects/ERN24004/Projects/Cora-Z7-07s-SPI-AXI/Cora-Z7-07s-SPI-AXI.gen/sources_1/bd/axispi/ip/axispi_spi_axi_lite_0_0/synth/axispi_spi_axi_lite_0_0.v:53]
WARNING: [Synth 8-3848] Net axi_ctrl_reg in module/entity spi_axi_lite does not have driver. [C:/Projects/ERN24004/Projects/Cora-Z7-07s-SPI-AXI/Cora-Z7-07s-SPI-AXI.srcs/sources_1/new/spi_axi_lite.v:57]
WARNING: [Synth 8-3848] Net axi_status_reg in module/entity spi_axi_lite does not have driver. [C:/Projects/ERN24004/Projects/Cora-Z7-07s-SPI-AXI/Cora-Z7-07s-SPI-AXI.srcs/sources_1/new/spi_axi_lite.v:58]
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWVALID in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[14] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[13] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[12] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[11] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[10] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[9] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[8] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[7] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[6] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[5] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[4] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[3] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[2] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[1] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[0] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WVALID in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_BREADY in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARVALID in module spi_axi_lite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RREADY in module spi_axi_lite is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.832 ; gain = 559.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.832 ; gain = 559.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.832 ; gain = 559.223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1673.832 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1706.820 ; gain = 0.637
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_axi_lite'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spi_axi_lite'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input   32 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design axispi_spi_axi_lite_0_0 has port S_AXI_AWREADY driven by constant 1
INFO: [Synth 8-3917] design axispi_spi_axi_lite_0_0 has port S_AXI_WREADY driven by constant 1
INFO: [Synth 8-3917] design axispi_spi_axi_lite_0_0 has port S_AXI_BRESP[1] driven by constant 0
INFO: [Synth 8-3917] design axispi_spi_axi_lite_0_0 has port S_AXI_BRESP[0] driven by constant 0
INFO: [Synth 8-3917] design axispi_spi_axi_lite_0_0 has port S_AXI_BVALID driven by constant 1
INFO: [Synth 8-3917] design axispi_spi_axi_lite_0_0 has port S_AXI_ARREADY driven by constant 1
INFO: [Synth 8-3917] design axispi_spi_axi_lite_0_0 has port S_AXI_RRESP[1] driven by constant 0
INFO: [Synth 8-3917] design axispi_spi_axi_lite_0_0 has port S_AXI_RRESP[0] driven by constant 0
INFO: [Synth 8-3917] design axispi_spi_axi_lite_0_0 has port S_AXI_RVALID driven by constant 1
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module axispi_spi_axi_lite_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axispi_spi_axi_lite_0_0 | inst/shft_reg[15] | 16     | 1     | NO           | YES                | YES               | 1      | 0       | 
+------------------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     1|
|3     |LUT2   |    32|
|4     |LUT3   |     3|
|5     |LUT4   |    44|
|6     |LUT5   |     9|
|7     |LUT6   |     6|
|8     |SRL16E |     1|
|9     |FDRE   |    71|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1706.820 ; gain = 592.211
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1706.820 ; gain = 559.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1706.820 ; gain = 592.211
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1706.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1706.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e4f8d170
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1706.820 ; gain = 990.336
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1706.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/ERN24004/Projects/Cora-Z7-07s-SPI-AXI/Cora-Z7-07s-SPI-AXI.runs/axispi_spi_axi_lite_0_0_synth_1/axispi_spi_axi_lite_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file axispi_spi_axi_lite_0_0_utilization_synth.rpt -pb axispi_spi_axi_lite_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 15 16:23:58 2024...
