{
  "design": {
    "design_info": {
      "boundary_crc": "0xF4EBD59B70675ABB",
      "device": "xc7s25csga225-1",
      "gen_directory": "../../../../HydroProccess.gen/sources_1/bd/MicroBlaze",
      "name": "MicroBlaze",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "BlockRam_0": "",
      "CC_0": "",
      "BRAMMUX_0": "",
      "waveParser_0": "",
      "clk1Mhz_0": "",
      "dds_compiler_1": "",
      "xlslice_0": "",
      "AddressFixer_0": "",
      "xlconstant_0": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mdm_1": "",
      "rst_clk_wiz_0_200M": "",
      "axi_uartlite_0": "",
      "axi_gpio_0": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "xlconstant_1": "",
      "blk_mem_gen_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset"
          },
          "CLK_DOMAIN": {
            "value": "MicroBlaze_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "rx": {
        "direction": "I"
      },
      "tx": {
        "direction": "O"
      },
      "led": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "MicroBlaze_clk_wiz_0_0",
        "xci_path": "ip\\MicroBlaze_clk_wiz_0_0\\MicroBlaze_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "833.33"
          },
          "CLKOUT1_JITTER": {
            "value": "441.867"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "668.310"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_JITTER": {
            "value": "571.161"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "613.025"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "62.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "83.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "3.750"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "12"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "BlockRam_0": {
        "vlnv": "xilinx.com:module_ref:BlockRam:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_BlockRam_0_0",
        "xci_path": "ip\\MicroBlaze_BlockRam_0_0\\MicroBlaze_BlockRam_0_0.xci",
        "inst_hier_path": "BlockRam_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BlockRam",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "clk1Mhz": {
            "direction": "I"
          },
          "inWave1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "inWave2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "inWave3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "wave0Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave00Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave01Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave2Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave02Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave3Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave03Address": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave00": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave01": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef2": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave2": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave02": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef3": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave3": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave03": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef0AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave0AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave00AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave01AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave2AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave02AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave3AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave03AddressB": {
            "direction": "I",
            "left": "11",
            "right": "0"
          }
        }
      },
      "CC_0": {
        "vlnv": "xilinx.com:module_ref:CC:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_CC_0_0",
        "xci_path": "ip\\MicroBlaze_CC_0_0\\MicroBlaze_CC_0_0.xci",
        "inst_hier_path": "CC_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "clk1Mhz": {
            "direction": "I"
          },
          "waveRef0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave00": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave01": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave02": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave03": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wave0Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave00Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wave1Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave01Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wave2Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave02Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wave3Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave03Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "xcorr": {
            "direction": "O",
            "left": "35",
            "right": "0"
          },
          "xcorr1": {
            "direction": "O",
            "left": "35",
            "right": "0"
          },
          "clkcorr": {
            "direction": "O"
          },
          "count": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "BRAMMUX_0": {
        "vlnv": "xilinx.com:module_ref:BRAMMUX:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_BRAMMUX_0_0",
        "xci_path": "ip\\MicroBlaze_BRAMMUX_0_0\\MicroBlaze_BRAMMUX_0_0.xci",
        "inst_hier_path": "BRAMMUX_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BRAMMUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "waveRef0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef2": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "waveRef3": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "Ref0": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "Ref1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "Ref2": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "Ref3": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "Ref0Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Ref1Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Ref2Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Ref3Address": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          }
        }
      },
      "waveParser_0": {
        "vlnv": "xilinx.com:module_ref:waveParser:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_waveParser_0_0",
        "xci_path": "ip\\MicroBlaze_waveParser_0_0\\MicroBlaze_waveParser_0_0.xci",
        "inst_hier_path": "waveParser_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "waveParser",
          "boundary_crc": "0x0"
        },
        "ports": {
          "waveRef": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "wave1": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "bufferRef": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "buffer": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "buffer1": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef0Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave0Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave00Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef1Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave1Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave01Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef2Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave2Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave02Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "waveRef3Address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "wave3Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wave03Address": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "clk1Mhz": {
            "direction": "I"
          }
        }
      },
      "clk1Mhz_0": {
        "vlnv": "xilinx.com:module_ref:clk1Mhz:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_clk1Mhz_0_0",
        "xci_path": "ip\\MicroBlaze_clk1Mhz_0_0\\MicroBlaze_clk1Mhz_0_0.xci",
        "inst_hier_path": "clk1Mhz_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk1Mhz",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "clk1Mhz": {
            "direction": "O"
          }
        }
      },
      "dds_compiler_1": {
        "vlnv": "xilinx.com:ip:dds_compiler:6.0",
        "ip_revision": "23",
        "xci_name": "MicroBlaze_dds_compiler_0_1",
        "xci_path": "ip\\MicroBlaze_dds_compiler_0_1\\MicroBlaze_dds_compiler_0_1.xci",
        "inst_hier_path": "dds_compiler_1",
        "parameters": {
          "DDS_Clock_Rate": {
            "value": "200"
          },
          "Latency": {
            "value": "7"
          },
          "Noise_Shaping": {
            "value": "None"
          },
          "Output_Frequency1": {
            "value": "0"
          },
          "Output_Selection": {
            "value": "Sine"
          },
          "Output_Width": {
            "value": "12"
          },
          "PINC1": {
            "value": "1"
          },
          "Parameter_Entry": {
            "value": "Hardware_Parameters"
          },
          "Phase_Width": {
            "value": "12"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "MicroBlaze_xlslice_0_0",
        "xci_path": "ip\\MicroBlaze_xlslice_0_0\\MicroBlaze_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "35"
          },
          "DIN_TO": {
            "value": "4"
          },
          "DIN_WIDTH": {
            "value": "36"
          }
        }
      },
      "AddressFixer_0": {
        "vlnv": "xilinx.com:module_ref:AddressFixer:1.0",
        "ip_revision": "1",
        "xci_name": "MicroBlaze_AddressFixer_0_0",
        "xci_path": "ip\\MicroBlaze_AddressFixer_0_0\\MicroBlaze_AddressFixer_0_0.xci",
        "inst_hier_path": "AddressFixer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "AddressFixer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "counter": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "address": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "MicroBlaze_xlconstant_0_0",
        "xci_path": "ip\\MicroBlaze_xlconstant_0_0\\MicroBlaze_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "12",
        "xci_name": "MicroBlaze_microblaze_0_0",
        "xci_path": "ip\\MicroBlaze_microblaze_0_0\\MicroBlaze_microblaze_0_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > MicroBlaze microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "MicroBlaze_dlmb_v10_0",
            "xci_path": "ip\\MicroBlaze_dlmb_v10_0\\MicroBlaze_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "MicroBlaze_ilmb_v10_0",
            "xci_path": "ip\\MicroBlaze_ilmb_v10_0\\MicroBlaze_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "MicroBlaze_dlmb_bram_if_cntlr_0",
            "xci_path": "ip\\MicroBlaze_dlmb_bram_if_cntlr_0\\MicroBlaze_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > MicroBlaze microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "MicroBlaze_ilmb_bram_if_cntlr_0",
            "xci_path": "ip\\MicroBlaze_ilmb_bram_if_cntlr_0\\MicroBlaze_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "7",
            "xci_name": "MicroBlaze_lmb_bram_0",
            "xci_path": "ip\\MicroBlaze_lmb_bram_0\\MicroBlaze_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "25",
        "xci_name": "MicroBlaze_mdm_1_0",
        "xci_path": "ip\\MicroBlaze_mdm_1_0\\MicroBlaze_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "rst_clk_wiz_0_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "MicroBlaze_rst_clk_wiz_0_200M_0",
        "xci_path": "ip\\MicroBlaze_rst_clk_wiz_0_200M_0\\MicroBlaze_rst_clk_wiz_0_200M_0.xci",
        "inst_hier_path": "rst_clk_wiz_0_200M"
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "ip_revision": "33",
        "xci_name": "MicroBlaze_axi_uartlite_0_0",
        "xci_path": "ip\\MicroBlaze_axi_uartlite_0_0\\MicroBlaze_axi_uartlite_0_0.xci",
        "inst_hier_path": "axi_uartlite_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "31",
        "xci_name": "MicroBlaze_axi_gpio_0_0",
        "xci_path": "ip\\MicroBlaze_axi_gpio_0_0\\MicroBlaze_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\MicroBlaze_microblaze_0_axi_periph_0\\MicroBlaze_microblaze_0_axi_periph_0.xci",
        "inst_hier_path": "microblaze_0_axi_periph",
        "xci_name": "MicroBlaze_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "30",
            "xci_name": "MicroBlaze_xbar_0",
            "xci_path": "ip\\MicroBlaze_xbar_0\\MicroBlaze_xbar_0.xci",
            "inst_hier_path": "microblaze_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "MicroBlaze_xlconstant_1_0",
        "xci_path": "ip\\MicroBlaze_xlconstant_1_0\\MicroBlaze_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1"
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "7",
        "xci_name": "MicroBlaze_blk_mem_gen_0_0",
        "xci_path": "ip\\MicroBlaze_blk_mem_gen_0_0\\MicroBlaze_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Write_Depth_A": {
            "value": "4001"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "interface_nets": {
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      }
    },
    "nets": {
      "AddressFixer_0_address": {
        "ports": [
          "AddressFixer_0/address",
          "blk_mem_gen_0/addrb"
        ]
      },
      "BRAMMUX_0_Ref0": {
        "ports": [
          "BRAMMUX_0/Ref0",
          "CC_0/waveRef0"
        ]
      },
      "BRAMMUX_0_Ref0Address": {
        "ports": [
          "BRAMMUX_0/Ref0Address",
          "BlockRam_0/waveRef0AddressB"
        ]
      },
      "BRAMMUX_0_Ref1": {
        "ports": [
          "BRAMMUX_0/Ref1",
          "CC_0/waveRef1"
        ]
      },
      "BRAMMUX_0_Ref1Address": {
        "ports": [
          "BRAMMUX_0/Ref1Address",
          "BlockRam_0/waveRef1AddressB"
        ]
      },
      "BRAMMUX_0_Ref2": {
        "ports": [
          "BRAMMUX_0/Ref2",
          "CC_0/waveRef2"
        ]
      },
      "BRAMMUX_0_Ref2Address": {
        "ports": [
          "BRAMMUX_0/Ref2Address",
          "BlockRam_0/waveRef2AddressB"
        ]
      },
      "BRAMMUX_0_Ref3": {
        "ports": [
          "BRAMMUX_0/Ref3",
          "CC_0/waveRef3"
        ]
      },
      "BRAMMUX_0_Ref3Address": {
        "ports": [
          "BRAMMUX_0/Ref3Address",
          "BlockRam_0/waveRef3AddressB"
        ]
      },
      "BlockRam_0_wave00": {
        "ports": [
          "BlockRam_0/wave00",
          "CC_0/wave00"
        ]
      },
      "BlockRam_0_wave0": {
        "ports": [
          "BlockRam_0/wave0",
          "CC_0/wave0"
        ]
      },
      "BlockRam_0_wave01": {
        "ports": [
          "BlockRam_0/wave01",
          "CC_0/wave01"
        ]
      },
      "BlockRam_0_wave1": {
        "ports": [
          "BlockRam_0/wave1",
          "CC_0/wave1"
        ]
      },
      "BlockRam_0_wave02": {
        "ports": [
          "BlockRam_0/wave02",
          "CC_0/wave02"
        ]
      },
      "BlockRam_0_wave2": {
        "ports": [
          "BlockRam_0/wave2",
          "CC_0/wave2"
        ]
      },
      "BlockRam_0_wave03": {
        "ports": [
          "BlockRam_0/wave03",
          "CC_0/wave03"
        ]
      },
      "BlockRam_0_wave3": {
        "ports": [
          "BlockRam_0/wave3",
          "CC_0/wave3"
        ]
      },
      "BlockRam_0_waveRef0": {
        "ports": [
          "BlockRam_0/waveRef0",
          "BRAMMUX_0/waveRef0"
        ]
      },
      "BlockRam_0_waveRef1": {
        "ports": [
          "BlockRam_0/waveRef1",
          "BRAMMUX_0/waveRef1"
        ]
      },
      "BlockRam_0_waveRef2": {
        "ports": [
          "BlockRam_0/waveRef2",
          "BRAMMUX_0/waveRef2"
        ]
      },
      "BlockRam_0_waveRef3": {
        "ports": [
          "BlockRam_0/waveRef3",
          "BRAMMUX_0/waveRef3"
        ]
      },
      "CC_0_count": {
        "ports": [
          "CC_0/count",
          "AddressFixer_0/counter"
        ]
      },
      "CC_0_wave00Address": {
        "ports": [
          "CC_0/wave00Address",
          "BlockRam_0/wave00AddressB"
        ]
      },
      "CC_0_wave01Address": {
        "ports": [
          "CC_0/wave01Address",
          "BlockRam_0/wave01AddressB"
        ]
      },
      "CC_0_wave02Address": {
        "ports": [
          "CC_0/wave02Address",
          "BlockRam_0/wave02AddressB"
        ]
      },
      "CC_0_wave03Address": {
        "ports": [
          "CC_0/wave03Address",
          "BlockRam_0/wave03AddressB"
        ]
      },
      "CC_0_wave0Address": {
        "ports": [
          "CC_0/wave0Address",
          "BlockRam_0/wave0AddressB"
        ]
      },
      "CC_0_wave1Address": {
        "ports": [
          "CC_0/wave1Address",
          "BlockRam_0/wave1AddressB"
        ]
      },
      "CC_0_wave2Address": {
        "ports": [
          "CC_0/wave2Address",
          "BlockRam_0/wave2AddressB"
        ]
      },
      "CC_0_wave3Address": {
        "ports": [
          "CC_0/wave3Address",
          "BlockRam_0/wave3AddressB"
        ]
      },
      "CC_0_waveRef0Address": {
        "ports": [
          "CC_0/waveRef0Address",
          "BRAMMUX_0/waveRef0Address"
        ]
      },
      "CC_0_waveRef1Address": {
        "ports": [
          "CC_0/waveRef1Address",
          "BRAMMUX_0/waveRef1Address"
        ]
      },
      "CC_0_waveRef2Address": {
        "ports": [
          "CC_0/waveRef2Address",
          "BRAMMUX_0/waveRef2Address"
        ]
      },
      "CC_0_waveRef3Address": {
        "ports": [
          "CC_0/waveRef3Address",
          "BRAMMUX_0/waveRef3Address"
        ]
      },
      "CC_0_xcorr": {
        "ports": [
          "CC_0/xcorr",
          "xlslice_0/Din"
        ]
      },
      "Net1": {
        "ports": [
          "clk1Mhz_0/clk1Mhz",
          "BlockRam_0/clk1Mhz",
          "waveParser_0/clk1Mhz",
          "CC_0/clk1Mhz"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "blk_mem_gen_0/addra"
        ]
      },
      "axi_uartlite_0_tx": {
        "ports": [
          "axi_uartlite_0/tx",
          "tx"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "axi_gpio_0/gpio2_io_i"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "dds_compiler_0_m_axis_data_tdata": {
        "ports": [
          "dds_compiler_1/m_axis_data_tdata",
          "waveParser_0/waveRef",
          "waveParser_0/wave",
          "waveParser_0/wave1"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_0_200M/mb_debug_sys_rst"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "BRAMMUX_0/clk",
          "dds_compiler_1/aclk",
          "clk1Mhz_0/clk",
          "BlockRam_0/clk",
          "CC_0/clk",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_clk_wiz_0_200M/slowest_sync_clk",
          "microblaze_0_axi_periph/S00_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/ACLK",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0_axi_periph/M01_ACLK",
          "blk_mem_gen_0/clkb",
          "blk_mem_gen_0/clka"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset",
          "rst_clk_wiz_0_200M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_0_200M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_0_200M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_clk_wiz_0_200M_mb_reset": {
        "ports": [
          "rst_clk_wiz_0_200M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_0_200M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_200M/peripheral_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/ARESETN",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M01_ARESETN"
        ]
      },
      "rx_0_1": {
        "ports": [
          "rx",
          "axi_uartlite_0/rx"
        ]
      },
      "waveParser_0_buffer": {
        "ports": [
          "waveParser_0/buffer",
          "BlockRam_0/inWave2"
        ]
      },
      "waveParser_0_buffer1": {
        "ports": [
          "waveParser_0/buffer1",
          "BlockRam_0/inWave3"
        ]
      },
      "waveParser_0_bufferRef": {
        "ports": [
          "waveParser_0/bufferRef",
          "BlockRam_0/inWave1"
        ]
      },
      "waveParser_0_wave00Address": {
        "ports": [
          "waveParser_0/wave00Address",
          "BlockRam_0/wave00Address"
        ]
      },
      "waveParser_0_wave01Address": {
        "ports": [
          "waveParser_0/wave01Address",
          "BlockRam_0/wave01Address"
        ]
      },
      "waveParser_0_wave02Address": {
        "ports": [
          "waveParser_0/wave02Address",
          "BlockRam_0/wave02Address"
        ]
      },
      "waveParser_0_wave03Address": {
        "ports": [
          "waveParser_0/wave03Address",
          "BlockRam_0/wave03Address"
        ]
      },
      "waveParser_0_wave0Address": {
        "ports": [
          "waveParser_0/wave0Address",
          "BlockRam_0/wave0Address"
        ]
      },
      "waveParser_0_wave1Address": {
        "ports": [
          "waveParser_0/wave1Address",
          "BlockRam_0/wave1Address"
        ]
      },
      "waveParser_0_wave2Address": {
        "ports": [
          "waveParser_0/wave2Address",
          "BlockRam_0/wave2Address"
        ]
      },
      "waveParser_0_wave3Address": {
        "ports": [
          "waveParser_0/wave3Address",
          "BlockRam_0/wave3Address"
        ]
      },
      "waveParser_0_waveRef0Address": {
        "ports": [
          "waveParser_0/waveRef0Address",
          "BlockRam_0/waveRef0Address"
        ]
      },
      "waveParser_0_waveRef1Address": {
        "ports": [
          "waveParser_0/waveRef1Address",
          "BlockRam_0/waveRef1Address"
        ]
      },
      "waveParser_0_waveRef2Address": {
        "ports": [
          "waveParser_0/waveRef2Address",
          "BlockRam_0/waveRef2Address"
        ]
      },
      "waveParser_0_waveRef3Address": {
        "ports": [
          "waveParser_0/waveRef3Address",
          "BlockRam_0/waveRef3Address"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "blk_mem_gen_0/web"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "led"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "blk_mem_gen_0/dinb"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}