==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.199 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.956 seconds; peak allocated memory: 1.451 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/spu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/dpu.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'arg' (HLS_Final_vitis_src/dpu.cpp:131:105)
WARNING: [HLS 207-5292] unused parameter 'rb' (HLS_Final_vitis_src/dpu.cpp:422:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.017 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-210] Disaggregating variable 'dpu' (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_1' (HLS_Final_vitis_src/dpu.cpp:117:20) in function 'DPU::read_intt' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_Final_vitis_src/dpu.cpp:102:20) in function 'DPU::read_ntt' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:101:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (HLS_Final_vitis_src/dpu.cpp:84:19) in function 'DPU::write_p4' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (HLS_Final_vitis_src/dpu.cpp:77:19) in function 'DPU::write_p3' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'DPU_UNIT_LOOP' (HLS_Final_vitis_src/dpu.cpp:384:15) in function 'DPU::dpu_unit' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_1' (HLS_Final_vitis_src/dpu.cpp:66:19) in function 'DPU::read_p2' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:65:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_1' (HLS_Final_vitis_src/dpu.cpp:59:19) in function 'DPU::read_p1' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'SPU::load64(unsigned char const*)' into 'SPU::shake_absorb(unsigned int, unsigned char const*, unsigned long) (.15)' (HLS_Final_vitis_src/spu.cpp:341:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeeze(unsigned int, unsigned char*, unsigned long) (.6)' (HLS_Final_vitis_src/spu.cpp:426:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' (HLS_Final_vitis_src/spu.cpp:409:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'DPU::read_p5(unsigned char) (.39)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:422:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_p5(unsigned char) (.36)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:422:0)
INFO: [HLS 214-178] Inlining function 'DPU::DPU()' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_Mem(int*, unsigned char)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:13:20)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.pMem': Complete reshaping on dimension 2. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p1': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p2': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p3': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p4': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p5': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/spu.cpp:327:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:14:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:13:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 28.463 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.972 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HLS_Final_vitis_src/dpu.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.475 seconds; current allocated memory: 1.449 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_533_2' (HLS_Final_vitis_src/spu.cpp:523) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_428_2' (HLS_Final_vitis_src/dpu.cpp:428) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_441_4' (HLS_Final_vitis_src/dpu.cpp:441) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_455_6' (HLS_Final_vitis_src/dpu.cpp:455) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_492_8' (HLS_Final_vitis_src/dpu.cpp:492) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_520_10' (HLS_Final_vitis_src/dpu.cpp:520) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_538_12' (HLS_Final_vitis_src/dpu.cpp:538) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_553_14' (HLS_Final_vitis_src/dpu.cpp:553) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_565_16' (HLS_Final_vitis_src/dpu.cpp:565) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_428_2' (HLS_Final_vitis_src/dpu.cpp:428) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_ADD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:138) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:149) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP2' (HLS_Final_vitis_src/dpu.cpp:157) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP3' (HLS_Final_vitis_src/dpu.cpp:164) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:175) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:186) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:195) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:203) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:215) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:226) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:235) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:243) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP5' (HLS_Final_vitis_src/dpu.cpp:252) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_CADDQ_LOOP1' (HLS_Final_vitis_src/dpu.cpp:265) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_POW2ROUND_LOOP1' (HLS_Final_vitis_src/dpu.cpp:275) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:288) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:298) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:307) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:315) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:324) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:337) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:345) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:355) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:364) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:372) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (HLS_Final_vitis_src/dpu.cpp:40) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (HLS_Final_vitis_src/dpu.cpp:41) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (HLS_Final_vitis_src/dpu.cpp:43) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_6' (HLS_Final_vitis_src/dpu.cpp:49) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_7' (HLS_Final_vitis_src/dpu.cpp:54) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_8' (HLS_Final_vitis_src/dpu.cpp:55) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_9' (HLS_Final_vitis_src/dpu.cpp:56) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_503_2' (HLS_Final_vitis_src/spu.cpp:506) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_5' (HLS_Final_vitis_src/wrapper.cpp:55) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_6' (HLS_Final_vitis_src/wrapper.cpp:60) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_7' (HLS_Final_vitis_src/wrapper.cpp:61) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_8' (HLS_Final_vitis_src/wrapper.cpp:62) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'dpu_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::sample_eta' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:43:28) to (HLS_Final_vitis_src/dpu.cpp:43:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:49:28) to (HLS_Final_vitis_src/dpu.cpp:49:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HLS_Final_vitis_src/dpu.cpp:420:1) in function 'DPU::dpu_unit'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SPU::KeccakF1600_StatePermute' (HLS_Final_vitis_src/spu.cpp:61:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DPU::dpu_func' (HLS_Final_vitis_src/dpu.cpp:132:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11 seconds. CPU system time: 0 seconds. Elapsed time: 11.299 seconds; current allocated memory: 1.449 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_3' (HLS_Final_vitis_src/dpu.cpp:42:27) in function 'dpu_keygen'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_5' (HLS_Final_vitis_src/dpu.cpp:48:27) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_500_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_2' (HLS_Final_vitis_src/wrapper.cpp:32:39) in function 'dpu_keygen' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (HLS_Final_vitis_src/wrapper.cpp:31:37) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_3' (HLS_Final_vitis_src/wrapper.cpp:37:37) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_4' (HLS_Final_vitis_src/wrapper.cpp:42:37) in function 'dpu_keygen' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'SPU::sample_eta' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_453_5' (HLS_Final_vitis_src/dpu.cpp:453:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_491_7' (HLS_Final_vitis_src/dpu.cpp:491:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_518_9' (HLS_Final_vitis_src/dpu.cpp:518:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_537_11' (HLS_Final_vitis_src/dpu.cpp:537:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_551_13' (HLS_Final_vitis_src/dpu.cpp:551:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_426_1' (HLS_Final_vitis_src/dpu.cpp:426:29) in function 'DPU::dpu_pack' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_MATMUL_LOOP0' (HLS_Final_vitis_src/dpu.cpp:214:27) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_NTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:286:24) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_INTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:335:25) in function 'DPU::dpu_func' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:86:16)
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:79:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:352:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:356:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:361:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (HLS_Final_vitis_src/spu.cpp:537:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (HLS_Final_vitis_src/spu.cpp:538:40)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0' (HLS_Final_vitis_src/dpu.cpp:91:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:40:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:41:82)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:44:57)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:50:62)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:54:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:55:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:56:83)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (HLS_Final_vitis_src/spu.cpp:511:16)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:95:56)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:291:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:292:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:293:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:294:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:295:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:296:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:297:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:298:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:299:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:301:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:302:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:303:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:304:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:305:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:306:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:307:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:308:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:309:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:310:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:311:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:312:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:313:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:314:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:315:15)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 4.882 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dpu_keygen' ...
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_383_6' to 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_385_7' to 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_12_1' to 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1' to 'shake_absorb_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_squeeze.2' to 'shake_squeeze_2'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3' to 'shake_absorb_3'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_492_8' to 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_91_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_73_13' to 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_520_10' to 'dpu_pack_4_Pipeline_VITIS_LOOP_520_10'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_73_15' to 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_553_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_553_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_538_12' to 'dpu_pack_4_Pipeline_VITIS_LOOP_538_12'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_91_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_73_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_455_6' to 'dpu_pack_4_Pipeline_VITIS_LOOP_455_6'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4' to 'dpu_pack_4'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'dpu_unit'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'read_p1'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'write_p3'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'write_p4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_8', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_10', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_12', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'KeccakF1600_StatePermute': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.606 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_2', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_351_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_360_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_10_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_12_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_14_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_503_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln514', HLS_Final_vitis_src/spu.cpp:514)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_503_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln539', HLS_Final_vitis_src/spu.cpp:539)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_533_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.636 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.653 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_p2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_p2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_p2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_p1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_p1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dpu_unit'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dpu_unit'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.196 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.983 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_p3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_p3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'write_p3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.637 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_p4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_p4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'write_p4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln292', HLS_Final_vitis_src/dpu.cpp:292) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:290) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln292', HLS_Final_vitis_src/dpu.cpp:292) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:290) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln292', HLS_Final_vitis_src/dpu.cpp:292) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:290) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln293', HLS_Final_vitis_src/dpu.cpp:293) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:290) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'FUNC_NTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.317 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_NTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.828 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.311 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln311', HLS_Final_vitis_src/dpu.cpp:311) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:309) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln311', HLS_Final_vitis_src/dpu.cpp:311) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:309) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln311', HLS_Final_vitis_src/dpu.cpp:311) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:309) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_NTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.804 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.311 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:318) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:317) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:318) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:317) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:318) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:317) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln320', HLS_Final_vitis_src/dpu.cpp:320) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:317) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln320', HLS_Final_vitis_src/dpu.cpp:320) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:317) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_NTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.005 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.332 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_ntt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_ntt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.913 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln328', HLS_Final_vitis_src/dpu.cpp:328) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:326) to 'read_ntt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln328', HLS_Final_vitis_src/dpu.cpp:328) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:326) to 'read_ntt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln328', HLS_Final_vitis_src/dpu.cpp:328) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:326) to 'read_ntt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_NTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.389 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_POW2ROUND_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln279', HLS_Final_vitis_src/dpu.cpp:279) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:277) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln279', HLS_Final_vitis_src/dpu.cpp:279) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:277) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln279', HLS_Final_vitis_src/dpu.cpp:279) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:277) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln280', HLS_Final_vitis_src/dpu.cpp:280) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:277) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'FUNC_POW2ROUND_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.832 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_CADDQ_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln269', HLS_Final_vitis_src/dpu.cpp:269) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln269', HLS_Final_vitis_src/dpu.cpp:269) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln269', HLS_Final_vitis_src/dpu.cpp:269) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_CADDQ_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.823 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.373 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p2' and 'call' operation ('call_ret23', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p2' and 'call' operation ('call_ret23', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p2' and 'call' operation ('call_ret23', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln220', HLS_Final_vitis_src/dpu.cpp:220) to 'write_p3' and 'call' operation ('call_ret23', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln220', HLS_Final_vitis_src/dpu.cpp:220) to 'write_p3' and 'call' operation ('call_ret23', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('_ln221', HLS_Final_vitis_src/dpu.cpp:221) to 'write_p4' and 'call' operation ('call_ret23', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 8, loop 'FUNC_MATMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.9 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln230', HLS_Final_vitis_src/dpu.cpp:230) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:228) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln230', HLS_Final_vitis_src/dpu.cpp:230) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:228) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln230', HLS_Final_vitis_src/dpu.cpp:230) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:228) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_MATMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.858 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.325 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln239', HLS_Final_vitis_src/dpu.cpp:239) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:237) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln239', HLS_Final_vitis_src/dpu.cpp:239) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:237) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln239', HLS_Final_vitis_src/dpu.cpp:239) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:237) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_MATMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.826 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.432 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret19', HLS_Final_vitis_src/dpu.cpp:246) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:245) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret19', HLS_Final_vitis_src/dpu.cpp:246) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:245) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret19', HLS_Final_vitis_src/dpu.cpp:246) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:245) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln248', HLS_Final_vitis_src/dpu.cpp:248) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:245) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln248', HLS_Final_vitis_src/dpu.cpp:248) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:245) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_MATMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.95 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret16', HLS_Final_vitis_src/dpu.cpp:255) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:254) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret16', HLS_Final_vitis_src/dpu.cpp:255) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:254) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret16', HLS_Final_vitis_src/dpu.cpp:255) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:254) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln258', HLS_Final_vitis_src/dpu.cpp:258) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:254) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln258', HLS_Final_vitis_src/dpu.cpp:258) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:254) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_MATMUL_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.878 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:178) to 'read_p2' and 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:178) to 'read_p2' and 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:178) to 'read_p2' and 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln180', HLS_Final_vitis_src/dpu.cpp:180) to 'write_p3' and 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln180', HLS_Final_vitis_src/dpu.cpp:180) to 'write_p3' and 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('_ln181', HLS_Final_vitis_src/dpu.cpp:181) to 'write_p4' and 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 8, loop 'FUNC_MONTMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.892 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln190', HLS_Final_vitis_src/dpu.cpp:190) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:188) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln190', HLS_Final_vitis_src/dpu.cpp:190) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:188) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln190', HLS_Final_vitis_src/dpu.cpp:190) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:188) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_MONTMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.945 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.429 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln199', HLS_Final_vitis_src/dpu.cpp:199) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:197) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln199', HLS_Final_vitis_src/dpu.cpp:199) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:197) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln199', HLS_Final_vitis_src/dpu.cpp:199) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:197) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_MONTMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.833 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.355 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret12', HLS_Final_vitis_src/dpu.cpp:206) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:205) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret12', HLS_Final_vitis_src/dpu.cpp:206) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:205) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret12', HLS_Final_vitis_src/dpu.cpp:206) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:205) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln208', HLS_Final_vitis_src/dpu.cpp:208) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:205) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln208', HLS_Final_vitis_src/dpu.cpp:208) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:205) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_MONTMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.888 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.366 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln153', HLS_Final_vitis_src/dpu.cpp:153) to 'write_p3' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:151) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln153', HLS_Final_vitis_src/dpu.cpp:153) to 'write_p3' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:151) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln153', HLS_Final_vitis_src/dpu.cpp:153) to 'write_p3' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:151) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_RD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.852 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.381 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln161', HLS_Final_vitis_src/dpu.cpp:161) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:159) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln161', HLS_Final_vitis_src/dpu.cpp:161) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:159) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln161', HLS_Final_vitis_src/dpu.cpp:161) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:159) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_RD_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.854 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.534 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:167) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:166) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:167) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:166) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:167) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:166) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln169', HLS_Final_vitis_src/dpu.cpp:169) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:166) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln169', HLS_Final_vitis_src/dpu.cpp:169) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:166) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_RD_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.92 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.376 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_ADD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p2' and 'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p2' and 'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p2' and 'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln143', HLS_Final_vitis_src/dpu.cpp:143) to 'write_p3' and 'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln143', HLS_Final_vitis_src/dpu.cpp:143) to 'write_p3' and 'call' operation ('call_ret7', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_ADD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.903 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.397 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_intt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_intt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_intt'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.911 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln341', HLS_Final_vitis_src/dpu.cpp:341) to 'write_p3' and 'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:339) to 'read_intt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln341', HLS_Final_vitis_src/dpu.cpp:341) to 'write_p3' and 'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:339) to 'read_intt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln341', HLS_Final_vitis_src/dpu.cpp:341) to 'write_p3' and 'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:339) to 'read_intt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_INTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.407 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln349', HLS_Final_vitis_src/dpu.cpp:349) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:347) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln349', HLS_Final_vitis_src/dpu.cpp:349) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:347) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln349', HLS_Final_vitis_src/dpu.cpp:349) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:347) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln350', HLS_Final_vitis_src/dpu.cpp:350) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:347) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'FUNC_INTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.895 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.351 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln359', HLS_Final_vitis_src/dpu.cpp:359) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:357) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln359', HLS_Final_vitis_src/dpu.cpp:359) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:357) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln359', HLS_Final_vitis_src/dpu.cpp:359) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:357) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_INTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.907 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.342 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_INTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.871 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.381 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret26', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p2' and 'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:374) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret26', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p2' and 'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:374) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret26', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p2' and 'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:374) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p3' and 'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:374) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p3' and 'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:374) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_INTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.896 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.352 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.174 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 31.752 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 93 seconds. CPU system time: 0 seconds. Elapsed time: 92.881 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_428_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_428_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_428_2' (loop 'VITIS_LOOP_428_2'): Unable to schedule 'store' operation ('pk_addr_5_write_ln430', HLS_Final_vitis_src/dpu.cpp:430) of variable 'or_ln430_1', HLS_Final_vitis_src/dpu.cpp:430 on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_428_2' (loop 'VITIS_LOOP_428_2'): Unable to schedule 'store' operation ('pk_addr_7_write_ln432', HLS_Final_vitis_src/dpu.cpp:432) of variable 'or_ln432_1', HLS_Final_vitis_src/dpu.cpp:432 on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_428_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_6', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_61_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_492_8'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8' (loop 'VITIS_LOOP_492_8'): Unable to schedule 'load' operation ('sk_load_5', HLS_Final_vitis_src/dpu.cpp:494) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8' (loop 'VITIS_LOOP_492_8'): Unable to schedule 'load' operation ('sk_load_7', HLS_Final_vitis_src/dpu.cpp:495) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8' (loop 'VITIS_LOOP_492_8'): Unable to schedule 'load' operation ('sk_load_9', HLS_Final_vitis_src/dpu.cpp:497) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8' (loop 'VITIS_LOOP_492_8'): Unable to schedule 'load' operation ('sk_load_11', HLS_Final_vitis_src/dpu.cpp:498) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8' (loop 'VITIS_LOOP_492_8'): Unable to schedule 'load' operation ('sk_load_13', HLS_Final_vitis_src/dpu.cpp:499) on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8' (loop 'VITIS_LOOP_492_8'): Unable to schedule 'load' operation ('sk_load_15', HLS_Final_vitis_src/dpu.cpp:500) on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'and' operation ('and_ln508') to 'or' operation ('or_ln508') (combination delay: 7.75721 ns) to honor II or Latency constraint in region 'VITIS_LOOP_492_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 8, loop 'VITIS_LOOP_492_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_91_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.450 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_520_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_10'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_520_10' (loop 'VITIS_LOOP_520_10'): Unable to schedule 'store' operation ('sk_addr_5_write_ln525', HLS_Final_vitis_src/dpu.cpp:525) of variable 'trunc_ln', HLS_Final_vitis_src/dpu.cpp:525 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_520_10' (loop 'VITIS_LOOP_520_10'): Unable to schedule 'store' operation ('sk_addr_7_write_ln528', HLS_Final_vitis_src/dpu.cpp:528) of variable 'trunc_ln4', HLS_Final_vitis_src/dpu.cpp:528 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_520_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_553_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_553_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_553_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_538_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_538_12'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_538_12' (loop 'VITIS_LOOP_538_12'): Unable to schedule 'load' operation ('sk_load_1', HLS_Final_vitis_src/dpu.cpp:540) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_538_12' (loop 'VITIS_LOOP_538_12'): Unable to schedule 'load' operation ('sk_load_3', HLS_Final_vitis_src/dpu.cpp:541) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_538_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_91_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.452 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_455_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_455_6'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_455_6' (loop 'VITIS_LOOP_455_6'): Unable to schedule 'store' operation ('sk_addr_17_write_ln467', HLS_Final_vitis_src/dpu.cpp:467) of variable 'or_ln467', HLS_Final_vitis_src/dpu.cpp:467 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_455_6' (loop 'VITIS_LOOP_455_6'): Unable to schedule 'store' operation ('sk_addr_19_write_ln470', HLS_Final_vitis_src/dpu.cpp:470) of variable 'or_ln470', HLS_Final_vitis_src/dpu.cpp:470 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_455_6' (loop 'VITIS_LOOP_455_6'): Unable to schedule 'store' operation ('sk_addr_21_write_ln473', HLS_Final_vitis_src/dpu.cpp:473) of variable 'trunc_ln9', HLS_Final_vitis_src/dpu.cpp:473 on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_455_6' (loop 'VITIS_LOOP_455_6'): Unable to schedule 'store' operation ('sk_addr_23_write_ln476', HLS_Final_vitis_src/dpu.cpp:476) of variable 'trunc_ln11', HLS_Final_vitis_src/dpu.cpp:476 on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_455_6' (loop 'VITIS_LOOP_455_6'): Unable to schedule 'store' operation ('sk_addr_25_write_ln480', HLS_Final_vitis_src/dpu.cpp:480) of variable 'or_ln480', HLS_Final_vitis_src/dpu.cpp:480 on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_455_6' (loop 'VITIS_LOOP_455_6'): Unable to schedule 'store' operation ('sk_addr_27_write_ln483', HLS_Final_vitis_src/dpu.cpp:483) of variable 'or_ln483', HLS_Final_vitis_src/dpu.cpp:483 on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 7, loop 'VITIS_LOOP_455_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.454 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.456 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dpu_pMem' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 63 seconds. CPU system time: 0 seconds. Elapsed time: 63.071 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' is 8194 from HDL expression: ((icmp_ln40_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 96 seconds. CPU system time: 0 seconds. Elapsed time: 96.817 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' is 8194 from HDL expression: ((icmp_ln41_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.105 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline 'VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' pipeline 'VITIS_LOOP_54_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' is 8201, found 3 HDL expressions with this fanout: ((icmp_ln54_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' pipeline 'VITIS_LOOP_55_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln55_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' pipeline 'VITIS_LOOP_56_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln56_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.08 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' pipeline 'VITIS_LOOP_385_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.792 seconds; current allocated memory: 1.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' pipeline 'VITIS_LOOP_351_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_351_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' pipeline 'VITIS_LOOP_360_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_360_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.963 seconds; current allocated memory: 1.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sample_eta_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_533_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.505 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.507 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.915 seconds; current allocated memory: 1.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' is 8201, found 2 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' is 8209 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_p2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_p2' pipeline 'read_p2' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_p2' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_p2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_p1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_p1' pipeline 'read_p1' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_p1' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_p1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_unit' is 57358 from HDL expression: ((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_0': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_unit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.136 seconds; current allocated memory: 1.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_p3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_p3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15 seconds. CPU system time: 4 seconds. Elapsed time: 17.949 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_p4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_p4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' pipeline 'FUNC_NTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP1' is 24576 from HDL expression: ((icmp_ln288_fu_208_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' pipeline 'FUNC_NTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP2' is 24576 from HDL expression: ((icmp_ln298_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.077 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' pipeline 'FUNC_NTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP3' is 24576 from HDL expression: ((icmp_ln307_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.06 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' pipeline 'FUNC_NTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP4' is 32768 from HDL expression: ((icmp_ln315_fu_225_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.057 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_ntt' pipeline 'read_ntt' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_ntt' is 16384 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_ntt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.806 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' pipeline 'FUNC_NTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP5' is 32768 from HDL expression: ((icmp_ln324_reg_344 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' pipeline 'FUNC_POW2ROUND_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' is 49152 from HDL expression: (((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp44) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage2)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.059 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' pipeline 'FUNC_CADDQ_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' is 24576 from HDL expression: ((icmp_ln265_fu_194_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.091 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' pipeline 'FUNC_MATMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' is 24576 from HDL expression: ((icmp_ln215_fu_237_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.063 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' pipeline 'FUNC_MATMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' is 24576 from HDL expression: ((icmp_ln226_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.13 seconds; current allocated memory: 1.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' pipeline 'FUNC_MATMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' is 24576 from HDL expression: ((icmp_ln235_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.079 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' pipeline 'FUNC_MATMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' is 32768 from HDL expression: ((icmp_ln243_fu_215_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.078 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' pipeline 'FUNC_MATMUL_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' is 32771 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.064 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' pipeline 'FUNC_MONTMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' is 24576 from HDL expression: ((icmp_ln175_fu_223_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.123 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' pipeline 'FUNC_MONTMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' is 24576 from HDL expression: ((icmp_ln186_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.143 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' pipeline 'FUNC_MONTMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' is 24576 from HDL expression: ((icmp_ln195_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.047 seconds; current allocated memory: 1.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' pipeline 'FUNC_MONTMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' is 32768 from HDL expression: ((icmp_ln203_fu_229_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.107 seconds; current allocated memory: 1.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP1' pipeline 'FUNC_RD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP1' is 24576 from HDL expression: ((icmp_ln149_fu_196_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.106 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP2' pipeline 'FUNC_RD_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP2' is 24576 from HDL expression: ((icmp_ln157_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.081 seconds; current allocated memory: 1.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP3' pipeline 'FUNC_RD_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP3' is 32768 from HDL expression: ((icmp_ln164_fu_223_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.108 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' pipeline 'FUNC_ADD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_ADD_LOOP1' is 32768 from HDL expression: ((icmp_ln138_fu_247_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_ADD_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.113 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_intt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_intt' pipeline 'read_intt' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_intt' is 16384 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_intt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.855 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' pipeline 'FUNC_INTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP1' is 24576 from HDL expression: ((icmp_ln337_reg_302 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' pipeline 'FUNC_INTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP2' is 24576 from HDL expression: ((icmp_ln345_fu_208_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.089 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' pipeline 'FUNC_INTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP3' is 24576 from HDL expression: ((icmp_ln355_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.088 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' pipeline 'FUNC_INTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP4' is 24576 from HDL expression: ((icmp_ln364_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.101 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' pipeline 'FUNC_INTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP5' is 32768 from HDL expression: ((icmp_ln372_fu_225_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.081 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func' is 91153, found 23 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state6), (1'b1 == ap_CS_fsm_state125), (1'b1 == ap_CS_fsm_state85), (1'b1 == ap_CS_fsm_state10), (1'b1 == ap_CS_fsm_state230), (1'b1 == ap_CS_fsm_state238), (1'b1 == ap_CS_fsm_state234), (1'b1 == ap_CS_fsm_state94), (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state139), (1'b1 == ap_CS_fsm_state184), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state91), (1'b1 == ap_CS_fsm_state67), (1'b1 == ap_CS_fsm_state18), (1'b1 == ap_CS_fsm_state89), (1'b1 == ap_CS_fsm_state93), (1'b1 == ap_CS_fsm_state131), (1'b1 == ap_CS_fsm_state180), (1'b1 == ap_CS_fsm_state129), (1'b1 == ap_CS_fsm_state182), (1'b1 == ap_CS_fsm_state244), (1'b1 == ap_CS_fsm_state242)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.613 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' pipeline 'VITIS_LOOP_55_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_55_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 95 seconds. CPU system time: 0 seconds. Elapsed time: 95.864 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_Pipeline_VITIS_LOOP_73_1' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_Pipeline_VITIS_LOOP_73_1' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_73_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_428_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_428_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' pipeline 'VITIS_LOOP_60_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_60_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' pipeline 'VITIS_LOOP_61_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_61_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' pipeline 'VITIS_LOOP_62_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_62_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8' pipeline 'VITIS_LOOP_492_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8' is 16410 from HDL expression: ((icmp_ln492_reg_1210 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_492_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_520_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_520_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_553_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_553_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_538_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_538_12' pipeline 'VITIS_LOOP_538_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_538_12' is 16384 from HDL expression: ((icmp_ln538_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_538_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_455_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_455_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/seedbuf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dpu_keygen' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'ptr' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen' is 32884 from HDL expression: (1'b1 == ap_CS_fsm_state46)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.306 seconds; current allocated memory: 1.758 GB.
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_zetas_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_spu_s_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tmp1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tmp2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tr_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 107 seconds. CPU system time: 1 seconds. Elapsed time: 107.794 seconds; current allocated memory: 1.766 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 9.529 seconds; current allocated memory: 1.833 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dpu_keygen.
INFO: [VLOG 209-307] Generating Verilog RTL for dpu_keygen.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 835 seconds. CPU system time: 12 seconds. Elapsed time: 883.093 seconds; current allocated memory: 393.781 MB.
INFO: [HLS 200-112] Total CPU user time: 839 seconds. Total CPU system time: 13 seconds. Total elapsed time: 886.094 seconds; peak allocated memory: 1.833 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 111.419 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 114.138 seconds; peak allocated memory: 1.455 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.94 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.756 seconds; peak allocated memory: 1.458 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/spu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/dpu.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'arg' (HLS_Final_vitis_src/dpu.cpp:137:105)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:139:9)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:140:9)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:141:9)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:142:9)
WARNING: [HLS 207-5292] unused parameter 'rb' (HLS_Final_vitis_src/dpu.cpp:428:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.075 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:146:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:383:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:147:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:381:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:380:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:374:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:372:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:369:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:365:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:157:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:363:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:360:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:356:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:355:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:159:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:353:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:350:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:347:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:162:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_intt(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:345:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:334:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:165:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_ntt(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:332:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:326:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:167:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:324:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:323:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:317:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:172:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:315:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:312:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:308:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:173:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:306:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:303:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:299:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:175:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:296:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:293:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:286:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:285:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:183:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:283:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:275:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:184:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:273:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:264:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:186:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:187:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:261:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:260:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:254:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:191:3)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:252:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:251:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:245:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:194:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:243:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:240:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:236:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:196:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:234:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:231:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:227:6)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:226:6)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:200:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:224:6)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:214:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:203:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:212:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:211:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:205:4)
INFO: [HLS 214-210] Disaggregating variable 'dpu' (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (HLS_Final_vitis_src/dpu.cpp:60:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_Final_vitis_src/dpu.cpp:68:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (HLS_Final_vitis_src/dpu.cpp:80:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_1' (HLS_Final_vitis_src/dpu.cpp:88:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (HLS_Final_vitis_src/dpu.cpp:107:20) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_1' (HLS_Final_vitis_src/dpu.cpp:123:20) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'DPU_UNIT_LOOP' (HLS_Final_vitis_src/dpu.cpp:390:15) in function 'DPU::dpu_unit' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:389:0)
INFO: [HLS 214-178] Inlining function 'SPU::load64(unsigned char const*)' into 'SPU::shake_absorb(unsigned int, unsigned char const*, unsigned long) (.15)' (HLS_Final_vitis_src/spu.cpp:341:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeeze(unsigned int, unsigned char*, unsigned long) (.6)' (HLS_Final_vitis_src/spu.cpp:426:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' (HLS_Final_vitis_src/spu.cpp:409:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'DPU::read_p5(unsigned char) (.39)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_p5(unsigned char) (.36)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:428:0)
INFO: [HLS 214-178] Inlining function 'DPU::DPU()' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_Mem(int*, unsigned char)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:13:20)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.pMem': Complete reshaping on dimension 2. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p1': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p2': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p3': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p4': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p5': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/spu.cpp:327:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:14:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:13:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 81.943 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.151 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HLS_Final_vitis_src/dpu.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.262 seconds; current allocated memory: 1.449 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_533_2' (HLS_Final_vitis_src/spu.cpp:523) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_434_2' (HLS_Final_vitis_src/dpu.cpp:434) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_447_4' (HLS_Final_vitis_src/dpu.cpp:447) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_461_6' (HLS_Final_vitis_src/dpu.cpp:461) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_498_8' (HLS_Final_vitis_src/dpu.cpp:498) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_526_10' (HLS_Final_vitis_src/dpu.cpp:526) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_544_12' (HLS_Final_vitis_src/dpu.cpp:544) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_559_14' (HLS_Final_vitis_src/dpu.cpp:559) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_571_16' (HLS_Final_vitis_src/dpu.cpp:571) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_434_2' (HLS_Final_vitis_src/dpu.cpp:434) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_ADD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:144) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:155) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP2' (HLS_Final_vitis_src/dpu.cpp:163) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP3' (HLS_Final_vitis_src/dpu.cpp:170) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:181) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:192) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:201) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:209) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:221) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:232) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:241) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:249) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP5' (HLS_Final_vitis_src/dpu.cpp:258) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_CADDQ_LOOP1' (HLS_Final_vitis_src/dpu.cpp:271) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_POW2ROUND_LOOP1' (HLS_Final_vitis_src/dpu.cpp:281) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:294) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:304) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:313) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:321) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:330) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:343) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:351) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:361) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:370) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:378) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (HLS_Final_vitis_src/dpu.cpp:40) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (HLS_Final_vitis_src/dpu.cpp:41) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (HLS_Final_vitis_src/dpu.cpp:43) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_6' (HLS_Final_vitis_src/dpu.cpp:49) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_7' (HLS_Final_vitis_src/dpu.cpp:54) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_8' (HLS_Final_vitis_src/dpu.cpp:55) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_9' (HLS_Final_vitis_src/dpu.cpp:56) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_503_2' (HLS_Final_vitis_src/spu.cpp:506) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_5' (HLS_Final_vitis_src/wrapper.cpp:55) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_6' (HLS_Final_vitis_src/wrapper.cpp:60) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_7' (HLS_Final_vitis_src/wrapper.cpp:61) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_8' (HLS_Final_vitis_src/wrapper.cpp:62) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'dpu_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::sample_eta' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:43:28) to (HLS_Final_vitis_src/dpu.cpp:43:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:49:28) to (HLS_Final_vitis_src/dpu.cpp:49:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HLS_Final_vitis_src/dpu.cpp:426:1) in function 'DPU::dpu_unit'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SPU::KeccakF1600_StatePermute' (HLS_Final_vitis_src/spu.cpp:61:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DPU::dpu_func' (HLS_Final_vitis_src/dpu.cpp:62:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 40 seconds. CPU system time: 0 seconds. Elapsed time: 40.131 seconds; current allocated memory: 1.449 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_3' (HLS_Final_vitis_src/dpu.cpp:42:27) in function 'dpu_keygen'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_5' (HLS_Final_vitis_src/dpu.cpp:48:27) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_500_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_2' (HLS_Final_vitis_src/wrapper.cpp:32:39) in function 'dpu_keygen' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (HLS_Final_vitis_src/wrapper.cpp:31:37) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_3' (HLS_Final_vitis_src/wrapper.cpp:37:37) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_4' (HLS_Final_vitis_src/wrapper.cpp:42:37) in function 'dpu_keygen' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'SPU::sample_eta' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_459_5' (HLS_Final_vitis_src/dpu.cpp:459:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_497_7' (HLS_Final_vitis_src/dpu.cpp:497:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_524_9' (HLS_Final_vitis_src/dpu.cpp:524:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_543_11' (HLS_Final_vitis_src/dpu.cpp:543:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_557_13' (HLS_Final_vitis_src/dpu.cpp:557:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_432_1' (HLS_Final_vitis_src/dpu.cpp:432:29) in function 'DPU::dpu_pack' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_MATMUL_LOOP0' (HLS_Final_vitis_src/dpu.cpp:220:27) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_NTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:292:24) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_INTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:341:25) in function 'DPU::dpu_func' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:352:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:356:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:361:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (HLS_Final_vitis_src/spu.cpp:537:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (HLS_Final_vitis_src/spu.cpp:538:40)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0' (HLS_Final_vitis_src/dpu.cpp:95:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:40:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:41:82)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:44:57)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:50:62)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:54:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:55:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:56:83)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (HLS_Final_vitis_src/spu.cpp:511:16)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:99:56)
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:82:16)
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:90:16)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:291:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:292:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:293:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:294:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:295:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:296:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:297:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:298:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:299:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:301:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:302:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:303:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:304:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:305:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:306:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:307:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:308:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:309:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:310:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:311:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:312:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:313:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:314:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:315:15)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.112 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dpu_keygen' ...
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_383_6' to 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_385_7' to 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_12_1' to 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1' to 'shake_absorb_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_squeeze.2' to 'shake_squeeze_2'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3' to 'shake_absorb_3'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_498_8' to 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_95_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_13' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_526_10' to 'dpu_pack_4_Pipeline_VITIS_LOOP_526_10'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_15' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_559_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_559_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_544_12' to 'dpu_pack_4_Pipeline_VITIS_LOOP_544_12'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_95_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_461_6' to 'dpu_pack_4_Pipeline_VITIS_LOOP_461_6'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4' to 'dpu_pack_4'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'dpu_unit'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_8', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_10', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_12', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'KeccakF1600_StatePermute': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.791 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_2', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.703 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_351_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_360_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_10_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_12_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_14_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_503_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln514', HLS_Final_vitis_src/spu.cpp:514)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_503_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln539', HLS_Final_vitis_src/spu.cpp:539)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_533_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.679 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dpu_unit'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dpu_unit'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.317 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.05 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_20_write_ln294', HLS_Final_vitis_src/dpu.cpp:294) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:297 on local variable 'this_p4_20' and 'load' operation ('this_p4_20_load_1', HLS_Final_vitis_src/dpu.cpp:297) on local variable 'this_p4_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.734 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.368 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_21_write_ln304', HLS_Final_vitis_src/dpu.cpp:304) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:307 on local variable 'this_p4_21' and 'load' operation ('this_p4_21_load_1', HLS_Final_vitis_src/dpu.cpp:307) on local variable 'this_p4_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.84 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.347 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_22_write_ln313', HLS_Final_vitis_src/dpu.cpp:313) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:316 on local variable 'this_p4_22' and 'load' operation ('this_p4_22_load_1', HLS_Final_vitis_src/dpu.cpp:316) on local variable 'this_p4_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.805 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_23_write_ln321', HLS_Final_vitis_src/dpu.cpp:321) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:325 on local variable 'this_p4_23' and 'load' operation ('this_p4_23_load_1', HLS_Final_vitis_src/dpu.cpp:325) on local variable 'this_p4_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.83 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.348 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_24_write_ln330', HLS_Final_vitis_src/dpu.cpp:330) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:333 on local variable 'this_p4_24' and 'load' operation ('this_p4_24_load_1', HLS_Final_vitis_src/dpu.cpp:333) on local variable 'this_p4_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.968 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.431 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_POW2ROUND_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_18_write_ln281', HLS_Final_vitis_src/dpu.cpp:281) of variable 'this_p4_ret4', HLS_Final_vitis_src/dpu.cpp:284 on local variable 'this_p4_18' and 'load' operation ('this_p4_18_load_1', HLS_Final_vitis_src/dpu.cpp:284) on local variable 'this_p4_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'FUNC_POW2ROUND_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.904 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.368 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_CADDQ_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_17_write_ln271', HLS_Final_vitis_src/dpu.cpp:271) of variable 'this_p4_ret3', HLS_Final_vitis_src/dpu.cpp:274 on local variable 'this_p4_17' and 'load' operation ('this_p4_17_load_1', HLS_Final_vitis_src/dpu.cpp:274) on local variable 'this_p4_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_CADDQ_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.91 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.373 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_10_write_ln221', HLS_Final_vitis_src/dpu.cpp:221) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:225 on local variable 'this_p4_10' and 'load' operation ('this_p4_10_load_1', HLS_Final_vitis_src/dpu.cpp:225) on local variable 'this_p4_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.827 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.352 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_11_write_ln232', HLS_Final_vitis_src/dpu.cpp:232) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:235 on local variable 'this_p4_11' and 'load' operation ('this_p4_11_load_1', HLS_Final_vitis_src/dpu.cpp:235) on local variable 'this_p4_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.834 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.371 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_12_write_ln241', HLS_Final_vitis_src/dpu.cpp:241) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:244 on local variable 'this_p4_12' and 'load' operation ('this_p4_12_load_1', HLS_Final_vitis_src/dpu.cpp:244) on local variable 'this_p4_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.829 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.329 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_13_write_ln249', HLS_Final_vitis_src/dpu.cpp:249) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:253 on local variable 'this_p4_13' and 'load' operation ('this_p4_13_load_1', HLS_Final_vitis_src/dpu.cpp:253) on local variable 'this_p4_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.819 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.327 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_15_out_write_ln263', HLS_Final_vitis_src/dpu.cpp:263) of variable 'this_p4_ret1', HLS_Final_vitis_src/dpu.cpp:263 on local variable 'this_p4_15_out' and 'load' operation ('this_p4_15_out_load', HLS_Final_vitis_src/dpu.cpp:262) on local variable 'this_p4_15_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.818 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.326 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_5_write_ln181', HLS_Final_vitis_src/dpu.cpp:181) of variable 'this_p4_ret5', HLS_Final_vitis_src/dpu.cpp:185 on local variable 'this_p4_5' and 'load' operation ('this_p4_5_load_1', HLS_Final_vitis_src/dpu.cpp:185) on local variable 'this_p4_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.833 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.339 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_6_write_ln192', HLS_Final_vitis_src/dpu.cpp:192) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:195 on local variable 'this_p4_6' and 'load' operation ('this_p4_6_load_1', HLS_Final_vitis_src/dpu.cpp:195) on local variable 'this_p4_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.812 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.326 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_7_write_ln201', HLS_Final_vitis_src/dpu.cpp:201) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:204 on local variable 'this_p4_7' and 'load' operation ('this_p4_7_load_1', HLS_Final_vitis_src/dpu.cpp:204) on local variable 'this_p4_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.795 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.333 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_8_write_ln209', HLS_Final_vitis_src/dpu.cpp:209) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:213 on local variable 'this_p4_8' and 'load' operation ('this_p4_8_load_1', HLS_Final_vitis_src/dpu.cpp:213) on local variable 'this_p4_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.814 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.342 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_1_write_ln155', HLS_Final_vitis_src/dpu.cpp:155) of variable 'this_p4_ret2', HLS_Final_vitis_src/dpu.cpp:158 on local variable 'this_p4_1' and 'load' operation ('this_p4_1_load_1', HLS_Final_vitis_src/dpu.cpp:158) on local variable 'this_p4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_RD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.829 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_2_write_ln163', HLS_Final_vitis_src/dpu.cpp:163) of variable 'this_p4_ret7', HLS_Final_vitis_src/dpu.cpp:166 on local variable 'this_p4_2' and 'load' operation ('this_p4_2_load_1', HLS_Final_vitis_src/dpu.cpp:166) on local variable 'this_p4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_RD_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.822 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.338 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_3_write_ln170', HLS_Final_vitis_src/dpu.cpp:170) of variable 'this_p4_ret9', HLS_Final_vitis_src/dpu.cpp:174 on local variable 'this_p4_3' and 'load' operation ('this_p4_3_load_1', HLS_Final_vitis_src/dpu.cpp:174) on local variable 'this_p4_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_RD_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.84 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.344 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_ADD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_0_write_ln144', HLS_Final_vitis_src/dpu.cpp:144) of variable 'this_p4_ret1', HLS_Final_vitis_src/dpu.cpp:148 on local variable 'this_p4_0' and 'load' operation ('this_p4_0_load_1', HLS_Final_vitis_src/dpu.cpp:148) on local variable 'this_p4_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_ADD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.823 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.373 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_27_write_ln343', HLS_Final_vitis_src/dpu.cpp:343) of variable 'this_p4_ret8', HLS_Final_vitis_src/dpu.cpp:346 on local variable 'this_p4_27' and 'load' operation ('this_p4_27_load_1', HLS_Final_vitis_src/dpu.cpp:346) on local variable 'this_p4_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.949 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.423 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_28_write_ln351', HLS_Final_vitis_src/dpu.cpp:351) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:354 on local variable 'this_p4_28' and 'load' operation ('this_p4_28_load_1', HLS_Final_vitis_src/dpu.cpp:354) on local variable 'this_p4_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.963 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.366 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_29_write_ln361', HLS_Final_vitis_src/dpu.cpp:361) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:364 on local variable 'this_p4_29' and 'load' operation ('this_p4_29_load_1', HLS_Final_vitis_src/dpu.cpp:364) on local variable 'this_p4_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.882 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_30_write_ln370', HLS_Final_vitis_src/dpu.cpp:370) of variable 'this_p4_ret6', HLS_Final_vitis_src/dpu.cpp:373 on local variable 'this_p4_30' and 'load' operation ('this_p4_30_load_1', HLS_Final_vitis_src/dpu.cpp:373) on local variable 'this_p4_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.835 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.366 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_31_write_ln378', HLS_Final_vitis_src/dpu.cpp:378) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:382 on local variable 'this_p4_31' and 'load' operation ('this_p4_31_load_1', HLS_Final_vitis_src/dpu.cpp:382) on local variable 'this_p4_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.847 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.431 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.037 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 31.325 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 92 seconds. CPU system time: 0 seconds. Elapsed time: 92.988 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_434_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_434_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_434_2' (loop 'VITIS_LOOP_434_2'): Unable to schedule 'store' operation ('pk_addr_5_write_ln436', HLS_Final_vitis_src/dpu.cpp:436) of variable 'or_ln436_1', HLS_Final_vitis_src/dpu.cpp:436 on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_434_2' (loop 'VITIS_LOOP_434_2'): Unable to schedule 'store' operation ('pk_addr_7_write_ln438', HLS_Final_vitis_src/dpu.cpp:438) of variable 'or_ln438_1', HLS_Final_vitis_src/dpu.cpp:438 on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_434_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_6', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.724 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_61_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_498_8'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8' (loop 'VITIS_LOOP_498_8'): Unable to schedule 'load' operation ('sk_load_5', HLS_Final_vitis_src/dpu.cpp:500) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8' (loop 'VITIS_LOOP_498_8'): Unable to schedule 'load' operation ('sk_load_7', HLS_Final_vitis_src/dpu.cpp:501) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8' (loop 'VITIS_LOOP_498_8'): Unable to schedule 'load' operation ('sk_load_9', HLS_Final_vitis_src/dpu.cpp:503) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8' (loop 'VITIS_LOOP_498_8'): Unable to schedule 'load' operation ('sk_load_11', HLS_Final_vitis_src/dpu.cpp:504) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8' (loop 'VITIS_LOOP_498_8'): Unable to schedule 'load' operation ('sk_load_13', HLS_Final_vitis_src/dpu.cpp:505) on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8' (loop 'VITIS_LOOP_498_8'): Unable to schedule 'load' operation ('sk_load_15', HLS_Final_vitis_src/dpu.cpp:506) on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'and' operation ('and_ln514') to 'or' operation ('or_ln514') (combination delay: 7.75721 ns) to honor II or Latency constraint in region 'VITIS_LOOP_498_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 8, loop 'VITIS_LOOP_498_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_526_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_526_10'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_526_10' (loop 'VITIS_LOOP_526_10'): Unable to schedule 'store' operation ('sk_addr_5_write_ln531', HLS_Final_vitis_src/dpu.cpp:531) of variable 'trunc_ln', HLS_Final_vitis_src/dpu.cpp:531 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_526_10' (loop 'VITIS_LOOP_526_10'): Unable to schedule 'store' operation ('sk_addr_7_write_ln534', HLS_Final_vitis_src/dpu.cpp:534) of variable 'trunc_ln4', HLS_Final_vitis_src/dpu.cpp:534 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_526_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_559_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_559_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_559_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_544_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_544_12'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_544_12' (loop 'VITIS_LOOP_544_12'): Unable to schedule 'load' operation ('sk_load_1', HLS_Final_vitis_src/dpu.cpp:546) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_544_12' (loop 'VITIS_LOOP_544_12'): Unable to schedule 'load' operation ('sk_load_3', HLS_Final_vitis_src/dpu.cpp:547) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_544_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_461_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_461_6'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_461_6' (loop 'VITIS_LOOP_461_6'): Unable to schedule 'store' operation ('sk_addr_17_write_ln473', HLS_Final_vitis_src/dpu.cpp:473) of variable 'or_ln473', HLS_Final_vitis_src/dpu.cpp:473 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_461_6' (loop 'VITIS_LOOP_461_6'): Unable to schedule 'store' operation ('sk_addr_19_write_ln476', HLS_Final_vitis_src/dpu.cpp:476) of variable 'or_ln476', HLS_Final_vitis_src/dpu.cpp:476 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_461_6' (loop 'VITIS_LOOP_461_6'): Unable to schedule 'store' operation ('sk_addr_21_write_ln479', HLS_Final_vitis_src/dpu.cpp:479) of variable 'trunc_ln9', HLS_Final_vitis_src/dpu.cpp:479 on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_461_6' (loop 'VITIS_LOOP_461_6'): Unable to schedule 'store' operation ('sk_addr_23_write_ln482', HLS_Final_vitis_src/dpu.cpp:482) of variable 'trunc_ln11', HLS_Final_vitis_src/dpu.cpp:482 on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_461_6' (loop 'VITIS_LOOP_461_6'): Unable to schedule 'store' operation ('sk_addr_25_write_ln486', HLS_Final_vitis_src/dpu.cpp:486) of variable 'or_ln486', HLS_Final_vitis_src/dpu.cpp:486 on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_461_6' (loop 'VITIS_LOOP_461_6'): Unable to schedule 'store' operation ('sk_addr_27_write_ln489', HLS_Final_vitis_src/dpu.cpp:489) of variable 'or_ln489', HLS_Final_vitis_src/dpu.cpp:489 on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 7, loop 'VITIS_LOOP_461_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 1.449 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dpu_pMem' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 64 seconds. CPU system time: 0 seconds. Elapsed time: 63.694 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' is 8194 from HDL expression: ((icmp_ln40_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 98 seconds. CPU system time: 0 seconds. Elapsed time: 99.068 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' is 8194 from HDL expression: ((icmp_ln41_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.239 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline 'VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' pipeline 'VITIS_LOOP_54_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln54_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' pipeline 'VITIS_LOOP_55_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln55_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' pipeline 'VITIS_LOOP_56_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln56_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.095 seconds; current allocated memory: 1.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' pipeline 'VITIS_LOOP_385_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.651 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' pipeline 'VITIS_LOOP_351_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_351_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' pipeline 'VITIS_LOOP_360_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_360_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.466 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.468 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.971 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sample_eta_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_533_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' is 8201, found 2 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' is 8209 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_unit' is 57358 from HDL expression: ((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_0': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_unit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.23 seconds; current allocated memory: 1.553 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' pipeline 'FUNC_NTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP1' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15 seconds. CPU system time: 3 seconds. Elapsed time: 18.194 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' pipeline 'FUNC_NTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.146 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' pipeline 'FUNC_NTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.072 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' pipeline 'FUNC_NTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP4' is 32771 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.096 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' pipeline 'FUNC_NTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP5' is 32768, found 2 HDL expressions with this fanout: ((icmp_ln330_reg_4446 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.999 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' pipeline 'FUNC_POW2ROUND_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' is 49152 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.401 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' pipeline 'FUNC_CADDQ_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.113 seconds; current allocated memory: 1.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' pipeline 'FUNC_MATMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.079 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' pipeline 'FUNC_MATMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.138 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' pipeline 'FUNC_MATMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.08 seconds; current allocated memory: 1.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' pipeline 'FUNC_MATMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' is 32768, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)), ((icmp_ln249_reg_347 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.117 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' pipeline 'FUNC_MATMUL_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' is 40960 from HDL expression: (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln262_reg_321_pp0_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln262_reg_321_pp0_iter1_reg == 1'd0)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.093 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' pipeline 'FUNC_MONTMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.11 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' pipeline 'FUNC_MONTMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.12 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' pipeline 'FUNC_MONTMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.078 seconds; current allocated memory: 1.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' pipeline 'FUNC_MONTMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' is 32768, found 2 HDL expressions with this fanout: ((icmp_ln209_reg_378 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.193 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP1' pipeline 'FUNC_RD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP1' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.115 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP2' pipeline 'FUNC_RD_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.107 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP3' pipeline 'FUNC_RD_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP3' is 32768, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)), ((icmp_ln170_reg_359 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.135 seconds; current allocated memory: 1.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' pipeline 'FUNC_ADD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_ADD_LOOP1' is 32768, found 2 HDL expressions with this fanout: ((icmp_ln144_reg_400 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_ADD_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.186 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' pipeline 'FUNC_INTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP1' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.035 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' pipeline 'FUNC_INTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP2' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.474 seconds; current allocated memory: 1.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' pipeline 'FUNC_INTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.131 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' pipeline 'FUNC_INTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP4' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.108 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' pipeline 'FUNC_INTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP5' is 32771 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.104 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func' is 100378, found 4 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state48), (1'b1 == ap_CS_fsm_state5), (1'b1 == ap_CS_fsm_state34), (1'b1 == ap_CS_fsm_state89)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.657 seconds; current allocated memory: 1.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' pipeline 'VITIS_LOOP_55_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_55_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 96 seconds. CPU system time: 0 seconds. Elapsed time: 96.362 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_Pipeline_VITIS_LOOP_75_1' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_Pipeline_VITIS_LOOP_75_1' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_434_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_434_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' pipeline 'VITIS_LOOP_60_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_60_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' pipeline 'VITIS_LOOP_61_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_61_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' pipeline 'VITIS_LOOP_62_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_62_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8' pipeline 'VITIS_LOOP_498_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8' is 16410 from HDL expression: ((icmp_ln498_reg_1210 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_498_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.728 seconds; current allocated memory: 1.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.071 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_526_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_526_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_559_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_559_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_544_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_544_12' pipeline 'VITIS_LOOP_544_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_544_12' is 16384 from HDL expression: ((icmp_ln544_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_544_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_461_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_461_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/seedbuf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dpu_keygen' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'ptr' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen' is 32884 from HDL expression: (1'b1 == ap_CS_fsm_state46)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.311 seconds; current allocated memory: 1.720 GB.
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_zetas_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_spu_s_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tmp1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tmp2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tr_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 107 seconds. CPU system time: 1 seconds. Elapsed time: 108.111 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 9.629 seconds; current allocated memory: 1.792 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dpu_keygen.
INFO: [VLOG 209-307] Generating Verilog RTL for dpu_keygen.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 875 seconds. CPU system time: 12 seconds. Elapsed time: 976.104 seconds; current allocated memory: 351.445 MB.
INFO: [HLS 200-112] Total CPU user time: 879 seconds. Total CPU system time: 13 seconds. Total elapsed time: 979.175 seconds; peak allocated memory: 1.792 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-362] Aborting co-simulation: C TB post check failed.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 100.373 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 103.132 seconds; peak allocated memory: 1.452 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/spu.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/dpu.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'arg' (HLS_Final_vitis_src/dpu.cpp:137:105)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:139:9)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:140:9)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:141:9)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:142:9)
WARNING: [HLS 207-5292] unused parameter 'rb' (HLS_Final_vitis_src/dpu.cpp:427:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.009 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:146:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:382:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:147:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:380:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:379:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:373:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:371:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:368:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:364:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:157:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:362:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:359:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:355:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:354:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:159:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:352:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:349:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:346:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:162:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_intt(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:344:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:333:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:165:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_ntt(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:331:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:325:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:167:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:323:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:322:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:316:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:172:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:314:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:311:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:307:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:173:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:305:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:302:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:175:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:295:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:292:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:285:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:284:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:183:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:282:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:274:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:184:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:272:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:263:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:186:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:187:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:260:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:259:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:254:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:191:3)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:252:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:251:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:245:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:194:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:243:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:240:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:236:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:196:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:234:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:231:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:227:6)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:226:6)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:200:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:224:6)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:214:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:203:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:212:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:211:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:205:4)
INFO: [HLS 214-210] Disaggregating variable 'dpu' (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (HLS_Final_vitis_src/dpu.cpp:60:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_Final_vitis_src/dpu.cpp:68:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (HLS_Final_vitis_src/dpu.cpp:80:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_1' (HLS_Final_vitis_src/dpu.cpp:88:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (HLS_Final_vitis_src/dpu.cpp:107:20) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_1' (HLS_Final_vitis_src/dpu.cpp:123:20) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'DPU_UNIT_LOOP' (HLS_Final_vitis_src/dpu.cpp:389:15) in function 'DPU::dpu_unit' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:388:0)
INFO: [HLS 214-178] Inlining function 'SPU::load64(unsigned char const*)' into 'SPU::shake_absorb(unsigned int, unsigned char const*, unsigned long) (.15)' (HLS_Final_vitis_src/spu.cpp:341:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeeze(unsigned int, unsigned char*, unsigned long) (.6)' (HLS_Final_vitis_src/spu.cpp:426:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' (HLS_Final_vitis_src/spu.cpp:409:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'DPU::read_p5(unsigned char) (.39)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_p5(unsigned char) (.36)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'DPU::DPU()' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_Mem(int*, unsigned char)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:13:20)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.pMem': Complete reshaping on dimension 2. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p1': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p2': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p3': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p4': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p5': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/spu.cpp:327:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:14:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:13:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 80.393 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.066 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] HLS_Final_vitis_src/dpu.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.266 seconds; current allocated memory: 1.451 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_533_2' (HLS_Final_vitis_src/spu.cpp:523) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_433_2' (HLS_Final_vitis_src/dpu.cpp:433) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_446_4' (HLS_Final_vitis_src/dpu.cpp:446) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_460_6' (HLS_Final_vitis_src/dpu.cpp:460) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_497_8' (HLS_Final_vitis_src/dpu.cpp:497) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_525_10' (HLS_Final_vitis_src/dpu.cpp:525) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_543_12' (HLS_Final_vitis_src/dpu.cpp:543) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_14' (HLS_Final_vitis_src/dpu.cpp:558) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_570_16' (HLS_Final_vitis_src/dpu.cpp:570) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_433_2' (HLS_Final_vitis_src/dpu.cpp:433) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_ADD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:144) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:155) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP2' (HLS_Final_vitis_src/dpu.cpp:163) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP3' (HLS_Final_vitis_src/dpu.cpp:170) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:181) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:192) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:201) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:209) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:221) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:232) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:241) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:249) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP5' (HLS_Final_vitis_src/dpu.cpp:258) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_CADDQ_LOOP1' (HLS_Final_vitis_src/dpu.cpp:270) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_POW2ROUND_LOOP1' (HLS_Final_vitis_src/dpu.cpp:280) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:293) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:303) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:312) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:320) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:329) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:342) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:350) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:360) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:369) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:377) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (HLS_Final_vitis_src/dpu.cpp:40) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (HLS_Final_vitis_src/dpu.cpp:41) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (HLS_Final_vitis_src/dpu.cpp:43) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_6' (HLS_Final_vitis_src/dpu.cpp:49) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_7' (HLS_Final_vitis_src/dpu.cpp:54) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_8' (HLS_Final_vitis_src/dpu.cpp:55) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_9' (HLS_Final_vitis_src/dpu.cpp:56) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_503_2' (HLS_Final_vitis_src/spu.cpp:506) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_5' (HLS_Final_vitis_src/wrapper.cpp:55) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_6' (HLS_Final_vitis_src/wrapper.cpp:60) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_7' (HLS_Final_vitis_src/wrapper.cpp:61) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_8' (HLS_Final_vitis_src/wrapper.cpp:62) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'dpu_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::sample_eta' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:43:28) to (HLS_Final_vitis_src/dpu.cpp:43:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:49:28) to (HLS_Final_vitis_src/dpu.cpp:49:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HLS_Final_vitis_src/dpu.cpp:425:1) in function 'DPU::dpu_unit'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SPU::KeccakF1600_StatePermute' (HLS_Final_vitis_src/spu.cpp:61:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DPU::dpu_func' (HLS_Final_vitis_src/dpu.cpp:62:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 40 seconds. CPU system time: 1 seconds. Elapsed time: 40 seconds; current allocated memory: 1.451 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_3' (HLS_Final_vitis_src/dpu.cpp:42:27) in function 'dpu_keygen'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_5' (HLS_Final_vitis_src/dpu.cpp:48:27) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_500_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_2' (HLS_Final_vitis_src/wrapper.cpp:32:39) in function 'dpu_keygen' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (HLS_Final_vitis_src/wrapper.cpp:31:37) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_3' (HLS_Final_vitis_src/wrapper.cpp:37:37) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_4' (HLS_Final_vitis_src/wrapper.cpp:42:37) in function 'dpu_keygen' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'SPU::sample_eta' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_458_5' (HLS_Final_vitis_src/dpu.cpp:458:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_496_7' (HLS_Final_vitis_src/dpu.cpp:496:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_523_9' (HLS_Final_vitis_src/dpu.cpp:523:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_542_11' (HLS_Final_vitis_src/dpu.cpp:542:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_556_13' (HLS_Final_vitis_src/dpu.cpp:556:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_431_1' (HLS_Final_vitis_src/dpu.cpp:431:29) in function 'DPU::dpu_pack' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_MATMUL_LOOP0' (HLS_Final_vitis_src/dpu.cpp:220:27) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_NTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:291:24) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_INTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:340:25) in function 'DPU::dpu_func' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:352:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:356:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:361:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (HLS_Final_vitis_src/spu.cpp:537:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (HLS_Final_vitis_src/spu.cpp:538:40)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0' (HLS_Final_vitis_src/dpu.cpp:95:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:40:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:41:82)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:44:57)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:50:62)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:54:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:55:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:56:83)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (HLS_Final_vitis_src/spu.cpp:511:16)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:99:56)
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:82:16)
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:90:16)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:291:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:292:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:293:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:294:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:295:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:296:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:297:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:298:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:299:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:301:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:302:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:303:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:304:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:305:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:306:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:307:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:308:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:309:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:310:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:311:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:312:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:313:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:314:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:315:15)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.282 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dpu_keygen' ...
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_383_6' to 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_385_7' to 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_12_1' to 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1' to 'shake_absorb_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_squeeze.2' to 'shake_squeeze_2'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3' to 'shake_absorb_3'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_497_8' to 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_95_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_13' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_525_10' to 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_15' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_558_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_558_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_543_12' to 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_95_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_460_6' to 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4' to 'dpu_pack_4'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'dpu_unit'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_8', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_10', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_12', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'KeccakF1600_StatePermute': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_2', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.709 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_351_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_360_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_10_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_12_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_14_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.916 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_503_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln514', HLS_Final_vitis_src/spu.cpp:514)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_503_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln539', HLS_Final_vitis_src/spu.cpp:539)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_533_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.683 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dpu_unit'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dpu_unit'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.287 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.035 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_20_write_ln293', HLS_Final_vitis_src/dpu.cpp:293) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:296 on local variable 'this_p4_20' and 'load' operation ('this_p4_20_load_1', HLS_Final_vitis_src/dpu.cpp:296) on local variable 'this_p4_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.731 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.432 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_21_write_ln303', HLS_Final_vitis_src/dpu.cpp:303) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:306 on local variable 'this_p4_21' and 'load' operation ('this_p4_21_load_1', HLS_Final_vitis_src/dpu.cpp:306) on local variable 'this_p4_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.819 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.373 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_22_write_ln312', HLS_Final_vitis_src/dpu.cpp:312) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:315 on local variable 'this_p4_22' and 'load' operation ('this_p4_22_load_1', HLS_Final_vitis_src/dpu.cpp:315) on local variable 'this_p4_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.832 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.346 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_23_write_ln320', HLS_Final_vitis_src/dpu.cpp:320) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:324 on local variable 'this_p4_23' and 'load' operation ('this_p4_23_load_1', HLS_Final_vitis_src/dpu.cpp:324) on local variable 'this_p4_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.846 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.348 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_24_write_ln329', HLS_Final_vitis_src/dpu.cpp:329) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:332 on local variable 'this_p4_24' and 'load' operation ('this_p4_24_load_1', HLS_Final_vitis_src/dpu.cpp:332) on local variable 'this_p4_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.971 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.412 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_POW2ROUND_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_18_write_ln280', HLS_Final_vitis_src/dpu.cpp:280) of variable 'this_p4_ret4', HLS_Final_vitis_src/dpu.cpp:283 on local variable 'this_p4_18' and 'load' operation ('this_p4_18_load_1', HLS_Final_vitis_src/dpu.cpp:283) on local variable 'this_p4_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'FUNC_POW2ROUND_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.908 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_CADDQ_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_17_write_ln270', HLS_Final_vitis_src/dpu.cpp:270) of variable 'this_p4_ret3', HLS_Final_vitis_src/dpu.cpp:273 on local variable 'this_p4_17' and 'load' operation ('this_p4_17_load_1', HLS_Final_vitis_src/dpu.cpp:273) on local variable 'this_p4_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_CADDQ_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.827 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.32 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_10_write_ln221', HLS_Final_vitis_src/dpu.cpp:221) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:225 on local variable 'this_p4_10' and 'load' operation ('this_p4_10_load_1', HLS_Final_vitis_src/dpu.cpp:225) on local variable 'this_p4_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.832 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.336 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_11_write_ln232', HLS_Final_vitis_src/dpu.cpp:232) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:235 on local variable 'this_p4_11' and 'load' operation ('this_p4_11_load_1', HLS_Final_vitis_src/dpu.cpp:235) on local variable 'this_p4_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.83 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.324 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_12_write_ln241', HLS_Final_vitis_src/dpu.cpp:241) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:244 on local variable 'this_p4_12' and 'load' operation ('this_p4_12_load_1', HLS_Final_vitis_src/dpu.cpp:244) on local variable 'this_p4_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.826 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.325 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_13_write_ln249', HLS_Final_vitis_src/dpu.cpp:249) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:253 on local variable 'this_p4_13' and 'load' operation ('this_p4_13_load_1', HLS_Final_vitis_src/dpu.cpp:253) on local variable 'this_p4_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.82 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('this_pMem_addr_write_ln82', HLS_Final_vitis_src/dpu.cpp:82) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'this_pMem' and 'load' operation ('this_pMem_load_5', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('this_pMem_addr_write_ln82', HLS_Final_vitis_src/dpu.cpp:82) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'this_pMem' and 'load' operation ('this_pMem_load_5', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('this_pMem_addr_write_ln82', HLS_Final_vitis_src/dpu.cpp:82) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'this_pMem' and 'load' operation ('this_pMem_load_5', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'FUNC_MATMUL_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.988 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_5_write_ln181', HLS_Final_vitis_src/dpu.cpp:181) of variable 'this_p4_ret5', HLS_Final_vitis_src/dpu.cpp:185 on local variable 'this_p4_5' and 'load' operation ('this_p4_5_load_1', HLS_Final_vitis_src/dpu.cpp:185) on local variable 'this_p4_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.843 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.334 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_6_write_ln192', HLS_Final_vitis_src/dpu.cpp:192) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:195 on local variable 'this_p4_6' and 'load' operation ('this_p4_6_load_1', HLS_Final_vitis_src/dpu.cpp:195) on local variable 'this_p4_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.847 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_7_write_ln201', HLS_Final_vitis_src/dpu.cpp:201) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:204 on local variable 'this_p4_7' and 'load' operation ('this_p4_7_load_1', HLS_Final_vitis_src/dpu.cpp:204) on local variable 'this_p4_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.836 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.327 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_8_write_ln209', HLS_Final_vitis_src/dpu.cpp:209) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:213 on local variable 'this_p4_8' and 'load' operation ('this_p4_8_load_1', HLS_Final_vitis_src/dpu.cpp:213) on local variable 'this_p4_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.838 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.363 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_1_write_ln155', HLS_Final_vitis_src/dpu.cpp:155) of variable 'this_p4_ret2', HLS_Final_vitis_src/dpu.cpp:158 on local variable 'this_p4_1' and 'load' operation ('this_p4_1_load_1', HLS_Final_vitis_src/dpu.cpp:158) on local variable 'this_p4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_RD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.9 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.374 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_2_write_ln163', HLS_Final_vitis_src/dpu.cpp:163) of variable 'this_p4_ret7', HLS_Final_vitis_src/dpu.cpp:166 on local variable 'this_p4_2' and 'load' operation ('this_p4_2_load_1', HLS_Final_vitis_src/dpu.cpp:166) on local variable 'this_p4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_RD_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.877 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.395 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_3_write_ln170', HLS_Final_vitis_src/dpu.cpp:170) of variable 'this_p4_ret9', HLS_Final_vitis_src/dpu.cpp:174 on local variable 'this_p4_3' and 'load' operation ('this_p4_3_load_1', HLS_Final_vitis_src/dpu.cpp:174) on local variable 'this_p4_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_RD_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.854 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.394 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_ADD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_0_write_ln144', HLS_Final_vitis_src/dpu.cpp:144) of variable 'this_p4_ret1', HLS_Final_vitis_src/dpu.cpp:148 on local variable 'this_p4_0' and 'load' operation ('this_p4_0_load_1', HLS_Final_vitis_src/dpu.cpp:148) on local variable 'this_p4_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_ADD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.869 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.386 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_27_write_ln342', HLS_Final_vitis_src/dpu.cpp:342) of variable 'this_p4_ret8', HLS_Final_vitis_src/dpu.cpp:345 on local variable 'this_p4_27' and 'load' operation ('this_p4_27_load_1', HLS_Final_vitis_src/dpu.cpp:345) on local variable 'this_p4_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.98 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.493 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_28_write_ln350', HLS_Final_vitis_src/dpu.cpp:350) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:353 on local variable 'this_p4_28' and 'load' operation ('this_p4_28_load_1', HLS_Final_vitis_src/dpu.cpp:353) on local variable 'this_p4_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.931 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_29_write_ln360', HLS_Final_vitis_src/dpu.cpp:360) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:363 on local variable 'this_p4_29' and 'load' operation ('this_p4_29_load_1', HLS_Final_vitis_src/dpu.cpp:363) on local variable 'this_p4_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.853 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.406 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_30_write_ln369', HLS_Final_vitis_src/dpu.cpp:369) of variable 'this_p4_ret6', HLS_Final_vitis_src/dpu.cpp:372 on local variable 'this_p4_30' and 'load' operation ('this_p4_30_load_1', HLS_Final_vitis_src/dpu.cpp:372) on local variable 'this_p4_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.852 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_31_write_ln377', HLS_Final_vitis_src/dpu.cpp:377) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:381 on local variable 'this_p4_31' and 'load' operation ('this_p4_31_load_1', HLS_Final_vitis_src/dpu.cpp:381) on local variable 'this_p4_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.871 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.385 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.045 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 31.464 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 93 seconds. CPU system time: 0 seconds. Elapsed time: 92.776 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_433_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_433_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_433_2' (loop 'VITIS_LOOP_433_2'): Unable to schedule 'store' operation ('pk_addr_5_write_ln435', HLS_Final_vitis_src/dpu.cpp:435) of variable 'or_ln435_1', HLS_Final_vitis_src/dpu.cpp:435 on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_433_2' (loop 'VITIS_LOOP_433_2'): Unable to schedule 'store' operation ('pk_addr_7_write_ln437', HLS_Final_vitis_src/dpu.cpp:437) of variable 'or_ln437_1', HLS_Final_vitis_src/dpu.cpp:437 on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_433_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_6', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.765 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_61_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_497_8'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_5', HLS_Final_vitis_src/dpu.cpp:499) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_7', HLS_Final_vitis_src/dpu.cpp:500) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_9', HLS_Final_vitis_src/dpu.cpp:502) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_11', HLS_Final_vitis_src/dpu.cpp:503) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_13', HLS_Final_vitis_src/dpu.cpp:504) on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_15', HLS_Final_vitis_src/dpu.cpp:505) on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'and' operation ('and_ln513') to 'or' operation ('or_ln513') (combination delay: 7.75721 ns) to honor II or Latency constraint in region 'VITIS_LOOP_497_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 8, loop 'VITIS_LOOP_497_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_525_10'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10' (loop 'VITIS_LOOP_525_10'): Unable to schedule 'store' operation ('sk_addr_5_write_ln530', HLS_Final_vitis_src/dpu.cpp:530) of variable 'trunc_ln', HLS_Final_vitis_src/dpu.cpp:530 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10' (loop 'VITIS_LOOP_525_10'): Unable to schedule 'store' operation ('sk_addr_7_write_ln533', HLS_Final_vitis_src/dpu.cpp:533) of variable 'trunc_ln4', HLS_Final_vitis_src/dpu.cpp:533 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_525_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_558_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_558_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_543_12'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' (loop 'VITIS_LOOP_543_12'): Unable to schedule 'load' operation ('sk_load_1', HLS_Final_vitis_src/dpu.cpp:545) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' (loop 'VITIS_LOOP_543_12'): Unable to schedule 'load' operation ('sk_load_3', HLS_Final_vitis_src/dpu.cpp:546) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_543_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_460_6'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_17_write_ln472', HLS_Final_vitis_src/dpu.cpp:472) of variable 'or_ln472', HLS_Final_vitis_src/dpu.cpp:472 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_19_write_ln475', HLS_Final_vitis_src/dpu.cpp:475) of variable 'or_ln475', HLS_Final_vitis_src/dpu.cpp:475 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_21_write_ln478', HLS_Final_vitis_src/dpu.cpp:478) of variable 'trunc_ln9', HLS_Final_vitis_src/dpu.cpp:478 on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_23_write_ln481', HLS_Final_vitis_src/dpu.cpp:481) of variable 'trunc_ln11', HLS_Final_vitis_src/dpu.cpp:481 on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_25_write_ln485', HLS_Final_vitis_src/dpu.cpp:485) of variable 'or_ln485', HLS_Final_vitis_src/dpu.cpp:485 on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_27_write_ln488', HLS_Final_vitis_src/dpu.cpp:488) of variable 'or_ln488', HLS_Final_vitis_src/dpu.cpp:488 on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 7, loop 'VITIS_LOOP_460_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 1.451 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dpu_pMem' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 64 seconds. CPU system time: 0 seconds. Elapsed time: 64.088 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' is 8194 from HDL expression: ((icmp_ln40_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 98 seconds. CPU system time: 0 seconds. Elapsed time: 98.11 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' is 8194 from HDL expression: ((icmp_ln41_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline 'VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' pipeline 'VITIS_LOOP_54_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln54_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' pipeline 'VITIS_LOOP_55_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln55_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' pipeline 'VITIS_LOOP_56_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln56_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.117 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' pipeline 'VITIS_LOOP_385_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' pipeline 'VITIS_LOOP_351_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_351_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' pipeline 'VITIS_LOOP_360_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_360_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.064 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' is 8201, found 2 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sample_eta_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_533_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' is 8209 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_unit' is 57358 from HDL expression: ((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_0': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_unit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.408 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' pipeline 'FUNC_NTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP1' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 3 seconds. Elapsed time: 18.142 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' pipeline 'FUNC_NTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.11 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' pipeline 'FUNC_NTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.113 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' pipeline 'FUNC_NTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP4' is 32771 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.098 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' pipeline 'FUNC_NTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP5' is 32768, found 2 HDL expressions with this fanout: ((icmp_ln329_reg_4446 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.998 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' pipeline 'FUNC_POW2ROUND_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' is 49152 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.401 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' pipeline 'FUNC_CADDQ_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.154 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' pipeline 'FUNC_MATMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.14 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' pipeline 'FUNC_MATMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.144 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' pipeline 'FUNC_MATMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.104 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' pipeline 'FUNC_MATMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' is 32768, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)), ((icmp_ln249_reg_347 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.118 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' is 33803 from HDL expression: ((icmp_ln258_reg_301 == 1'd0) & (1'b1 == ap_CS_fsm_state4))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.116 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' pipeline 'FUNC_MONTMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.11 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' pipeline 'FUNC_MONTMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.131 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' pipeline 'FUNC_MONTMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.084 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' pipeline 'FUNC_MONTMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' is 32768, found 2 HDL expressions with this fanout: ((icmp_ln209_reg_378 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.105 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP1' pipeline 'FUNC_RD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP1' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.165 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP2' pipeline 'FUNC_RD_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.136 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP3' pipeline 'FUNC_RD_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP3' is 32768, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)), ((icmp_ln170_reg_359 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.095 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' pipeline 'FUNC_ADD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_ADD_LOOP1' is 32768, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)), ((icmp_ln144_reg_400 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_ADD_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.126 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' pipeline 'FUNC_INTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP1' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.99 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' pipeline 'FUNC_INTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP2' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.419 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' pipeline 'FUNC_INTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.124 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' pipeline 'FUNC_INTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP4' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.103 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' pipeline 'FUNC_INTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP5' is 32771 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.094 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func' is 100378, found 4 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state34), (1'b1 == ap_CS_fsm_state89), (1'b1 == ap_CS_fsm_state48), (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.636 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' pipeline 'VITIS_LOOP_55_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_55_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 96 seconds. CPU system time: 0 seconds. Elapsed time: 96.239 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_Pipeline_VITIS_LOOP_75_1' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_Pipeline_VITIS_LOOP_75_1' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_433_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_433_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.688 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' pipeline 'VITIS_LOOP_60_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_60_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' pipeline 'VITIS_LOOP_61_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_61_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' pipeline 'VITIS_LOOP_62_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_62_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' pipeline 'VITIS_LOOP_497_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' is 16410 from HDL expression: ((icmp_ln497_reg_1210 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.695 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.077 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_558_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_558_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' pipeline 'VITIS_LOOP_543_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' is 16384 from HDL expression: ((icmp_ln543_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.666 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/seedbuf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dpu_keygen' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'ptr' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen' is 32884 from HDL expression: (1'b1 == ap_CS_fsm_state46)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.317 seconds; current allocated memory: 1.451 GB.
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_zetas_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_spu_s_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tmp1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tmp2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tr_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 107 seconds. CPU system time: 1 seconds. Elapsed time: 108.446 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.65 seconds; current allocated memory: 1.451 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dpu_keygen.
INFO: [VLOG 209-307] Generating Verilog RTL for dpu_keygen.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 877 seconds. CPU system time: 12 seconds. Elapsed time: 975.303 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 880 seconds. Total CPU system time: 13 seconds. Total elapsed time: 978.259 seconds; peak allocated memory: 1.451 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution4/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 99.179 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 101.937 seconds; peak allocated memory: 1.451 GB.
