#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Feb 23 16:18:22 2025
# Process ID: 18388
# Current directory: F:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.runs/synth_1
# Command line: vivado.exe -log SoC_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SoC_wrapper.tcl
# Log file: F:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.runs/synth_1/SoC_wrapper.vds
# Journal file: F:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.runs/synth_1\vivado.jou
# Running On: DESKTOP-PA1HDF7, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 25428 MB
#-----------------------------------------------------------
source SoC_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 394.352 ; gain = 69.883
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Repository/Vivado/SoC/SoC_1/SoC_1.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental F:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.srcs/utils_1/imports/synth_1/SoC_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.srcs/utils_1/imports/synth_1/SoC_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SoC_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7384
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'K_MAX_EP_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:87]
WARNING: [Synth 8-11067] parameter 'K_MAX_SC_ROUTE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:88]
WARNING: [Synth 8-11067] parameter 'K_MAX_CMD_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:89]
WARNING: [Synth 8-11067] parameter 'K_MAX_LUTRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:90]
WARNING: [Synth 8-11067] parameter 'K_MAX_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:91]
WARNING: [Synth 8-11067] parameter 'K_MIN_BRAM_PTR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:92]
WARNING: [Synth 8-11067] parameter 'K_MAX_SYNC_RATIO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:93]
WARNING: [Synth 8-11067] parameter 'K_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:94]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_PIPELINES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:95]
WARNING: [Synth 8-11067] parameter 'K_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:96]
WARNING: [Synth 8-11067] parameter 'K_LOG_MAX_LATENCY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:97]
WARNING: [Synth 8-11067] parameter 'K_AXIS_ARB_TDATA_NUM_BYTES' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:98]
WARNING: [Synth 8-11067] parameter 'K_MAX_USER_BITS_PER_BYTE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:99]
WARNING: [Synth 8-11067] parameter 'K_MAX_INFO_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:100]
WARNING: [Synth 8-11067] parameter 'K_MAX_OUTSTANDING_REQ' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:101]
WARNING: [Synth 8-11067] parameter 'K_AXI_SIZE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:102]
WARNING: [Synth 8-11067] parameter 'K_AXI_BURST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:103]
WARNING: [Synth 8-11067] parameter 'K_AXI_RESP_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:104]
WARNING: [Synth 8-11067] parameter 'K_AXI_LAST_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:105]
WARNING: [Synth 8-11067] parameter 'K_AXI_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:106]
WARNING: [Synth 8-11067] parameter 'K_AXI_EXCL_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:107]
WARNING: [Synth 8-11067] parameter 'K_AXI_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:108]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:109]
WARNING: [Synth 8-11067] parameter 'K_AXI3_LOCK_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:110]
WARNING: [Synth 8-11067] parameter 'K_AXI_PROT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:111]
WARNING: [Synth 8-11067] parameter 'K_AXI_QOS_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:112]
WARNING: [Synth 8-11067] parameter 'K_AXI_CACHE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:113]
WARNING: [Synth 8-11067] parameter 'K_MAX_ACCEPTANCE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:114]
WARNING: [Synth 8-11067] parameter 'K_MAX_FANOUT' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:115]
WARNING: [Synth 8-11067] parameter 'K_MAX_READ_WATERMARK' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:116]
WARNING: [Synth 8-11067] parameter 'K_MAX_BURST_LENGTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:117]
WARNING: [Synth 8-11067] parameter 'CH_R' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:164]
WARNING: [Synth 8-11067] parameter 'CH_W' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:165]
WARNING: [Synth 8-11067] parameter 'CH_AR' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:166]
WARNING: [Synth 8-11067] parameter 'CH_AW' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:167]
WARNING: [Synth 8-11067] parameter 'CH_B' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:168]
WARNING: [Synth 8-11067] parameter 'CLK_DOWN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:170]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC_ALIAS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:171]
WARNING: [Synth 8-11067] parameter 'CLK_ASYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:172]
WARNING: [Synth 8-11067] parameter 'CLK_SYNC' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:173]
WARNING: [Synth 8-11067] parameter 'CLK_UP' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:174]
WARNING: [Synth 8-11067] parameter 'CLKEN_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:176]
WARNING: [Synth 8-11067] parameter 'CLKEN_S' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:177]
WARNING: [Synth 8-11067] parameter 'CLKEN_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:178]
WARNING: [Synth 8-11067] parameter 'CLKEN_S_AND_M' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:179]
WARNING: [Synth 8-11067] parameter 'ARB_BYPASS' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:180]
WARNING: [Synth 8-11067] parameter 'ARB_ROUNDROBIN' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:181]
WARNING: [Synth 8-11067] parameter 'ARB_SLAVE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:182]
WARNING: [Synth 8-11067] parameter 'FIFO_LUTRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:183]
WARNING: [Synth 8-11067] parameter 'FIFO_BRAM' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:184]
WARNING: [Synth 8-11067] parameter 'FIFO_NONE' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:185]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_MEMORY' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:186]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_FG' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:187]
WARNING: [Synth 8-11067] parameter 'FIFO_IP_XPM_FIFO' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:188]
WARNING: [Synth 8-11067] parameter 'K_T_STRUCT_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:230]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_ADDR_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:232]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_RDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:240]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_WDATA_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:244]
WARNING: [Synth 8-11067] parameter 'K_T_STATIC_BRSP_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:247]
WARNING: [Synth 8-11067] parameter 'K_T_EXCLUSIVE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:253]
WARNING: [Synth 8-11067] parameter 'K_T_ADDR_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:256]
WARNING: [Synth 8-11067] parameter 'K_T_DATA_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:259]
WARNING: [Synth 8-11067] parameter 'K_T_BRSP_AUGMENT_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:261]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:263]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:265]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:267]
WARNING: [Synth 8-11067] parameter 'K_T_CASCADE_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:270]
WARNING: [Synth 8-11067] parameter 'K_T_SEG_LEN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:304]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_ADDR_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:305]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_DATA_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:308]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BRSP_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:310]
WARNING: [Synth 8-11067] parameter 'K_T_SIDEBAND_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:313]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:341]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:348]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:352]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BPAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:357]
WARNING: [Synth 8-11067] parameter 'K_T_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:361]
WARNING: [Synth 8-11067] parameter 'K_MAX_PAYLD_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:362]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:547]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:557]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:561]
WARNING: [Synth 8-11067] parameter 'K_USABLE_T_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:566]
WARNING: [Synth 8-11067] parameter 'K_STATIC_AXVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:574]
WARNING: [Synth 8-11067] parameter 'K_STATIC_WVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:584]
WARNING: [Synth 8-11067] parameter 'K_STATIC_RVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:588]
WARNING: [Synth 8-11067] parameter 'K_STATIC_BVECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:593]
WARNING: [Synth 8-11067] parameter 'K_T_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:596]
WARNING: [Synth 8-11067] parameter 'K_MAX_VECTOR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:597]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_MNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:674]
WARNING: [Synth 8-11067] parameter 'K_MAX_NUM_SNOC' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:675]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_SCHED_LEN' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:676]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_TKN_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:677]
WARNING: [Synth 8-11067] parameter 'NOC_MAX_RTR_ADDR_WIDTH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:678]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_EJECT' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:679]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:680]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:681]
WARNING: [Synth 8-11067] parameter 'NOC_PORT_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:682]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_THROUGH' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:683]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_ASCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:684]
WARNING: [Synth 8-11067] parameter 'NOC_TOKEN_DESCEND' declared inside package 'sc_util_v1_0_4_pkg_noc' shall be treated as localparam [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:685]
INFO: [Common 17-14] Message 'Synth 8-11067' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-11014] non-net output port 'upsizer_valid' cannot be initialized at declaration in SystemVerilog mode [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv:2589]
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:2451]
WARNING: [Synth 8-6901] identifier 'AXI_done_w' is used before its declaration [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:246]
WARNING: [Synth 8-1958] event expressions must result in a singular type [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:639]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1814.195 ; gain = 332.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SoC_wrapper' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/hdl/SoC_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'SoC' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:12]
INFO: [Synth 8-6157] synthesizing module 'SoC_AXI_Manager_0_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_AXI_Manager_0_0/synth/SoC_AXI_Manager_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'AXI_Manager' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:8]
INFO: [Synth 8-226] default block is never used [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:750]
INFO: [Synth 8-6157] synthesizing module 'top_processor' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/top_processor.v:6]
INFO: [Synth 8-6157] synthesizing module 'BRAM_1024x32b' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/BRAM_1024x32b.v:55]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_v8_4_5' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3412]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_v8_4_5_mem_module' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1951]
WARNING: [Synth 8-639] system function call 'sscanf' not supported [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:2947]
WARNING: [Synth 8-639] system function call 'sscanf' not supported [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:2952]
INFO: [Synth 8-251] Block Memory Generator module  is using a behavioral model for simulation which will not precisely model memory collision behavior. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:2968]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_v8_4_5_output_stage' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1563]
WARNING: [Synth 8-639] system function call 'sscanf' not supported [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1689]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_v8_4_5_output_stage' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1563]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_v8_4_5_output_stage__parameterized0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1563]
WARNING: [Synth 8-639] system function call 'sscanf' not supported [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1689]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_v8_4_5_output_stage__parameterized0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1563]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_v8_4_5_softecc_output_reg_stage' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1859]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_v8_4_5_softecc_output_reg_stage' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1859]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_v8_4_5_mem_module' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_v8_4_5' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3412]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_1024x32b' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/BRAM_1024x32b.v:55]
INFO: [Synth 8-6157] synthesizing module 'BRAM_1024x16b' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/BRAM_1024x16b.v:55]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_v8_4_5__parameterized0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3412]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_v8_4_5_mem_module__parameterized0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1951]
WARNING: [Synth 8-639] system function call 'sscanf' not supported [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:2947]
WARNING: [Synth 8-639] system function call 'sscanf' not supported [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:2952]
INFO: [Synth 8-251] Block Memory Generator module  is using a behavioral model for simulation which will not precisely model memory collision behavior. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:2968]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_v8_4_5_output_stage__parameterized1' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1563]
WARNING: [Synth 8-639] system function call 'sscanf' not supported [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1689]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_v8_4_5_output_stage__parameterized1' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1563]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_v8_4_5_output_stage__parameterized2' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1563]
WARNING: [Synth 8-639] system function call 'sscanf' not supported [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1689]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_v8_4_5_output_stage__parameterized2' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1563]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_v8_4_5_softecc_output_reg_stage__parameterized0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1859]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_v8_4_5_softecc_output_reg_stage__parameterized0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1859]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_v8_4_5_mem_module__parameterized0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_v8_4_5__parameterized0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3412]
INFO: [Synth 8-6155] done synthesizing module 'BRAM_1024x16b' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/BRAM_1024x16b.v:55]
INFO: [Synth 8-6157] synthesizing module 'counter' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/ALU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/ALU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'top_processor' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/top_processor.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AXI_Manager' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:8]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_BUSER' does not match port width (2) of module 'AXI_Manager' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_AXI_Manager_0_0/synth/SoC_AXI_Manager_0_0.v:237]
WARNING: [Synth 8-689] width (1) of port connection 'S_AXI_RUSER' does not match port width (2) of module 'AXI_Manager' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_AXI_Manager_0_0/synth/SoC_AXI_Manager_0_0.v:257]
INFO: [Synth 8-6155] done synthesizing module 'SoC_AXI_Manager_0_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_AXI_Manager_0_0/synth/SoC_AXI_Manager_0_0.v:53]
WARNING: [Synth 8-7071] port 'S_AXI_BID' of module 'SoC_AXI_Manager_0_0' is unconnected for instance 'AXI_Manager_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:133]
WARNING: [Synth 8-7071] port 'S_AXI_BUSER' of module 'SoC_AXI_Manager_0_0' is unconnected for instance 'AXI_Manager_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:133]
WARNING: [Synth 8-7071] port 'S_AXI_RID' of module 'SoC_AXI_Manager_0_0' is unconnected for instance 'AXI_Manager_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:133]
WARNING: [Synth 8-7071] port 'S_AXI_RUSER' of module 'SoC_AXI_Manager_0_0' is unconnected for instance 'AXI_Manager_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:133]
WARNING: [Synth 8-7023] instance 'AXI_Manager_0' of module 'SoC_AXI_Manager_0_0' has 46 connections declared, but only 42 given [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:133]
INFO: [Synth 8-6157] synthesizing module 'SoC_axi_smc_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/synth/SoC_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1N13RGP' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1434]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_one_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_0/synth/bd_d7be_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_one_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_0/synth/bd_d7be_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_d7be_psr_aclk_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/synth/bd_d7be_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/synth/bd_d7be_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_d7be_psr_aclk_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/synth/bd_d7be_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1475]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1475]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1475]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_d7be_psr_aclk_0' is unconnected for instance 'psr_aclk' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1475]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_d7be_psr_aclk_0' has 10 connections declared, but only 6 given [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1475]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1N13RGP' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1434]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_CBUBKI' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1484]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00e_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_31/synth/bd_d7be_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00e_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_31/synth/bd_d7be_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_CBUBKI' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1484]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_YI4J7I' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1865]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00arn_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_26/synth/bd_d7be_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00arn_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_26/synth/bd_d7be_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00awn_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_28/synth/bd_d7be_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00awn_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_28/synth/bd_d7be_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00bn_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_30/synth/bd_d7be_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00bn_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_30/synth/bd_d7be_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00rn_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_27/synth/bd_d7be_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00rn_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_27/synth/bd_d7be_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00wn_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_29/synth/bd_d7be_m00wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00wn_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_29/synth/bd_d7be_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_YI4J7I' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1865]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_m00s2a_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_25/synth/bd_d7be_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_m00s2a_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_25/synth/bd_d7be_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s00a2s_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_10/synth/bd_d7be_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s00a2s_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_10/synth/bd_d7be_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1CMSF0X' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:2170]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s00mmu_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_7/synth/bd_d7be_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s00mmu_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_7/synth/bd_d7be_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s00sic_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_9/synth/bd_d7be_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s00sic_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_9/synth/bd_d7be_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s00tr_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_8/synth/bd_d7be_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s00tr_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_8/synth/bd_d7be_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1CMSF0X' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:2170]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1FVVITN' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:2829]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sarn_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_11/synth/bd_d7be_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sarn_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_11/synth/bd_d7be_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sawn_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_13/synth/bd_d7be_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sawn_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_13/synth/bd_d7be_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sbn_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_15/synth/bd_d7be_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sbn_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_15/synth/bd_d7be_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_srn_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_12/synth/bd_d7be_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_srn_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_12/synth/bd_d7be_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_swn_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_14/synth/bd_d7be_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized10' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized10' [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized10' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized10' (0#1) [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8476]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_swn_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_14/synth/bd_d7be_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1FVVITN' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:2829]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s01a2s_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_19/synth/bd_d7be_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s01a2s_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_19/synth/bd_d7be_s01a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's01_entry_pipeline_imp_EHHNT1' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:3125]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s01mmu_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_16/synth/bd_d7be_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s01mmu_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_16/synth/bd_d7be_s01mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s01sic_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_18/synth/bd_d7be_s01sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s01sic_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_18/synth/bd_d7be_s01sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_s01tr_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_17/synth/bd_d7be_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_s01tr_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_17/synth/bd_d7be_s01tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_entry_pipeline_imp_EHHNT1' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:3125]
INFO: [Synth 8-6157] synthesizing module 's01_nodes_imp_B2XZ0D' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:3784]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sarn_1' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_20/synth/bd_d7be_sarn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sarn_1' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_20/synth/bd_d7be_sarn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sawn_1' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_22/synth/bd_d7be_sawn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sawn_1' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_22/synth/bd_d7be_sawn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_sbn_1' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_24/synth/bd_d7be_sbn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_sbn_1' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_24/synth/bd_d7be_sbn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_srn_1' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_21/synth/bd_d7be_srn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_srn_1' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_21/synth/bd_d7be_srn_1.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_swn_1' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_23/synth/bd_d7be_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_swn_1' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_23/synth/bd_d7be_swn_1.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's01_nodes_imp_B2XZ0D' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:3784]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_1LZYGWV' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:4080]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_arsw_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_2/synth/bd_d7be_arsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_arsw_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_2/synth/bd_d7be_arsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_awsw_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_4/synth/bd_d7be_awsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_awsw_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_4/synth/bd_d7be_awsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_bsw_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_6/synth/bd_d7be_bsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_bsw_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_6/synth/bd_d7be_bsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_rsw_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_3/synth/bd_d7be_rsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_rsw_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_3/synth/bd_d7be_rsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d7be_wsw_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_5/synth/bd_d7be_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be_wsw_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_5/synth/bd_d7be_wsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_1LZYGWV' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:4080]
INFO: [Synth 8-6155] done synthesizing module 'bd_d7be' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:9]
INFO: [Synth 8-6155] done synthesizing module 'SoC_axi_smc_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/synth/SoC_axi_smc_0.v:53]
INFO: [Synth 8-638] synthesizing module 'SoC_rst_ps8_0_99M_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/synth/SoC_rst_ps8_0_99M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/synth/SoC_rst_ps8_0_99M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'SoC_rst_ps8_0_99M_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/synth/SoC_rst_ps8_0_99M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'SoC_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:292]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'SoC_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:292]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'SoC_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:292]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'SoC_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:292]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'SoC_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:292]
INFO: [Synth 8-6157] synthesizing module 'SoC_zynq_ultra_ps_e_0_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1317]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1317]
INFO: [Synth 8-6157] synthesizing module 'PS8' [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:110670]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (0#1) [F:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:110670]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4636]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4637]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4649]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:4650]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:3826]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:68]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:363]
INFO: [Synth 8-6155] done synthesizing module 'SoC_zynq_ultra_ps_e_0_0' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/synth/SoC_zynq_ultra_ps_e_0_0.v:53]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'SoC_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:299]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'SoC_zynq_ultra_ps_e_0_0' has 84 connections declared, but only 83 given [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:299]
INFO: [Synth 8-6155] done synthesizing module 'SoC' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/synth/SoC.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SoC_wrapper' (0#1) [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/hdl/SoC_wrapper.v:12]
WARNING: [Synth 8-6014] Unused sequential element async_coll.is_collision_a_reg was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3326]
WARNING: [Synth 8-6014] Unused sequential element async_coll.is_collision_delay_a_reg was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3336]
WARNING: [Synth 8-6014] Unused sequential element async_coll.is_collision_b_reg was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3367]
WARNING: [Synth 8-6014] Unused sequential element async_coll.is_collision_delay_b_reg was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3377]
WARNING: [Synth 8-3848] Net S_AXI_AWREADY in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3701]
WARNING: [Synth 8-3848] Net S_AXI_WREADY in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3702]
WARNING: [Synth 8-3848] Net S_AXI_BID in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3726]
WARNING: [Synth 8-3848] Net S_AXI_BRESP in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3727]
WARNING: [Synth 8-3848] Net S_AXI_BVALID in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3703]
WARNING: [Synth 8-3848] Net S_AXI_ARREADY in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3704]
WARNING: [Synth 8-3848] Net s_axi_rid_c in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3830]
WARNING: [Synth 8-3848] Net s_axi_rdata_c in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3831]
WARNING: [Synth 8-3848] Net s_axi_rresp_c in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3832]
WARNING: [Synth 8-3848] Net s_axi_rlast_c in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3833]
WARNING: [Synth 8-3848] Net s_axi_rvalid_c in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3834]
WARNING: [Synth 8-3848] Net S_AXI_SBITERR in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3707]
WARNING: [Synth 8-3848] Net S_AXI_DBITERR in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3708]
WARNING: [Synth 8-3848] Net S_AXI_RDADDRECC in module/entity blk_mem_gen_v8_4_5 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3736]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v-4154.4 with 1st driver pin 'blk_mem_gen_v8_4_5:/enb' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:4154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v-4154.4 with 2nd driver pin 'GND' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:4154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v-4154.4 is connected to at least one constant driver which has been preserved, other driver is ignored [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:4154]
WARNING: [Synth 8-6014] Unused sequential element async_coll.is_collision_a_reg was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3326]
WARNING: [Synth 8-6014] Unused sequential element async_coll.is_collision_delay_a_reg was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3336]
WARNING: [Synth 8-6014] Unused sequential element async_coll.is_collision_b_reg was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3367]
WARNING: [Synth 8-6014] Unused sequential element async_coll.is_collision_delay_b_reg was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3377]
WARNING: [Synth 8-3848] Net S_AXI_AWREADY in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3701]
WARNING: [Synth 8-3848] Net S_AXI_WREADY in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3702]
WARNING: [Synth 8-3848] Net S_AXI_BID in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3726]
WARNING: [Synth 8-3848] Net S_AXI_BRESP in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3727]
WARNING: [Synth 8-3848] Net S_AXI_BVALID in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3703]
WARNING: [Synth 8-3848] Net S_AXI_ARREADY in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3704]
WARNING: [Synth 8-3848] Net s_axi_rid_c in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3830]
WARNING: [Synth 8-3848] Net s_axi_rdata_c in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3831]
WARNING: [Synth 8-3848] Net s_axi_rresp_c in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3832]
WARNING: [Synth 8-3848] Net s_axi_rlast_c in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3833]
WARNING: [Synth 8-3848] Net s_axi_rvalid_c in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3834]
WARNING: [Synth 8-3848] Net S_AXI_SBITERR in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3707]
WARNING: [Synth 8-3848] Net S_AXI_DBITERR in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3708]
WARNING: [Synth 8-3848] Net S_AXI_RDADDRECC in module/entity blk_mem_gen_v8_4_5__parameterized0 does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:3736]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v-4154.4 with 1st driver pin 'blk_mem_gen_v8_4_5__parameterized0:/enb' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:4154]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v-4154.4 with 2nd driver pin 'GND' [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:4154]
CRITICAL WARNING: [Synth 8-6858] multi-driven net f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v-4154.4 is connected to at least one constant driver which has been preserved, other driver is ignored [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/blk_mem_gen_v8_4.v:4154]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[0].mem_data_out_reg[1] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[1].mem_data_out_reg[1] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[2].mem_data_out_reg[1] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[3].mem_data_out_reg[1] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[0].mem_data_out_reg[2] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[1].mem_data_out_reg[2] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[2].mem_data_out_reg[2] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[3].mem_data_out_reg[2] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[0].mem_data_out_reg[3] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[1].mem_data_out_reg[3] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[2].mem_data_out_reg[3] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[3].mem_data_out_reg[3] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[0].mem_data_out_reg[4] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[1].mem_data_out_reg[4] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[2].mem_data_out_reg[4] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[3].mem_data_out_reg[4] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[0].mem_data_out_reg[5] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[1].mem_data_out_reg[5] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[2].mem_data_out_reg[5] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[3].mem_data_out_reg[5] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[0].mem_data_out_reg[6] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[1].mem_data_out_reg[6] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[2].mem_data_out_reg[6] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[3].mem_data_out_reg[6] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[0].mem_data_out_reg[7] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[1].mem_data_out_reg[7] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[2].mem_data_out_reg[7] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[3].mem_data_out_reg[7] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[0].mem_data_out_reg[8] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[1].mem_data_out_reg[8] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[2].mem_data_out_reg[8] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[3].mem_data_out_reg[8] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[0].mem_data_out_reg[9] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[1].mem_data_out_reg[9] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[2].mem_data_out_reg[9] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[3].mem_data_out_reg[9] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[0].mem_data_out_reg[10] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[1].mem_data_out_reg[10] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[2].mem_data_out_reg[10] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[3].mem_data_out_reg[10] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[0].mem_data_out_reg[11] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[1].mem_data_out_reg[11] was removed.  [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:630]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net DMA_douta_w in module/entity AXI_Manager does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ipshared/b89f/sources_1/new/AXI_Manager.v:172]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1N13RGP does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/synth/bd_d7be.v:1454]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:325]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1345]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1346]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1347]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e does not have driver. [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_4_1.v:1348]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_4_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2342.707 ; gain = 860.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2362.492 ; gain = 880.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2362.492 ; gain = 880.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2946.461 ; gain = 10.191
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/SoC_zynq_ultra_ps_e_0_0.xdc] for cell 'SoC_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3672.531 ; gain = 54.676
Finished Parsing XDC File [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/SoC_zynq_ultra_ps_e_0_0.xdc] for cell 'SoC_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0_board.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0_board.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_axi_smc_0/bd_0/ip/ip_1/bd_d7be_psr_aclk_0.xdc] for cell 'SoC_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/SoC_rst_ps8_0_99M_0_board.xdc] for cell 'SoC_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/SoC_rst_ps8_0_99M_0_board.xdc] for cell 'SoC_i/rst_ps8_0_99M/U0'
Parsing XDC File [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/SoC_rst_ps8_0_99M_0.xdc] for cell 'SoC_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_rst_ps8_0_99M_0/SoC_rst_ps8_0_99M_0.xdc] for cell 'SoC_i/rst_ps8_0_99M/U0'
Parsing XDC File [F:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SoC_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SoC_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 69 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 3708.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  FDR => FDRE: 24 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3708.883 ; gain = 0.766
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:47 ; elapsed = 00:02:37 . Memory (MB): peak = 3714.859 ; gain = 2233.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:47 ; elapsed = 00:02:37 . Memory (MB): peak = 3714.859 ; gain = 2233.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for SoC_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  f:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.gen/sources_1/bd/SoC/ip/SoC_zynq_ultra_ps_e_0_0/SoC_zynq_ultra_ps_e_0_0.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/zynq_ultra_ps_e_0/inst. (constraint file  F:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/rst_ps8_0_99M/U0. (constraint file  F:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.runs/synth_1/dont_touch.xdc, line 178).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/AXI_Manager_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for SoC_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:48 ; elapsed = 00:02:37 . Memory (MB): peak = 3714.859 ; gain = 2233.133
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_r_reg' in module 'top_processor'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_11_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S0_IDLE |                              001 |                               00
                 S1_EXEC |                              010 |                               01
                 S2_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_r_reg' using encoding 'one-hot' in module 'top_processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_11_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:54 ; elapsed = 00:04:47 . Memory (MB): peak = 3714.859 ; gain = 2233.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   40 Bit       Adders := 2     
	   2 Input   39 Bit       Adders := 2     
	   2 Input   38 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 24    
	   3 Input    8 Bit       Adders := 4     
	   4 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 8     
	   3 Input    6 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 182   
	   2 Input    5 Bit       Adders := 14    
	   3 Input    5 Bit       Adders := 8     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 52    
	   3 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 14    
	   2 Input    2 Bit       Adders := 7     
	   3 Input    2 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 252   
+---Registers : 
	             2178 Bit    Registers := 54    
	              512 Bit    Registers := 4     
	              224 Bit    Registers := 2     
	              181 Bit    Registers := 2     
	              179 Bit    Registers := 1     
	              167 Bit    Registers := 2     
	              163 Bit    Registers := 6     
	              160 Bit    Registers := 3     
	              149 Bit    Registers := 3     
	              148 Bit    Registers := 4     
	              128 Bit    Registers := 4     
	               64 Bit    Registers := 10    
	               47 Bit    Registers := 1     
	               40 Bit    Registers := 3     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               25 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 6     
	               16 Bit    Registers := 25    
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 54    
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 92    
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 58    
	                3 Bit    Registers := 81    
	                2 Bit    Registers := 44    
	                1 Bit    Registers := 780   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 27    
	   2 Input  512 Bit        Muxes := 4     
	   2 Input  163 Bit        Muxes := 2     
	   2 Input  160 Bit        Muxes := 1     
	   2 Input  149 Bit        Muxes := 2     
	   2 Input  148 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 22    
	   2 Input   64 Bit        Muxes := 8     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 16    
	   4 Input   40 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 9225  
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 3109  
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 194   
	   7 Input    8 Bit        Muxes := 8     
	   4 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 44    
	   4 Input    7 Bit        Muxes := 16    
	   2 Input    6 Bit        Muxes := 32    
	   2 Input    5 Bit        Muxes := 13    
	   2 Input    4 Bit        Muxes := 54    
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 25    
	   4 Input    3 Bit        Muxes := 29    
	  11 Input    3 Bit        Muxes := 25    
	   2 Input    2 Bit        Muxes := 164   
	   4 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 540   
	   4 Input    1 Bit        Muxes := 74    
	   3 Input    1 Bit        Muxes := 25    
	   6 Input    1 Bit        Muxes := 233   
	  10 Input    1 Bit        Muxes := 81    
	   7 Input    1 Bit        Muxes := 54    
	  12 Input    1 Bit        Muxes := 25    
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][14]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][15]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][16]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][17]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][18]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][11]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][9]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3] )
INFO: [Synth 8-3886] merging instance 'clk_map/psr_aclk/U0/SEQ/core_dec_reg[1]' (FD) to 'clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3886] merging instance 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][0]' (FDE) to 'm00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum_reg[sc_route][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m00_nodes/m00_r_node/inst /p_0_out_inferred__5/\inst_mi_handler/inst_ingress/inst_incoming_count/count_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][13]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][10]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][11]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][3]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][40]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][40]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][41]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][41]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][38]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][39]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][37]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][37]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][34]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][34]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][35]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][32]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][32]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][33]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][31]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][28]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][29]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][54]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][55]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][55]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][52]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][53]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][50]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][51]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][51]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][48]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][49]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][46]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][46]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][47]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][47]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][44]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][44]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][45]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][45]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][42]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][43]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][68]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][68]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][69]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][69]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][67]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][67]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][64]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][64]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][65]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][65]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][62]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][62]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][63]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][63]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][60]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][60]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][61]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][61]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][58]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][58]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][59]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][59]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][56]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][56]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][57]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][57]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][82]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][83]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][83]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][80]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][81]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][81]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][79]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][79]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][76]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][76]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][77]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][77]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][74]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][74]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][75]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][75]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][73]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][73]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][70]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][71]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][71]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][96]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][97]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][94]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][94]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][95]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][95]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][93]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][93]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][91]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][91]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][88]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][88]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][89]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][89]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][86]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][86]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][87]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][84]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][85]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][85]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][110]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][111]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][111]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][109]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][109]'
INFO: [Synth 8-3886] merging instance 'switchboards/r_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe_reg[1][106]' (FDRE) to 'switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][106]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m00_nodes/m00_r_node/inst /\inst_mi_handler/inst_ingress/inst_incoming_count/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:07 ; elapsed = 00:10:07 . Memory (MB): peak = 3714.859 ; gain = 2233.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                    | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 181             | RAM32M16 x 13  | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 181             | RAM32M16 x 13  | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M16 x 1   | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 149             | RAM32M16 x 11  | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M16 x 2   | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 167             | RAM32M16 x 12  | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2   | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M16 x 12  | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M16 x 2   | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 167             | RAM32M16 x 12  | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2   | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M16 x 12  | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:36 ; elapsed = 00:10:39 . Memory (MB): peak = 4035.242 ; gain = 2553.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:47 ; elapsed = 00:10:50 . Memory (MB): peak = 4079.617 ; gain = 2597.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                    | RTL Object                       | Inference      | Size (Depth x Width) | Primitives     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+
|\m00_nodes/m00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 181             | RAM32M16 x 13  | 
|\m00_nodes/m00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 181             | RAM32M16 x 13  | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m00_nodes/m00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 7               | RAM32M16 x 1   | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 19              | RAM32M16 x 2   | 
|\m00_nodes/m00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 149             | RAM32M16 x 11  | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|\m00_nodes/m00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 179             | RAM32M16 x 13  | 
|\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M16 x 2   | 
|\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 167             | RAM32M16 x 12  | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2   | 
|\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M16 x 12  | 
|\s01_nodes/s01_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|\s01_nodes/s01_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 163             | RAM32M16 x 12  | 
|\s01_nodes/s01_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 25              | RAM32M16 x 2   | 
|\s01_nodes/s01_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 167             | RAM32M16 x 12  | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 18              | RAM32M16 x 2   | 
|\s01_nodes/s01_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                           | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 160             | RAM32M16 x 12  | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:59 ; elapsed = 00:11:03 . Memory (MB): peak = 4100.215 ; gain = 2618.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:07 ; elapsed = 00:11:11 . Memory (MB): peak = 4100.215 ; gain = 2618.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:07 ; elapsed = 00:11:11 . Memory (MB): peak = 4100.215 ; gain = 2618.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:10 ; elapsed = 00:11:14 . Memory (MB): peak = 4100.215 ; gain = 2618.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:10 ; elapsed = 00:11:14 . Memory (MB): peak = 4100.215 ; gain = 2618.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:11 ; elapsed = 00:11:15 . Memory (MB): peak = 4100.215 ; gain = 2618.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:11 ; elapsed = 00:11:15 . Memory (MB): peak = 4100.215 ; gain = 2618.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG_PS  |     2|
|2     |CARRY8   |    28|
|3     |LUT1     |   532|
|4     |LUT2     |   691|
|5     |LUT3     |  2483|
|6     |LUT4     |  1325|
|7     |LUT5     |  1182|
|8     |LUT6     |  1526|
|9     |PS8      |     1|
|10    |RAM16X1D |     2|
|11    |RAM32M   |     2|
|12    |RAM32M16 |    86|
|13    |SRL16    |     2|
|14    |SRL16E   |   266|
|15    |SRLC32E  |   380|
|16    |FDCE     |   165|
|17    |FDPE     |     1|
|18    |FDR      |     8|
|19    |FDRE     |  8016|
|20    |FDSE     |   283|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:11 ; elapsed = 00:11:15 . Memory (MB): peak = 4100.215 ; gain = 2618.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9848 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:33 ; elapsed = 00:09:28 . Memory (MB): peak = 4100.215 ; gain = 1266.121
Synthesis Optimization Complete : Time (s): cpu = 00:11:11 ; elapsed = 00:11:17 . Memory (MB): peak = 4100.215 ; gain = 2618.488
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4100.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 4116.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  FDR => FDRE: 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 86 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete, checksum: bfb54d58
INFO: [Common 17-83] Releasing license: Synthesis
402 Infos, 546 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:11:32 ; elapsed = 00:11:40 . Memory (MB): peak = 4116.242 ; gain = 3640.531
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'F:/Repository/Vivado/SoC/SoC_1_1/SoC_1_1.runs/synth_1/SoC_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4116.242 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file SoC_wrapper_utilization_synth.rpt -pb SoC_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb 23 16:30:27 2025...
