<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_struct_f_s_m_c___bank1_e___type_def" xml:lang="en-US">
<title>FSMC_Bank1E_TypeDef Struct Reference</title>
<indexterm><primary>FSMC_Bank1E_TypeDef</primary></indexterm>
<para>

<para>Flexible Static Memory Controller Bank1E. </para>
 
</para>
<para>
<computeroutput>#include &lt;stm32f407xx.h&gt;</computeroutput>
</para>
<simplesect>
    <title>Data Fields    </title>
        <itemizedlist>
            <listitem><para><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t <link linkend="_struct_f_s_m_c___bank1_e___type_def_1a20f13b79c0f8670af319af0c5ebd5c91">BWTR</link> [7]</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>

<para>Flexible Static Memory Controller Bank1E. </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00482">482</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<section>
<title>Field Documentation</title>
<anchor xml:id="_struct_f_s_m_c___bank1_e___type_def_1a20f13b79c0f8670af319af0c5ebd5c91"/><section>
    <title>BWTR</title>
<indexterm><primary>BWTR</primary><secondary>FSMC_Bank1E_TypeDef</secondary></indexterm>
<indexterm><primary>FSMC_Bank1E_TypeDef</primary><secondary>BWTR</secondary></indexterm>
<para><computeroutput><link linkend="_core__armv81mml_8h_1aec43007d9998a0a0e01faede4133d6be">__IO</link> uint32_t BWTR[7]</computeroutput></para>
<para>NOR/PSRAM write timing registers, Address offset: 0x104-0x11C </para>
<para>
Definition at line <link linkend="_stm32f407xx_8h_source_1l00484">484</link> of file <link linkend="_stm32f407xx_8h_source">stm32f407xx.h</link>.</para>
</section>
<para>
The documentation for this struct was generated from the following file:</para>
Inc/<link linkend="_stm32f407xx_8h">stm32f407xx.h</link></section>
</section>
