m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Owner/Desktop/verilog/VerilogPractice/NAND_gate
valt_half_adder
Z0 !s110 1596574032
!i10b 1
!s100 jH09@[M6VHQ`h4?fQd4WQ2
I4z<9=OHGMMn=UiUDYBeS13
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder
Z3 w1596573934
Z4 8C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/alt_half_adder.v
Z5 FC:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/alt_half_adder.v
L0 31
Z6 OP;L;10.4a;61
r1
!s85 0
31
Z7 !s108 1596574032.000000
Z8 !s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/alt_half_adder.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/alt_half_adder.v|
!s101 -O0
!i113 1
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
valt_half_adder_tb
R0
!i10b 1
!s100 ;dC9C:=fnZkSgi9R_==:b0
I?2ZO<UoRfhAGo9OJ18oHB3
R1
R2
w1596574027
8C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/alt_half_adder_tb.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/alt_half_adder_tb.v
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/alt_half_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/alt_half_adder_tb.v|
!s101 -O0
!i113 1
R10
vand_gate
R0
!i10b 1
!s100 B6Yd>l[hM90jHQQnh@bDl1
Ikd>G^L`OMZ4Kf8OUEj=He1
R1
R2
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!s101 -O0
!i113 1
R10
vhalf_adder
Z11 !s110 1596572811
!i10b 1
!s100 P[SLP9>c5jS5DgCAR;6;k2
ID9VdF_14gGMNROZ^11KD`0
R1
R2
w1596570421
8C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/half_adder.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/half_adder.v
L0 1
R6
r1
!s85 0
31
Z12 !s108 1596572811.000000
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/half_adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/half_adder.v|
!s101 -O0
!i113 1
R10
vhalf_adder_tb
R11
!i10b 1
!s100 ?`kS>Ja=cYO0nE67Cio@^2
I7f8B>AzXWTo5H0LK^`EIe0
R1
R2
w1596572807
8C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/half_adder_tb.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/half_adder_tb.v
L0 1
R6
r1
!s85 0
31
R12
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/half_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/half_adder/half_adder_tb.v|
!s101 -O0
!i113 1
R10
vor_gate
R0
!i10b 1
!s100 7h`h<_;inoG1m1TeZ=AdN1
Ig;U[J`k^Be5?gg=ngDHNT2
R1
R2
R3
R4
R5
L0 16
R6
r1
!s85 0
31
R7
R8
R9
!s101 -O0
!i113 1
R10
