<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="HDLCompiler" num="1127" delta="old" >"/media/design/fpga/projects/SEQUENCER/sequencer.vhd" Line 289: Assignment to <arg fmt="%s" index="1">pre_d_comp_dyn_pon</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="Xst" num="2677" delta="old" >Node &lt;<arg fmt="%s" index="1">LSB_CLOCK_DIV_REG_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">sequencer</arg>&gt;.
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">17 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_en_cnt_1&gt; &lt;d_count_rst_cnt_1&gt; &lt;d_count_updn_cnt_1&gt; &lt;d_count_inc_one_cnt_1&gt; &lt;d_count_hold_cnt_1&gt; &lt;d_count_jc_shift_en_cnt_1&gt; &lt;d_count_lsb_en_cnt_1&gt; &lt;d_adc_shr_shs_cnt_1&gt; &lt;d_count_mem_wr_cnt_1&gt; &lt;d_shs_cnt_1&gt; &lt;d_ads_cnt_1&gt; &lt;d_shr_cnt_1&gt; &lt;d_adr_cnt_1&gt; &lt;d_comp_bias_sh_cnt_1&gt; &lt;d_ref_vref_sh_cnt_1&gt; &lt;d_ref_vref_clamp_en_cnt_1&gt; &lt;d_digif_serial_rst_cnt_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_2&gt; &lt;d_count_updn_cnt_2&gt; &lt;d_count_inc_one_cnt_2&gt; &lt;d_count_hold_cnt_2&gt; &lt;d_adc_shr_shs_cnt_2&gt; &lt;d_count_mem_wr_cnt_2&gt; &lt;d_shs_cnt_2&gt; &lt;d_ads_cnt_2&gt; &lt;d_shr_cnt_2&gt; &lt;d_adr_cnt_2&gt; &lt;d_comp_bias_sh_cnt_2&gt; &lt;d_digif_serial_rst_cnt_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_3&gt; &lt;d_count_updn_cnt_3&gt; &lt;d_count_inc_one_cnt_3&gt; &lt;d_count_hold_cnt_3&gt; &lt;d_adc_shr_shs_cnt_3&gt; &lt;d_count_mem_wr_cnt_3&gt; &lt;d_shs_cnt_3&gt; &lt;d_ads_cnt_3&gt; &lt;d_shr_cnt_3&gt; &lt;d_adr_cnt_3&gt; &lt;d_comp_bias_sh_cnt_3&gt; &lt;d_digif_serial_rst_cnt_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_4&gt; &lt;d_count_updn_cnt_4&gt; &lt;d_count_inc_one_cnt_4&gt; &lt;d_count_hold_cnt_4&gt; &lt;d_adc_shr_shs_cnt_4&gt; &lt;d_count_mem_wr_cnt_4&gt; &lt;d_shs_cnt_4&gt; &lt;d_ads_cnt_4&gt; &lt;d_shr_cnt_4&gt; &lt;d_adr_cnt_4&gt; &lt;d_comp_bias_sh_cnt_4&gt; &lt;d_digif_serial_rst_cnt_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_5&gt; &lt;d_count_updn_cnt_5&gt; &lt;d_count_inc_one_cnt_5&gt; &lt;d_count_hold_cnt_5&gt; &lt;d_adc_shr_shs_cnt_5&gt; &lt;d_count_mem_wr_cnt_5&gt; &lt;d_shs_cnt_5&gt; &lt;d_ads_cnt_5&gt; &lt;d_shr_cnt_5&gt; &lt;d_adr_cnt_5&gt; &lt;d_comp_bias_sh_cnt_5&gt; &lt;d_digif_serial_rst_cnt_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_6&gt; &lt;d_count_updn_cnt_6&gt; &lt;d_count_inc_one_cnt_6&gt; &lt;d_count_hold_cnt_6&gt; &lt;d_adc_shr_shs_cnt_6&gt; &lt;d_count_mem_wr_cnt_6&gt; &lt;d_shs_cnt_6&gt; &lt;d_ads_cnt_6&gt; &lt;d_shr_cnt_6&gt; &lt;d_adr_cnt_6&gt; &lt;d_comp_bias_sh_cnt_6&gt; &lt;d_digif_serial_rst_cnt_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_7&gt; &lt;d_count_updn_cnt_7&gt; &lt;d_count_inc_one_cnt_7&gt; &lt;d_count_hold_cnt_7&gt; &lt;d_adc_shr_shs_cnt_7&gt; &lt;d_count_mem_wr_cnt_7&gt; &lt;d_shs_cnt_7&gt; &lt;d_ads_cnt_7&gt; &lt;d_shr_cnt_7&gt; &lt;d_adr_cnt_7&gt; &lt;d_comp_bias_sh_cnt_7&gt; &lt;d_digif_serial_rst_cnt_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_8&gt; &lt;d_count_updn_cnt_8&gt; &lt;d_count_inc_one_cnt_8&gt; &lt;d_count_hold_cnt_8&gt; &lt;d_adc_shr_shs_cnt_8&gt; &lt;d_count_mem_wr_cnt_8&gt; &lt;d_shs_cnt_8&gt; &lt;d_ads_cnt_8&gt; &lt;d_shr_cnt_8&gt; &lt;d_adr_cnt_8&gt; &lt;d_comp_bias_sh_cnt_8&gt; &lt;d_digif_serial_rst_cnt_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_9&gt; &lt;d_count_updn_cnt_9&gt; &lt;d_count_inc_one_cnt_9&gt; &lt;d_count_hold_cnt_9&gt; &lt;d_adc_shr_shs_cnt_9&gt; &lt;d_count_mem_wr_cnt_9&gt; &lt;d_shs_cnt_9&gt; &lt;d_ads_cnt_9&gt; &lt;d_shr_cnt_9&gt; &lt;d_adr_cnt_9&gt; &lt;d_comp_bias_sh_cnt_9&gt; &lt;d_digif_serial_rst_cnt_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_10&gt; &lt;d_count_lsb_en_cnt_10&gt; &lt;d_ref_vref_sh_cnt_10&gt; &lt;d_ref_vref_clamp_en_cnt_10&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_11</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_11&gt; &lt;d_count_lsb_en_cnt_11&gt; &lt;d_ref_vref_sh_cnt_11&gt; &lt;d_ref_vref_clamp_en_cnt_11&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">17 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_0&gt; &lt;d_count_updn_cnt_0&gt; &lt;d_count_inv_clk_cnt_0&gt; &lt;d_count_inc_one_cnt_0&gt; &lt;d_count_hold_cnt_0&gt; &lt;d_count_jc_shift_en_cnt_0&gt; &lt;d_count_lsb_en_cnt_0&gt; &lt;d_adc_shr_shs_cnt_0&gt; &lt;d_count_mem_wr_cnt_0&gt; &lt;d_shs_cnt_0&gt; &lt;d_ads_cnt_0&gt; &lt;d_shr_cnt_0&gt; &lt;d_adr_cnt_0&gt; &lt;d_comp_bias_sh_cnt_0&gt; &lt;d_ref_vref_sh_cnt_0&gt; &lt;d_ref_vref_clamp_en_cnt_0&gt; &lt;d_digif_serial_rst_cnt_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_12&gt; &lt;d_count_lsb_en_cnt_12&gt; &lt;d_ref_vref_sh_cnt_12&gt; &lt;d_ref_vref_clamp_en_cnt_12&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_13&gt; &lt;d_count_lsb_en_cnt_13&gt; &lt;d_ref_vref_sh_cnt_13&gt; &lt;d_ref_vref_clamp_en_cnt_13&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_2&gt; &lt;d_count_lsb_en_cnt_2&gt; &lt;d_ref_vref_sh_cnt_2&gt; &lt;d_ref_vref_clamp_en_cnt_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_3&gt; &lt;d_count_lsb_en_cnt_3&gt; &lt;d_ref_vref_sh_cnt_3&gt; &lt;d_ref_vref_clamp_en_cnt_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_4&gt; &lt;d_count_lsb_en_cnt_4&gt; &lt;d_ref_vref_sh_cnt_4&gt; &lt;d_ref_vref_clamp_en_cnt_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_5&gt; &lt;d_count_lsb_en_cnt_5&gt; &lt;d_ref_vref_sh_cnt_5&gt; &lt;d_ref_vref_clamp_en_cnt_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_6&gt; &lt;d_count_lsb_en_cnt_6&gt; &lt;d_ref_vref_sh_cnt_6&gt; &lt;d_ref_vref_clamp_en_cnt_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_7&gt; &lt;d_count_lsb_en_cnt_7&gt; &lt;d_ref_vref_sh_cnt_7&gt; &lt;d_ref_vref_clamp_en_cnt_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_8&gt; &lt;d_count_lsb_en_cnt_8&gt; &lt;d_ref_vref_sh_cnt_8&gt; &lt;d_ref_vref_clamp_en_cnt_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_en_cnt_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">4 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_jc_shift_en_cnt_9&gt; &lt;d_count_lsb_en_cnt_9&gt; &lt;d_ref_vref_sh_cnt_9&gt; &lt;d_ref_vref_clamp_en_cnt_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_10&gt; &lt;d_count_updn_cnt_10&gt; &lt;d_count_inc_one_cnt_10&gt; &lt;d_count_hold_cnt_10&gt; &lt;d_adc_shr_shs_cnt_10&gt; &lt;d_count_mem_wr_cnt_10&gt; &lt;d_shs_cnt_10&gt; &lt;d_ads_cnt_10&gt; &lt;d_shr_cnt_10&gt; &lt;d_adr_cnt_10&gt; &lt;d_comp_bias_sh_cnt_10&gt; &lt;d_digif_serial_rst_cnt_10&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_11</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_11&gt; &lt;d_count_updn_cnt_11&gt; &lt;d_count_inc_one_cnt_11&gt; &lt;d_count_hold_cnt_11&gt; &lt;d_adc_shr_shs_cnt_11&gt; &lt;d_count_mem_wr_cnt_11&gt; &lt;d_shs_cnt_11&gt; &lt;d_ads_cnt_11&gt; &lt;d_shr_cnt_11&gt; &lt;d_adr_cnt_11&gt; &lt;d_comp_bias_sh_cnt_11&gt; &lt;d_digif_serial_rst_cnt_11&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_12&gt; &lt;d_count_updn_cnt_12&gt; &lt;d_count_inc_one_cnt_12&gt; &lt;d_count_hold_cnt_12&gt; &lt;d_adc_shr_shs_cnt_12&gt; &lt;d_count_mem_wr_cnt_12&gt; &lt;d_shs_cnt_12&gt; &lt;d_ads_cnt_12&gt; &lt;d_shr_cnt_12&gt; &lt;d_adr_cnt_12&gt; &lt;d_comp_bias_sh_cnt_12&gt; &lt;d_digif_serial_rst_cnt_12&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="old" >The FF/Latch &lt;<arg fmt="%s" index="1">d_count_inv_clk_cnt_13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">sequencer</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">12 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;d_count_rst_cnt_13&gt; &lt;d_count_updn_cnt_13&gt; &lt;d_count_inc_one_cnt_13&gt; &lt;d_count_hold_cnt_13&gt; &lt;d_adc_shr_shs_cnt_13&gt; &lt;d_count_mem_wr_cnt_13&gt; &lt;d_shs_cnt_13&gt; &lt;d_ads_cnt_13&gt; &lt;d_shr_cnt_13&gt; &lt;d_adr_cnt_13&gt; &lt;d_comp_bias_sh_cnt_13&gt; &lt;d_digif_serial_rst_cnt_13&gt; </arg>
</msg>

</messages>

