
-- VHDL netlist produced by program ldbanno, Version Diamond (64-bit) 3.7.1.502

-- ldbanno -n VHDL -o TrigLUT_TrigLUT_mapvho.vho -w -neg -gui -msgset D:/bartz/Documents/Lattice/TrigLUT/promote.xml TrigLUT_TrigLUT_map.ncd 
-- Netlist created on Wed Sep 21 15:40:30 2016
-- Netlist written on Wed Sep 21 15:40:49 2016
-- Design is for device LFE3-150EA
-- Design is for package FPBGA672
-- Design is for performance grade 8

-- entity ec3iobuf
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity ec3iobuf is
    port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);

    ATTRIBUTE Vital_Level0 OF ec3iobuf : ENTITY IS TRUE;

  end ec3iobuf;

  architecture Structure of ec3iobuf is
    component OBZPU
      port (I: in Std_logic; T: in Std_logic; O: out Std_logic);
    end component;
  begin
    INST5: OBZPU
      port map (I=>I, T=>T, O=>PAD);
  end Structure;

-- entity gndB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity gndB is
    port (PWR0: out Std_logic);

    ATTRIBUTE Vital_Level0 OF gndB : ENTITY IS TRUE;

  end gndB;

  architecture Structure of gndB is
    component VLO
      port (Z: out Std_logic);
    end component;
  begin
    INST1: VLO
      port map (Z=>PWR0);
  end Structure;

-- entity OutpA_0_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpA_0_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpA_0_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_IOLDO_OutpA0	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; OutpA0: out Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpA_0_B : ENTITY IS TRUE;

  end OutpA_0_B;

  architecture Structure of OutpA_0_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal OutpA0_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component ec3iobuf
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
  begin
    OutpA_pad_0: ec3iobuf
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>OutpA0_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, OutpA0_out)
    VARIABLE OutpA0_zd         	: std_logic := 'X';
    VARIABLE OutpA0_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    OutpA0_zd 	:= OutpA0_out;

    VitalPathDelay01Z (
      OutSignal => OutpA0, OutSignalName => "OutpA0", OutTemp => OutpA0_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_OutpA0,
                           PathCondition => TRUE)),
      GlitchData => OutpA0_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity mfflsre
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity mfflsre is
    port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
          LSR: in Std_logic; Q: out Std_logic);

    ATTRIBUTE Vital_Level0 OF mfflsre : ENTITY IS TRUE;

  end mfflsre;

  architecture Structure of mfflsre is
    component FD1P3DX
      generic (GSR: String);
      port (D: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            CD: in Std_logic; Q: out Std_logic);
    end component;
  begin
    INST01: FD1P3DX
      generic map (GSR => "DISABLED")
      port map (D=>D0, SP=>SP, CK=>CK, CD=>LSR, Q=>Q);
  end Structure;

-- entity vcc
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity vcc is
    port (PWR1: out Std_logic);

    ATTRIBUTE Vital_Level0 OF vcc : ENTITY IS TRUE;

  end vcc;

  architecture Structure of vcc is
    component VHI
      port (Z: out Std_logic);
    end component;
  begin
    INST1: VHI
      port map (Z=>PWR1);
  end Structure;

-- entity OutpA_0_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpA_0_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpA_0_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpA_0_MGIOL : ENTITY IS TRUE;

  end OutpA_0_MGIOL;

  architecture Structure of OutpA_0_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    OutpA_1_0io_0: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity ec3iobuf0001
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity ec3iobuf0001 is
    port (Z: out Std_logic; PAD: in Std_logic);

    ATTRIBUTE Vital_Level0 OF ec3iobuf0001 : ENTITY IS TRUE;

  end ec3iobuf0001;

  architecture Structure of ec3iobuf0001 is
    component IB
      port (I: in Std_logic; O: out Std_logic);
    end component;
  begin
    INST1: IB
      port map (I=>PAD, O=>Z);
  end Structure;

-- entity CLK_PCLK_RIGHTB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity CLK_PCLK_RIGHTB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "CLK_PCLK_RIGHTB";

      tipd_CLKPCLKRIGHT  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLKPCLKRIGHT_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_CLKPCLKRIGHT 	: VitalDelayType := 0 ns;
      tpw_CLKPCLKRIGHT_posedge	: VitalDelayType := 0 ns;
      tpw_CLKPCLKRIGHT_negedge	: VitalDelayType := 0 ns;

        tpd_CLKPCLKRIGHT_CLKPCLKRIGHT	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; CLKPCLKRIGHT: in Std_logic);

    ATTRIBUTE Vital_Level0 OF CLK_PCLK_RIGHTB : ENTITY IS TRUE;

  end CLK_PCLK_RIGHTB;

  architecture Structure of CLK_PCLK_RIGHTB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal CLKPCLKRIGHT_ipd 	: std_logic := 'X';

    component ec3iobuf0001
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    CLK_PCLK_RIGHT_pad: ec3iobuf0001
      port map (Z=>PADDI_out, PAD=>CLKPCLKRIGHT_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLKPCLKRIGHT_ipd, CLKPCLKRIGHT, tipd_CLKPCLKRIGHT);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, CLKPCLKRIGHT_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_CLKPCLKRIGHT_CLKPCLKRIGHT          	: x01 := '0';
    VARIABLE periodcheckinfo_CLKPCLKRIGHT	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => CLKPCLKRIGHT_ipd,
        TestSignalName => "CLKPCLKRIGHT",
        Period => tperiod_CLKPCLKRIGHT,
        PulseWidthHigh => tpw_CLKPCLKRIGHT_posedge,
        PulseWidthLow => tpw_CLKPCLKRIGHT_negedge,
        PeriodData => periodcheckinfo_CLKPCLKRIGHT,
        Violation => tviol_CLKPCLKRIGHT_CLKPCLKRIGHT,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => CLKPCLKRIGHT_ipd'last_event,
                           PathDelay => tpd_CLKPCLKRIGHT_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity ec3iobuf0002
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity ec3iobuf0002 is
    port (I: in Std_logic; PAD: out Std_logic);

    ATTRIBUTE Vital_Level0 OF ec3iobuf0002 : ENTITY IS TRUE;

  end ec3iobuf0002;

  architecture Structure of ec3iobuf0002 is
    component OB
      port (I: in Std_logic; O: out Std_logic);
    end component;
  begin
    INST5: OB
      port map (I=>I, O=>PAD);
  end Structure;

-- entity LED_YELLOWB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity LED_YELLOWB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "LED_YELLOWB";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_LEDYELLOW	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; LEDYELLOW: out Std_logic);

    ATTRIBUTE Vital_Level0 OF LED_YELLOWB : ENTITY IS TRUE;

  end LED_YELLOWB;

  architecture Structure of LED_YELLOWB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal LEDYELLOW_out 	: std_logic := 'X';

    component ec3iobuf0002
      port (I: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    LED_YELLOW_pad: ec3iobuf0002
      port map (I=>IOLDO_ipd, PAD=>LEDYELLOW_out);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, LEDYELLOW_out)
    VARIABLE LEDYELLOW_zd         	: std_logic := 'X';
    VARIABLE LEDYELLOW_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    LEDYELLOW_zd 	:= LEDYELLOW_out;

    VitalPathDelay01Z (
      OutSignal => LEDYELLOW, OutSignalName => "LEDYELLOW", OutTemp => LEDYELLOW_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_LEDYELLOW,
                           PathCondition => TRUE)),
      GlitchData => LEDYELLOW_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity LED_YELLOW_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity LED_YELLOW_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "LED_YELLOW_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF LED_YELLOW_MGIOL : ENTITY IS TRUE;

  end LED_YELLOW_MGIOL;

  architecture Structure of LED_YELLOW_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    Blink_cio: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity LED_REDB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity LED_REDB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "LED_REDB";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_IOLDO_LEDRED	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; LEDRED: out Std_logic);

    ATTRIBUTE Vital_Level0 OF LED_REDB : ENTITY IS TRUE;

  end LED_REDB;

  architecture Structure of LED_REDB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal LEDRED_out 	: std_logic := 'X';

    component ec3iobuf0002
      port (I: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    LED_RED_pad: ec3iobuf0002
      port map (I=>IOLDO_ipd, PAD=>LEDRED_out);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, LEDRED_out)
    VARIABLE LEDRED_zd         	: std_logic := 'X';
    VARIABLE LEDRED_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    LEDRED_zd 	:= LEDRED_out;

    VitalPathDelay01Z (
      OutSignal => LEDRED, OutSignalName => "LEDRED", OutTemp => LEDRED_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_LEDRED,
                           PathCondition => TRUE)),
      GlitchData => LEDRED_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity LED_RED_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity LED_RED_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "LED_RED_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF LED_RED_MGIOL : ENTITY IS TRUE;

  end LED_RED_MGIOL;

  architecture Structure of LED_RED_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    Blink_aio: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity LED_ORANGEB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity LED_ORANGEB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "LED_ORANGEB";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_IOLDO_LEDORANGE	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; LEDORANGE: out Std_logic);

    ATTRIBUTE Vital_Level0 OF LED_ORANGEB : ENTITY IS TRUE;

  end LED_ORANGEB;

  architecture Structure of LED_ORANGEB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal LEDORANGE_out 	: std_logic := 'X';

    component ec3iobuf0002
      port (I: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    LED_ORANGE_pad: ec3iobuf0002
      port map (I=>IOLDO_ipd, PAD=>LEDORANGE_out);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, LEDORANGE_out)
    VARIABLE LEDORANGE_zd         	: std_logic := 'X';
    VARIABLE LEDORANGE_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    LEDORANGE_zd 	:= LEDORANGE_out;

    VitalPathDelay01Z (
      OutSignal => LEDORANGE, OutSignalName => "LEDORANGE", OutTemp => LEDORANGE_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_LEDORANGE,
                           PathCondition => TRUE)),
      GlitchData => LEDORANGE_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity LED_ORANGE_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity LED_ORANGE_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "LED_ORANGE_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF LED_ORANGE_MGIOL : ENTITY IS TRUE;

  end LED_ORANGE_MGIOL;

  architecture Structure of LED_ORANGE_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    Blink_bio: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity LED_GREENB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity LED_GREENB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "LED_GREENB";

      tipd_PADDO  	: VitalDelayType01 := (0 ns, 0 ns);

        tpd_PADDO_LEDGREEN	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDO: in Std_logic; LEDGREEN: out Std_logic);

    ATTRIBUTE Vital_Level0 OF LED_GREENB : ENTITY IS TRUE;

  end LED_GREENB;

  architecture Structure of LED_GREENB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDO_ipd 	: std_logic := 'X';
    signal LEDGREEN_out 	: std_logic := 'X';

    component ec3iobuf0002
      port (I: in Std_logic; PAD: out Std_logic);
    end component;
  begin
    LED_GREEN_pad: ec3iobuf0002
      port map (I=>PADDO_ipd, PAD=>LEDGREEN_out);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(PADDO_ipd, PADDO, tipd_PADDO);
    END BLOCK;

    VitalBehavior : PROCESS (PADDO_ipd, LEDGREEN_out)
    VARIABLE LEDGREEN_zd         	: std_logic := 'X';
    VARIABLE LEDGREEN_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    LEDGREEN_zd 	:= LEDGREEN_out;

    VitalPathDelay01Z (
      OutSignal => LEDGREEN, OutSignalName => "LEDGREEN", OutTemp => LEDGREEN_zd,
      Paths      => (0 => (InputChangeTime => PADDO_ipd'last_event,
                           PathDelay => tpd_PADDO_LEDGREEN,
                           PathCondition => TRUE)),
      GlitchData => LEDGREEN_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpC_2_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpC_2_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpC_2_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_IOLDO_OutpC2	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; OutpC2: out Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpC_2_B : ENTITY IS TRUE;

  end OutpC_2_B;

  architecture Structure of OutpC_2_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal OutpC2_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component ec3iobuf
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
  begin
    OutpC_pad_2: ec3iobuf
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>OutpC2_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, OutpC2_out)
    VARIABLE OutpC2_zd         	: std_logic := 'X';
    VARIABLE OutpC2_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    OutpC2_zd 	:= OutpC2_out;

    VitalPathDelay01Z (
      OutSignal => OutpC2, OutSignalName => "OutpC2", OutTemp => OutpC2_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_OutpC2,
                           PathCondition => TRUE)),
      GlitchData => OutpC2_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpC_2_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpC_2_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpC_2_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpC_2_MGIOL : ENTITY IS TRUE;

  end OutpC_2_MGIOL;

  architecture Structure of OutpC_2_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    OutpC_1_0io_2: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpC_1_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpC_1_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpC_1_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_IOLDO_OutpC1	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; OutpC1: out Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpC_1_B : ENTITY IS TRUE;

  end OutpC_1_B;

  architecture Structure of OutpC_1_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal OutpC1_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component ec3iobuf
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
  begin
    OutpC_pad_1: ec3iobuf
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>OutpC1_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, OutpC1_out)
    VARIABLE OutpC1_zd         	: std_logic := 'X';
    VARIABLE OutpC1_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    OutpC1_zd 	:= OutpC1_out;

    VitalPathDelay01Z (
      OutSignal => OutpC1, OutSignalName => "OutpC1", OutTemp => OutpC1_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_OutpC1,
                           PathCondition => TRUE)),
      GlitchData => OutpC1_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpC_1_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpC_1_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpC_1_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpC_1_MGIOL : ENTITY IS TRUE;

  end OutpC_1_MGIOL;

  architecture Structure of OutpC_1_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    OutpC_1_0io_1: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpC_0_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpC_0_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpC_0_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_IOLDO_OutpC0	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; OutpC0: out Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpC_0_B : ENTITY IS TRUE;

  end OutpC_0_B;

  architecture Structure of OutpC_0_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal OutpC0_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component ec3iobuf
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
  begin
    OutpC_pad_0: ec3iobuf
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>OutpC0_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, OutpC0_out)
    VARIABLE OutpC0_zd         	: std_logic := 'X';
    VARIABLE OutpC0_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    OutpC0_zd 	:= OutpC0_out;

    VitalPathDelay01Z (
      OutSignal => OutpC0, OutSignalName => "OutpC0", OutTemp => OutpC0_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_OutpC0,
                           PathCondition => TRUE)),
      GlitchData => OutpC0_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpC_0_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpC_0_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpC_0_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpC_0_MGIOL : ENTITY IS TRUE;

  end OutpC_0_MGIOL;

  architecture Structure of OutpC_0_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    OutpC_1_0io_0: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpB_2_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpB_2_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpB_2_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_IOLDO_OutpB2	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; OutpB2: out Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpB_2_B : ENTITY IS TRUE;

  end OutpB_2_B;

  architecture Structure of OutpB_2_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal OutpB2_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component ec3iobuf
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
  begin
    OutpB_pad_2: ec3iobuf
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>OutpB2_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, OutpB2_out)
    VARIABLE OutpB2_zd         	: std_logic := 'X';
    VARIABLE OutpB2_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    OutpB2_zd 	:= OutpB2_out;

    VitalPathDelay01Z (
      OutSignal => OutpB2, OutSignalName => "OutpB2", OutTemp => OutpB2_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_OutpB2,
                           PathCondition => TRUE)),
      GlitchData => OutpB2_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpB_2_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpB_2_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpB_2_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpB_2_MGIOL : ENTITY IS TRUE;

  end OutpB_2_MGIOL;

  architecture Structure of OutpB_2_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    OutpB_1_0io_2: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpB_1_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpB_1_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpB_1_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_IOLDO_OutpB1	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; OutpB1: out Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpB_1_B : ENTITY IS TRUE;

  end OutpB_1_B;

  architecture Structure of OutpB_1_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal OutpB1_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component ec3iobuf
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
  begin
    OutpB_pad_1: ec3iobuf
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>OutpB1_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, OutpB1_out)
    VARIABLE OutpB1_zd         	: std_logic := 'X';
    VARIABLE OutpB1_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    OutpB1_zd 	:= OutpB1_out;

    VitalPathDelay01Z (
      OutSignal => OutpB1, OutSignalName => "OutpB1", OutTemp => OutpB1_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_OutpB1,
                           PathCondition => TRUE)),
      GlitchData => OutpB1_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpB_1_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpB_1_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpB_1_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpB_1_MGIOL : ENTITY IS TRUE;

  end OutpB_1_MGIOL;

  architecture Structure of OutpB_1_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    OutpB_1_0io_1: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpB_0_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpB_0_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpB_0_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_IOLDO_OutpB0	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; OutpB0: out Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpB_0_B : ENTITY IS TRUE;

  end OutpB_0_B;

  architecture Structure of OutpB_0_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal OutpB0_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component ec3iobuf
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
  begin
    OutpB_pad_0: ec3iobuf
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>OutpB0_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, OutpB0_out)
    VARIABLE OutpB0_zd         	: std_logic := 'X';
    VARIABLE OutpB0_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    OutpB0_zd 	:= OutpB0_out;

    VitalPathDelay01Z (
      OutSignal => OutpB0, OutSignalName => "OutpB0", OutTemp => OutpB0_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_OutpB0,
                           PathCondition => TRUE)),
      GlitchData => OutpB0_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpB_0_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpB_0_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpB_0_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpB_0_MGIOL : ENTITY IS TRUE;

  end OutpB_0_MGIOL;

  architecture Structure of OutpB_0_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    OutpB_1_0io_0: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpA_2_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpA_2_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpA_2_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_IOLDO_OutpA2	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; OutpA2: out Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpA_2_B : ENTITY IS TRUE;

  end OutpA_2_B;

  architecture Structure of OutpA_2_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal OutpA2_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component ec3iobuf
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
  begin
    OutpA_pad_2: ec3iobuf
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>OutpA2_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, OutpA2_out)
    VARIABLE OutpA2_zd         	: std_logic := 'X';
    VARIABLE OutpA2_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    OutpA2_zd 	:= OutpA2_out;

    VitalPathDelay01Z (
      OutSignal => OutpA2, OutSignalName => "OutpA2", OutTemp => OutpA2_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_OutpA2,
                           PathCondition => TRUE)),
      GlitchData => OutpA2_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpA_2_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpA_2_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpA_2_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpA_2_MGIOL : ENTITY IS TRUE;

  end OutpA_2_MGIOL;

  architecture Structure of OutpA_2_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    OutpA_1_0io_2: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpA_1_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpA_1_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpA_1_B";

      tipd_IOLDO  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_IOLDO_OutpA1	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (IOLDO: in Std_logic; OutpA1: out Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpA_1_B : ENTITY IS TRUE;

  end OutpA_1_B;

  architecture Structure of OutpA_1_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_ipd 	: std_logic := 'X';
    signal OutpA1_out 	: std_logic := 'X';

    signal GNDI: Std_logic;
    component ec3iobuf
      port (I: in Std_logic; T: in Std_logic; PAD: out Std_logic);
    end component;
    component gndB
      port (PWR0: out Std_logic);
    end component;
  begin
    OutpA_pad_1: ec3iobuf
      port map (I=>IOLDO_ipd, T=>GNDI, PAD=>OutpA1_out);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(IOLDO_ipd, IOLDO, tipd_IOLDO);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_ipd, OutpA1_out)
    VARIABLE OutpA1_zd         	: std_logic := 'X';
    VARIABLE OutpA1_GlitchData 	: VitalGlitchDataType;


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;

    OutpA1_zd 	:= OutpA1_out;

    VitalPathDelay01Z (
      OutSignal => OutpA1, OutSignalName => "OutpA1", OutTemp => OutpA1_zd,
      Paths      => (0 => (InputChangeTime => IOLDO_ipd'last_event,
                           PathDelay => tpd_IOLDO_OutpA1,
                           PathCondition => TRUE)),
      GlitchData => OutpA1_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity OutpA_1_MGIOL
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity OutpA_1_MGIOL is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "OutpA_1_MGIOL";

      tipd_CLK  	: VitalDelayType01 := (0 ns, 0 ns);
      tipd_OPOSA  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_CLK_IOLDO	 : VitalDelayType01 := (0 ns, 0 ns);
      ticd_CLK	: VitalDelayType := 0 ns;
      tisd_OPOSA_CLK	: VitalDelayType := 0 ns;
      tsetup_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns;
      thold_OPOSA_CLK_noedge_posedge	: VitalDelayType := 0 ns);

    port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);

    ATTRIBUTE Vital_Level0 OF OutpA_1_MGIOL : ENTITY IS TRUE;

  end OutpA_1_MGIOL;

  architecture Structure of OutpA_1_MGIOL is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal IOLDO_out 	: std_logic := 'X';
    signal CLK_ipd 	: std_logic := 'X';
    signal CLK_dly 	: std_logic := 'X';
    signal OPOSA_ipd 	: std_logic := 'X';
    signal OPOSA_dly 	: std_logic := 'X';

    signal VCCI: Std_logic;
    signal GNDI: Std_logic;
    component gndB
      port (PWR0: out Std_logic);
    end component;
    component mfflsre
      port (D0: in Std_logic; SP: in Std_logic; CK: in Std_logic; 
            LSR: in Std_logic; Q: out Std_logic);
    end component;
    component vcc
      port (PWR1: out Std_logic);
    end component;
  begin
    OutpA_1_0io_1: mfflsre
      port map (D0=>OPOSA_dly, SP=>VCCI, CK=>CLK_dly, LSR=>GNDI, Q=>IOLDO_out);
    DRIVEVCC: vcc
      port map (PWR1=>VCCI);
    DRIVEGND: gndB
      port map (PWR0=>GNDI);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(CLK_ipd, CLK, tipd_CLK);
      VitalWireDelay(OPOSA_ipd, OPOSA, tipd_OPOSA);
    END BLOCK;

    --  Setup and Hold DELAYs
    SignalDelay : BLOCK
    BEGIN
      VitalSignalDelay(CLK_dly, CLK_ipd, ticd_CLK);
      VitalSignalDelay(OPOSA_dly, OPOSA_ipd, tisd_OPOSA_CLK);
    END BLOCK;

    VitalBehavior : PROCESS (IOLDO_out, CLK_dly, OPOSA_dly)
    VARIABLE IOLDO_zd         	: std_logic := 'X';
    VARIABLE IOLDO_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_OPOSA_CLK       	: x01 := '0';
    VARIABLE OPOSA_CLK_TimingDatash	: VitalTimingDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalSetupHoldCheck (
        TestSignal => OPOSA_dly,
        TestSignalName => "OPOSA",
        TestDelay => tisd_OPOSA_CLK,
        RefSignal => CLK_dly,
        RefSignalName => "CLK",
        RefDelay => ticd_CLK,
        SetupHigh => tsetup_OPOSA_CLK_noedge_posedge,
        SetupLow => tsetup_OPOSA_CLK_noedge_posedge,
        HoldHigh => thold_OPOSA_CLK_noedge_posedge,
        HoldLow => thold_OPOSA_CLK_noedge_posedge,
        CheckEnabled => TRUE,
        RefTransition => '/',
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        TimingData => OPOSA_CLK_TimingDatash,
        Violation => tviol_OPOSA_CLK,
        MsgSeverity => warning);

    END IF;

    IOLDO_zd 	:= IOLDO_out;

    VitalPathDelay01 (
      OutSignal => IOLDO, OutSignalName => "IOLDO", OutTemp => IOLDO_zd,
      Paths      => (0 => (InputChangeTime => CLK_dly'last_event,
                           PathDelay => tpd_CLK_IOLDO,
                           PathCondition => TRUE)),
      GlitchData => IOLDO_GlitchData,
      Mode       => ondetect, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity ec3iobuf0003
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity ec3iobuf0003 is
    port (Z: out Std_logic; PAD: in Std_logic);

    ATTRIBUTE Vital_Level0 OF ec3iobuf0003 : ENTITY IS TRUE;

  end ec3iobuf0003;

  architecture Structure of ec3iobuf0003 is
    component IB
      port (I: in Std_logic; O: out Std_logic);
    end component;
  begin
    INST1: IB
      port map (I=>PAD, O=>Z);
  end Structure;

-- entity INP_45_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_45_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_45_B";

      tipd_INP45  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP45_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP45 	: VitalDelayType := 0 ns;
      tpw_INP45_posedge	: VitalDelayType := 0 ns;
      tpw_INP45_negedge	: VitalDelayType := 0 ns;
      tpd_INP45_INP45	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP45: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_45_B : ENTITY IS TRUE;

  end INP_45_B;

  architecture Structure of INP_45_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP45_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_45: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP45_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP45_ipd, INP45, tipd_INP45);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP45_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP45_INP45          	: x01 := '0';
    VARIABLE periodcheckinfo_INP45	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP45_ipd,
        TestSignalName => "INP45",
        Period => tperiod_INP45,
        PulseWidthHigh => tpw_INP45_posedge,
        PulseWidthLow => tpw_INP45_negedge,
        PeriodData => periodcheckinfo_INP45,
        Violation => tviol_INP45_INP45,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP45_ipd'last_event,
                           PathDelay => tpd_INP45_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_44_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_44_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_44_B";

      tipd_INP44  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP44_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP44 	: VitalDelayType := 0 ns;
      tpw_INP44_posedge	: VitalDelayType := 0 ns;
      tpw_INP44_negedge	: VitalDelayType := 0 ns;
      tpd_INP44_INP44	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP44: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_44_B : ENTITY IS TRUE;

  end INP_44_B;

  architecture Structure of INP_44_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP44_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_44: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP44_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP44_ipd, INP44, tipd_INP44);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP44_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP44_INP44          	: x01 := '0';
    VARIABLE periodcheckinfo_INP44	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP44_ipd,
        TestSignalName => "INP44",
        Period => tperiod_INP44,
        PulseWidthHigh => tpw_INP44_posedge,
        PulseWidthLow => tpw_INP44_negedge,
        PeriodData => periodcheckinfo_INP44,
        Violation => tviol_INP44_INP44,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP44_ipd'last_event,
                           PathDelay => tpd_INP44_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_43_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_43_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_43_B";

      tipd_INP43  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP43_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP43 	: VitalDelayType := 0 ns;
      tpw_INP43_posedge	: VitalDelayType := 0 ns;
      tpw_INP43_negedge	: VitalDelayType := 0 ns;
      tpd_INP43_INP43	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP43: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_43_B : ENTITY IS TRUE;

  end INP_43_B;

  architecture Structure of INP_43_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP43_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_43: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP43_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP43_ipd, INP43, tipd_INP43);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP43_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP43_INP43          	: x01 := '0';
    VARIABLE periodcheckinfo_INP43	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP43_ipd,
        TestSignalName => "INP43",
        Period => tperiod_INP43,
        PulseWidthHigh => tpw_INP43_posedge,
        PulseWidthLow => tpw_INP43_negedge,
        PeriodData => periodcheckinfo_INP43,
        Violation => tviol_INP43_INP43,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP43_ipd'last_event,
                           PathDelay => tpd_INP43_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_42_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_42_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_42_B";

      tipd_INP42  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP42_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP42 	: VitalDelayType := 0 ns;
      tpw_INP42_posedge	: VitalDelayType := 0 ns;
      tpw_INP42_negedge	: VitalDelayType := 0 ns;
      tpd_INP42_INP42	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP42: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_42_B : ENTITY IS TRUE;

  end INP_42_B;

  architecture Structure of INP_42_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP42_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_42: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP42_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP42_ipd, INP42, tipd_INP42);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP42_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP42_INP42          	: x01 := '0';
    VARIABLE periodcheckinfo_INP42	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP42_ipd,
        TestSignalName => "INP42",
        Period => tperiod_INP42,
        PulseWidthHigh => tpw_INP42_posedge,
        PulseWidthLow => tpw_INP42_negedge,
        PeriodData => periodcheckinfo_INP42,
        Violation => tviol_INP42_INP42,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP42_ipd'last_event,
                           PathDelay => tpd_INP42_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_41_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_41_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_41_B";

      tipd_INP41  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP41_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP41 	: VitalDelayType := 0 ns;
      tpw_INP41_posedge	: VitalDelayType := 0 ns;
      tpw_INP41_negedge	: VitalDelayType := 0 ns;
      tpd_INP41_INP41	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP41: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_41_B : ENTITY IS TRUE;

  end INP_41_B;

  architecture Structure of INP_41_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP41_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_41: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP41_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP41_ipd, INP41, tipd_INP41);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP41_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP41_INP41          	: x01 := '0';
    VARIABLE periodcheckinfo_INP41	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP41_ipd,
        TestSignalName => "INP41",
        Period => tperiod_INP41,
        PulseWidthHigh => tpw_INP41_posedge,
        PulseWidthLow => tpw_INP41_negedge,
        PeriodData => periodcheckinfo_INP41,
        Violation => tviol_INP41_INP41,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP41_ipd'last_event,
                           PathDelay => tpd_INP41_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_40_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_40_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_40_B";

      tipd_INP40  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP40_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP40 	: VitalDelayType := 0 ns;
      tpw_INP40_posedge	: VitalDelayType := 0 ns;
      tpw_INP40_negedge	: VitalDelayType := 0 ns;
      tpd_INP40_INP40	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP40: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_40_B : ENTITY IS TRUE;

  end INP_40_B;

  architecture Structure of INP_40_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP40_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_40: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP40_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP40_ipd, INP40, tipd_INP40);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP40_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP40_INP40          	: x01 := '0';
    VARIABLE periodcheckinfo_INP40	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP40_ipd,
        TestSignalName => "INP40",
        Period => tperiod_INP40,
        PulseWidthHigh => tpw_INP40_posedge,
        PulseWidthLow => tpw_INP40_negedge,
        PeriodData => periodcheckinfo_INP40,
        Violation => tviol_INP40_INP40,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP40_ipd'last_event,
                           PathDelay => tpd_INP40_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_39_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_39_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_39_B";

      tipd_INP39  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP39_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP39 	: VitalDelayType := 0 ns;
      tpw_INP39_posedge	: VitalDelayType := 0 ns;
      tpw_INP39_negedge	: VitalDelayType := 0 ns;
      tpd_INP39_INP39	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP39: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_39_B : ENTITY IS TRUE;

  end INP_39_B;

  architecture Structure of INP_39_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP39_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_39: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP39_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP39_ipd, INP39, tipd_INP39);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP39_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP39_INP39          	: x01 := '0';
    VARIABLE periodcheckinfo_INP39	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP39_ipd,
        TestSignalName => "INP39",
        Period => tperiod_INP39,
        PulseWidthHigh => tpw_INP39_posedge,
        PulseWidthLow => tpw_INP39_negedge,
        PeriodData => periodcheckinfo_INP39,
        Violation => tviol_INP39_INP39,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP39_ipd'last_event,
                           PathDelay => tpd_INP39_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_38_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_38_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_38_B";

      tipd_INP38  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP38_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP38 	: VitalDelayType := 0 ns;
      tpw_INP38_posedge	: VitalDelayType := 0 ns;
      tpw_INP38_negedge	: VitalDelayType := 0 ns;
      tpd_INP38_INP38	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP38: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_38_B : ENTITY IS TRUE;

  end INP_38_B;

  architecture Structure of INP_38_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP38_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_38: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP38_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP38_ipd, INP38, tipd_INP38);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP38_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP38_INP38          	: x01 := '0';
    VARIABLE periodcheckinfo_INP38	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP38_ipd,
        TestSignalName => "INP38",
        Period => tperiod_INP38,
        PulseWidthHigh => tpw_INP38_posedge,
        PulseWidthLow => tpw_INP38_negedge,
        PeriodData => periodcheckinfo_INP38,
        Violation => tviol_INP38_INP38,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP38_ipd'last_event,
                           PathDelay => tpd_INP38_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_37_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_37_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_37_B";

      tipd_INP37  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP37_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP37 	: VitalDelayType := 0 ns;
      tpw_INP37_posedge	: VitalDelayType := 0 ns;
      tpw_INP37_negedge	: VitalDelayType := 0 ns;
      tpd_INP37_INP37	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP37: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_37_B : ENTITY IS TRUE;

  end INP_37_B;

  architecture Structure of INP_37_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP37_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_37: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP37_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP37_ipd, INP37, tipd_INP37);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP37_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP37_INP37          	: x01 := '0';
    VARIABLE periodcheckinfo_INP37	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP37_ipd,
        TestSignalName => "INP37",
        Period => tperiod_INP37,
        PulseWidthHigh => tpw_INP37_posedge,
        PulseWidthLow => tpw_INP37_negedge,
        PeriodData => periodcheckinfo_INP37,
        Violation => tviol_INP37_INP37,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP37_ipd'last_event,
                           PathDelay => tpd_INP37_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_36_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_36_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_36_B";

      tipd_INP36  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP36_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP36 	: VitalDelayType := 0 ns;
      tpw_INP36_posedge	: VitalDelayType := 0 ns;
      tpw_INP36_negedge	: VitalDelayType := 0 ns;
      tpd_INP36_INP36	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP36: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_36_B : ENTITY IS TRUE;

  end INP_36_B;

  architecture Structure of INP_36_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP36_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_36: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP36_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP36_ipd, INP36, tipd_INP36);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP36_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP36_INP36          	: x01 := '0';
    VARIABLE periodcheckinfo_INP36	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP36_ipd,
        TestSignalName => "INP36",
        Period => tperiod_INP36,
        PulseWidthHigh => tpw_INP36_posedge,
        PulseWidthLow => tpw_INP36_negedge,
        PeriodData => periodcheckinfo_INP36,
        Violation => tviol_INP36_INP36,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP36_ipd'last_event,
                           PathDelay => tpd_INP36_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_35_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_35_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_35_B";

      tipd_INP35  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP35_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP35 	: VitalDelayType := 0 ns;
      tpw_INP35_posedge	: VitalDelayType := 0 ns;
      tpw_INP35_negedge	: VitalDelayType := 0 ns;
      tpd_INP35_INP35	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP35: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_35_B : ENTITY IS TRUE;

  end INP_35_B;

  architecture Structure of INP_35_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP35_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_35: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP35_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP35_ipd, INP35, tipd_INP35);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP35_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP35_INP35          	: x01 := '0';
    VARIABLE periodcheckinfo_INP35	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP35_ipd,
        TestSignalName => "INP35",
        Period => tperiod_INP35,
        PulseWidthHigh => tpw_INP35_posedge,
        PulseWidthLow => tpw_INP35_negedge,
        PeriodData => periodcheckinfo_INP35,
        Violation => tviol_INP35_INP35,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP35_ipd'last_event,
                           PathDelay => tpd_INP35_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_34_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_34_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_34_B";

      tipd_INP34  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP34_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP34 	: VitalDelayType := 0 ns;
      tpw_INP34_posedge	: VitalDelayType := 0 ns;
      tpw_INP34_negedge	: VitalDelayType := 0 ns;
      tpd_INP34_INP34	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP34: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_34_B : ENTITY IS TRUE;

  end INP_34_B;

  architecture Structure of INP_34_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP34_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_34: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP34_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP34_ipd, INP34, tipd_INP34);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP34_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP34_INP34          	: x01 := '0';
    VARIABLE periodcheckinfo_INP34	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP34_ipd,
        TestSignalName => "INP34",
        Period => tperiod_INP34,
        PulseWidthHigh => tpw_INP34_posedge,
        PulseWidthLow => tpw_INP34_negedge,
        PeriodData => periodcheckinfo_INP34,
        Violation => tviol_INP34_INP34,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP34_ipd'last_event,
                           PathDelay => tpd_INP34_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_33_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_33_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_33_B";

      tipd_INP33  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP33_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP33 	: VitalDelayType := 0 ns;
      tpw_INP33_posedge	: VitalDelayType := 0 ns;
      tpw_INP33_negedge	: VitalDelayType := 0 ns;
      tpd_INP33_INP33	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP33: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_33_B : ENTITY IS TRUE;

  end INP_33_B;

  architecture Structure of INP_33_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP33_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_33: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP33_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP33_ipd, INP33, tipd_INP33);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP33_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP33_INP33          	: x01 := '0';
    VARIABLE periodcheckinfo_INP33	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP33_ipd,
        TestSignalName => "INP33",
        Period => tperiod_INP33,
        PulseWidthHigh => tpw_INP33_posedge,
        PulseWidthLow => tpw_INP33_negedge,
        PeriodData => periodcheckinfo_INP33,
        Violation => tviol_INP33_INP33,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP33_ipd'last_event,
                           PathDelay => tpd_INP33_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_32_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_32_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_32_B";

      tipd_INP32  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP32_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP32 	: VitalDelayType := 0 ns;
      tpw_INP32_posedge	: VitalDelayType := 0 ns;
      tpw_INP32_negedge	: VitalDelayType := 0 ns;
      tpd_INP32_INP32	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP32: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_32_B : ENTITY IS TRUE;

  end INP_32_B;

  architecture Structure of INP_32_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP32_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_32: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP32_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP32_ipd, INP32, tipd_INP32);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP32_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP32_INP32          	: x01 := '0';
    VARIABLE periodcheckinfo_INP32	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP32_ipd,
        TestSignalName => "INP32",
        Period => tperiod_INP32,
        PulseWidthHigh => tpw_INP32_posedge,
        PulseWidthLow => tpw_INP32_negedge,
        PeriodData => periodcheckinfo_INP32,
        Violation => tviol_INP32_INP32,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP32_ipd'last_event,
                           PathDelay => tpd_INP32_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_31_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_31_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_31_B";

      tipd_INP31  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP31_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP31 	: VitalDelayType := 0 ns;
      tpw_INP31_posedge	: VitalDelayType := 0 ns;
      tpw_INP31_negedge	: VitalDelayType := 0 ns;
      tpd_INP31_INP31	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP31: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_31_B : ENTITY IS TRUE;

  end INP_31_B;

  architecture Structure of INP_31_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP31_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_31: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP31_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP31_ipd, INP31, tipd_INP31);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP31_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP31_INP31          	: x01 := '0';
    VARIABLE periodcheckinfo_INP31	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP31_ipd,
        TestSignalName => "INP31",
        Period => tperiod_INP31,
        PulseWidthHigh => tpw_INP31_posedge,
        PulseWidthLow => tpw_INP31_negedge,
        PeriodData => periodcheckinfo_INP31,
        Violation => tviol_INP31_INP31,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP31_ipd'last_event,
                           PathDelay => tpd_INP31_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_30_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_30_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_30_B";

      tipd_INP30  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP30_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP30 	: VitalDelayType := 0 ns;
      tpw_INP30_posedge	: VitalDelayType := 0 ns;
      tpw_INP30_negedge	: VitalDelayType := 0 ns;
      tpd_INP30_INP30	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP30: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_30_B : ENTITY IS TRUE;

  end INP_30_B;

  architecture Structure of INP_30_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP30_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_30: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP30_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP30_ipd, INP30, tipd_INP30);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP30_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP30_INP30          	: x01 := '0';
    VARIABLE periodcheckinfo_INP30	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP30_ipd,
        TestSignalName => "INP30",
        Period => tperiod_INP30,
        PulseWidthHigh => tpw_INP30_posedge,
        PulseWidthLow => tpw_INP30_negedge,
        PeriodData => periodcheckinfo_INP30,
        Violation => tviol_INP30_INP30,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP30_ipd'last_event,
                           PathDelay => tpd_INP30_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_29_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_29_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_29_B";

      tipd_INP29  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP29_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP29 	: VitalDelayType := 0 ns;
      tpw_INP29_posedge	: VitalDelayType := 0 ns;
      tpw_INP29_negedge	: VitalDelayType := 0 ns;
      tpd_INP29_INP29	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP29: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_29_B : ENTITY IS TRUE;

  end INP_29_B;

  architecture Structure of INP_29_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP29_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_29: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP29_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP29_ipd, INP29, tipd_INP29);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP29_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP29_INP29          	: x01 := '0';
    VARIABLE periodcheckinfo_INP29	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP29_ipd,
        TestSignalName => "INP29",
        Period => tperiod_INP29,
        PulseWidthHigh => tpw_INP29_posedge,
        PulseWidthLow => tpw_INP29_negedge,
        PeriodData => periodcheckinfo_INP29,
        Violation => tviol_INP29_INP29,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP29_ipd'last_event,
                           PathDelay => tpd_INP29_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_28_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_28_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_28_B";

      tipd_INP28  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP28_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP28 	: VitalDelayType := 0 ns;
      tpw_INP28_posedge	: VitalDelayType := 0 ns;
      tpw_INP28_negedge	: VitalDelayType := 0 ns;
      tpd_INP28_INP28	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP28: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_28_B : ENTITY IS TRUE;

  end INP_28_B;

  architecture Structure of INP_28_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP28_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_28: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP28_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP28_ipd, INP28, tipd_INP28);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP28_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP28_INP28          	: x01 := '0';
    VARIABLE periodcheckinfo_INP28	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP28_ipd,
        TestSignalName => "INP28",
        Period => tperiod_INP28,
        PulseWidthHigh => tpw_INP28_posedge,
        PulseWidthLow => tpw_INP28_negedge,
        PeriodData => periodcheckinfo_INP28,
        Violation => tviol_INP28_INP28,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP28_ipd'last_event,
                           PathDelay => tpd_INP28_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_27_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_27_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_27_B";

      tipd_INP27  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP27_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP27 	: VitalDelayType := 0 ns;
      tpw_INP27_posedge	: VitalDelayType := 0 ns;
      tpw_INP27_negedge	: VitalDelayType := 0 ns;
      tpd_INP27_INP27	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP27: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_27_B : ENTITY IS TRUE;

  end INP_27_B;

  architecture Structure of INP_27_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP27_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_27: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP27_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP27_ipd, INP27, tipd_INP27);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP27_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP27_INP27          	: x01 := '0';
    VARIABLE periodcheckinfo_INP27	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP27_ipd,
        TestSignalName => "INP27",
        Period => tperiod_INP27,
        PulseWidthHigh => tpw_INP27_posedge,
        PulseWidthLow => tpw_INP27_negedge,
        PeriodData => periodcheckinfo_INP27,
        Violation => tviol_INP27_INP27,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP27_ipd'last_event,
                           PathDelay => tpd_INP27_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_26_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_26_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_26_B";

      tipd_INP26  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP26_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP26 	: VitalDelayType := 0 ns;
      tpw_INP26_posedge	: VitalDelayType := 0 ns;
      tpw_INP26_negedge	: VitalDelayType := 0 ns;
      tpd_INP26_INP26	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP26: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_26_B : ENTITY IS TRUE;

  end INP_26_B;

  architecture Structure of INP_26_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP26_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_26: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP26_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP26_ipd, INP26, tipd_INP26);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP26_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP26_INP26          	: x01 := '0';
    VARIABLE periodcheckinfo_INP26	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP26_ipd,
        TestSignalName => "INP26",
        Period => tperiod_INP26,
        PulseWidthHigh => tpw_INP26_posedge,
        PulseWidthLow => tpw_INP26_negedge,
        PeriodData => periodcheckinfo_INP26,
        Violation => tviol_INP26_INP26,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP26_ipd'last_event,
                           PathDelay => tpd_INP26_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_25_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_25_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_25_B";

      tipd_INP25  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP25_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP25 	: VitalDelayType := 0 ns;
      tpw_INP25_posedge	: VitalDelayType := 0 ns;
      tpw_INP25_negedge	: VitalDelayType := 0 ns;
      tpd_INP25_INP25	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP25: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_25_B : ENTITY IS TRUE;

  end INP_25_B;

  architecture Structure of INP_25_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP25_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_25: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP25_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP25_ipd, INP25, tipd_INP25);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP25_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP25_INP25          	: x01 := '0';
    VARIABLE periodcheckinfo_INP25	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP25_ipd,
        TestSignalName => "INP25",
        Period => tperiod_INP25,
        PulseWidthHigh => tpw_INP25_posedge,
        PulseWidthLow => tpw_INP25_negedge,
        PeriodData => periodcheckinfo_INP25,
        Violation => tviol_INP25_INP25,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP25_ipd'last_event,
                           PathDelay => tpd_INP25_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_24_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_24_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_24_B";

      tipd_INP24  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP24_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP24 	: VitalDelayType := 0 ns;
      tpw_INP24_posedge	: VitalDelayType := 0 ns;
      tpw_INP24_negedge	: VitalDelayType := 0 ns;
      tpd_INP24_INP24	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP24: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_24_B : ENTITY IS TRUE;

  end INP_24_B;

  architecture Structure of INP_24_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP24_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_24: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP24_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP24_ipd, INP24, tipd_INP24);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP24_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP24_INP24          	: x01 := '0';
    VARIABLE periodcheckinfo_INP24	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP24_ipd,
        TestSignalName => "INP24",
        Period => tperiod_INP24,
        PulseWidthHigh => tpw_INP24_posedge,
        PulseWidthLow => tpw_INP24_negedge,
        PeriodData => periodcheckinfo_INP24,
        Violation => tviol_INP24_INP24,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP24_ipd'last_event,
                           PathDelay => tpd_INP24_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_23_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_23_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_23_B";

      tipd_INP23  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP23_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP23 	: VitalDelayType := 0 ns;
      tpw_INP23_posedge	: VitalDelayType := 0 ns;
      tpw_INP23_negedge	: VitalDelayType := 0 ns;
      tpd_INP23_INP23	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP23: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_23_B : ENTITY IS TRUE;

  end INP_23_B;

  architecture Structure of INP_23_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP23_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_23: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP23_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP23_ipd, INP23, tipd_INP23);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP23_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP23_INP23          	: x01 := '0';
    VARIABLE periodcheckinfo_INP23	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP23_ipd,
        TestSignalName => "INP23",
        Period => tperiod_INP23,
        PulseWidthHigh => tpw_INP23_posedge,
        PulseWidthLow => tpw_INP23_negedge,
        PeriodData => periodcheckinfo_INP23,
        Violation => tviol_INP23_INP23,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP23_ipd'last_event,
                           PathDelay => tpd_INP23_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_22_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_22_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_22_B";

      tipd_INP22  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP22_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP22 	: VitalDelayType := 0 ns;
      tpw_INP22_posedge	: VitalDelayType := 0 ns;
      tpw_INP22_negedge	: VitalDelayType := 0 ns;
      tpd_INP22_INP22	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP22: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_22_B : ENTITY IS TRUE;

  end INP_22_B;

  architecture Structure of INP_22_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP22_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_22: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP22_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP22_ipd, INP22, tipd_INP22);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP22_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP22_INP22          	: x01 := '0';
    VARIABLE periodcheckinfo_INP22	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP22_ipd,
        TestSignalName => "INP22",
        Period => tperiod_INP22,
        PulseWidthHigh => tpw_INP22_posedge,
        PulseWidthLow => tpw_INP22_negedge,
        PeriodData => periodcheckinfo_INP22,
        Violation => tviol_INP22_INP22,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP22_ipd'last_event,
                           PathDelay => tpd_INP22_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_21_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_21_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_21_B";

      tipd_INP21  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP21_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP21 	: VitalDelayType := 0 ns;
      tpw_INP21_posedge	: VitalDelayType := 0 ns;
      tpw_INP21_negedge	: VitalDelayType := 0 ns;
      tpd_INP21_INP21	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP21: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_21_B : ENTITY IS TRUE;

  end INP_21_B;

  architecture Structure of INP_21_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP21_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_21: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP21_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP21_ipd, INP21, tipd_INP21);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP21_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP21_INP21          	: x01 := '0';
    VARIABLE periodcheckinfo_INP21	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP21_ipd,
        TestSignalName => "INP21",
        Period => tperiod_INP21,
        PulseWidthHigh => tpw_INP21_posedge,
        PulseWidthLow => tpw_INP21_negedge,
        PeriodData => periodcheckinfo_INP21,
        Violation => tviol_INP21_INP21,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP21_ipd'last_event,
                           PathDelay => tpd_INP21_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_20_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_20_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_20_B";

      tipd_INP20  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP20_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP20 	: VitalDelayType := 0 ns;
      tpw_INP20_posedge	: VitalDelayType := 0 ns;
      tpw_INP20_negedge	: VitalDelayType := 0 ns;
      tpd_INP20_INP20	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP20: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_20_B : ENTITY IS TRUE;

  end INP_20_B;

  architecture Structure of INP_20_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP20_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_20: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP20_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP20_ipd, INP20, tipd_INP20);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP20_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP20_INP20          	: x01 := '0';
    VARIABLE periodcheckinfo_INP20	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP20_ipd,
        TestSignalName => "INP20",
        Period => tperiod_INP20,
        PulseWidthHigh => tpw_INP20_posedge,
        PulseWidthLow => tpw_INP20_negedge,
        PeriodData => periodcheckinfo_INP20,
        Violation => tviol_INP20_INP20,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP20_ipd'last_event,
                           PathDelay => tpd_INP20_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_19_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_19_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_19_B";

      tipd_INP19  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP19_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP19 	: VitalDelayType := 0 ns;
      tpw_INP19_posedge	: VitalDelayType := 0 ns;
      tpw_INP19_negedge	: VitalDelayType := 0 ns;
      tpd_INP19_INP19	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP19: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_19_B : ENTITY IS TRUE;

  end INP_19_B;

  architecture Structure of INP_19_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP19_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_19: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP19_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP19_ipd, INP19, tipd_INP19);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP19_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP19_INP19          	: x01 := '0';
    VARIABLE periodcheckinfo_INP19	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP19_ipd,
        TestSignalName => "INP19",
        Period => tperiod_INP19,
        PulseWidthHigh => tpw_INP19_posedge,
        PulseWidthLow => tpw_INP19_negedge,
        PeriodData => periodcheckinfo_INP19,
        Violation => tviol_INP19_INP19,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP19_ipd'last_event,
                           PathDelay => tpd_INP19_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_18_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_18_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_18_B";

      tipd_INP18  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP18_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP18 	: VitalDelayType := 0 ns;
      tpw_INP18_posedge	: VitalDelayType := 0 ns;
      tpw_INP18_negedge	: VitalDelayType := 0 ns;
      tpd_INP18_INP18	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP18: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_18_B : ENTITY IS TRUE;

  end INP_18_B;

  architecture Structure of INP_18_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP18_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_18: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP18_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP18_ipd, INP18, tipd_INP18);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP18_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP18_INP18          	: x01 := '0';
    VARIABLE periodcheckinfo_INP18	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP18_ipd,
        TestSignalName => "INP18",
        Period => tperiod_INP18,
        PulseWidthHigh => tpw_INP18_posedge,
        PulseWidthLow => tpw_INP18_negedge,
        PeriodData => periodcheckinfo_INP18,
        Violation => tviol_INP18_INP18,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP18_ipd'last_event,
                           PathDelay => tpd_INP18_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_17_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_17_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_17_B";

      tipd_INP17  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP17_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP17 	: VitalDelayType := 0 ns;
      tpw_INP17_posedge	: VitalDelayType := 0 ns;
      tpw_INP17_negedge	: VitalDelayType := 0 ns;
      tpd_INP17_INP17	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP17: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_17_B : ENTITY IS TRUE;

  end INP_17_B;

  architecture Structure of INP_17_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP17_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_17: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP17_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP17_ipd, INP17, tipd_INP17);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP17_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP17_INP17          	: x01 := '0';
    VARIABLE periodcheckinfo_INP17	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP17_ipd,
        TestSignalName => "INP17",
        Period => tperiod_INP17,
        PulseWidthHigh => tpw_INP17_posedge,
        PulseWidthLow => tpw_INP17_negedge,
        PeriodData => periodcheckinfo_INP17,
        Violation => tviol_INP17_INP17,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP17_ipd'last_event,
                           PathDelay => tpd_INP17_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_16_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_16_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_16_B";

      tipd_INP16  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP16_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP16 	: VitalDelayType := 0 ns;
      tpw_INP16_posedge	: VitalDelayType := 0 ns;
      tpw_INP16_negedge	: VitalDelayType := 0 ns;
      tpd_INP16_INP16	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP16: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_16_B : ENTITY IS TRUE;

  end INP_16_B;

  architecture Structure of INP_16_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP16_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_16: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP16_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP16_ipd, INP16, tipd_INP16);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP16_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP16_INP16          	: x01 := '0';
    VARIABLE periodcheckinfo_INP16	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP16_ipd,
        TestSignalName => "INP16",
        Period => tperiod_INP16,
        PulseWidthHigh => tpw_INP16_posedge,
        PulseWidthLow => tpw_INP16_negedge,
        PeriodData => periodcheckinfo_INP16,
        Violation => tviol_INP16_INP16,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP16_ipd'last_event,
                           PathDelay => tpd_INP16_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_15_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_15_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_15_B";

      tipd_INP15  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP15_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP15 	: VitalDelayType := 0 ns;
      tpw_INP15_posedge	: VitalDelayType := 0 ns;
      tpw_INP15_negedge	: VitalDelayType := 0 ns;
      tpd_INP15_INP15	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP15: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_15_B : ENTITY IS TRUE;

  end INP_15_B;

  architecture Structure of INP_15_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP15_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_15: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP15_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP15_ipd, INP15, tipd_INP15);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP15_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP15_INP15          	: x01 := '0';
    VARIABLE periodcheckinfo_INP15	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP15_ipd,
        TestSignalName => "INP15",
        Period => tperiod_INP15,
        PulseWidthHigh => tpw_INP15_posedge,
        PulseWidthLow => tpw_INP15_negedge,
        PeriodData => periodcheckinfo_INP15,
        Violation => tviol_INP15_INP15,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP15_ipd'last_event,
                           PathDelay => tpd_INP15_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_14_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_14_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_14_B";

      tipd_INP14  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP14_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP14 	: VitalDelayType := 0 ns;
      tpw_INP14_posedge	: VitalDelayType := 0 ns;
      tpw_INP14_negedge	: VitalDelayType := 0 ns;
      tpd_INP14_INP14	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP14: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_14_B : ENTITY IS TRUE;

  end INP_14_B;

  architecture Structure of INP_14_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP14_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_14: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP14_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP14_ipd, INP14, tipd_INP14);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP14_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP14_INP14          	: x01 := '0';
    VARIABLE periodcheckinfo_INP14	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP14_ipd,
        TestSignalName => "INP14",
        Period => tperiod_INP14,
        PulseWidthHigh => tpw_INP14_posedge,
        PulseWidthLow => tpw_INP14_negedge,
        PeriodData => periodcheckinfo_INP14,
        Violation => tviol_INP14_INP14,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP14_ipd'last_event,
                           PathDelay => tpd_INP14_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_13_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_13_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_13_B";

      tipd_INP13  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP13_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP13 	: VitalDelayType := 0 ns;
      tpw_INP13_posedge	: VitalDelayType := 0 ns;
      tpw_INP13_negedge	: VitalDelayType := 0 ns;
      tpd_INP13_INP13	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP13: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_13_B : ENTITY IS TRUE;

  end INP_13_B;

  architecture Structure of INP_13_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP13_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_13: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP13_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP13_ipd, INP13, tipd_INP13);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP13_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP13_INP13          	: x01 := '0';
    VARIABLE periodcheckinfo_INP13	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP13_ipd,
        TestSignalName => "INP13",
        Period => tperiod_INP13,
        PulseWidthHigh => tpw_INP13_posedge,
        PulseWidthLow => tpw_INP13_negedge,
        PeriodData => periodcheckinfo_INP13,
        Violation => tviol_INP13_INP13,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP13_ipd'last_event,
                           PathDelay => tpd_INP13_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_12_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_12_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_12_B";

      tipd_INP12  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP12_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP12 	: VitalDelayType := 0 ns;
      tpw_INP12_posedge	: VitalDelayType := 0 ns;
      tpw_INP12_negedge	: VitalDelayType := 0 ns;
      tpd_INP12_INP12	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP12: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_12_B : ENTITY IS TRUE;

  end INP_12_B;

  architecture Structure of INP_12_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP12_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_12: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP12_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP12_ipd, INP12, tipd_INP12);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP12_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP12_INP12          	: x01 := '0';
    VARIABLE periodcheckinfo_INP12	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP12_ipd,
        TestSignalName => "INP12",
        Period => tperiod_INP12,
        PulseWidthHigh => tpw_INP12_posedge,
        PulseWidthLow => tpw_INP12_negedge,
        PeriodData => periodcheckinfo_INP12,
        Violation => tviol_INP12_INP12,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP12_ipd'last_event,
                           PathDelay => tpd_INP12_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_11_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_11_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_11_B";

      tipd_INP11  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP11_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP11 	: VitalDelayType := 0 ns;
      tpw_INP11_posedge	: VitalDelayType := 0 ns;
      tpw_INP11_negedge	: VitalDelayType := 0 ns;
      tpd_INP11_INP11	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP11: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_11_B : ENTITY IS TRUE;

  end INP_11_B;

  architecture Structure of INP_11_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP11_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_11: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP11_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP11_ipd, INP11, tipd_INP11);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP11_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP11_INP11          	: x01 := '0';
    VARIABLE periodcheckinfo_INP11	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP11_ipd,
        TestSignalName => "INP11",
        Period => tperiod_INP11,
        PulseWidthHigh => tpw_INP11_posedge,
        PulseWidthLow => tpw_INP11_negedge,
        PeriodData => periodcheckinfo_INP11,
        Violation => tviol_INP11_INP11,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP11_ipd'last_event,
                           PathDelay => tpd_INP11_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_10_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_10_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_10_B";

      tipd_INP10  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP10_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP10 	: VitalDelayType := 0 ns;
      tpw_INP10_posedge	: VitalDelayType := 0 ns;
      tpw_INP10_negedge	: VitalDelayType := 0 ns;
      tpd_INP10_INP10	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns)
        );

    port (PADDI: out Std_logic; INP10: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_10_B : ENTITY IS TRUE;

  end INP_10_B;

  architecture Structure of INP_10_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP10_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_10: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP10_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP10_ipd, INP10, tipd_INP10);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP10_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP10_INP10          	: x01 := '0';
    VARIABLE periodcheckinfo_INP10	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP10_ipd,
        TestSignalName => "INP10",
        Period => tperiod_INP10,
        PulseWidthHigh => tpw_INP10_posedge,
        PulseWidthLow => tpw_INP10_negedge,
        PeriodData => periodcheckinfo_INP10,
        Violation => tviol_INP10_INP10,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP10_ipd'last_event,
                           PathDelay => tpd_INP10_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_9_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_9_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_9_B";

      tipd_INP9  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP9_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP9 	: VitalDelayType := 0 ns;
      tpw_INP9_posedge	: VitalDelayType := 0 ns;
      tpw_INP9_negedge	: VitalDelayType := 0 ns;
      tpd_INP9_INP9	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns));

    port (PADDI: out Std_logic; INP9: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_9_B : ENTITY IS TRUE;

  end INP_9_B;

  architecture Structure of INP_9_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP9_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_9: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP9_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP9_ipd, INP9, tipd_INP9);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP9_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP9_INP9          	: x01 := '0';
    VARIABLE periodcheckinfo_INP9	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP9_ipd,
        TestSignalName => "INP9",
        Period => tperiod_INP9,
        PulseWidthHigh => tpw_INP9_posedge,
        PulseWidthLow => tpw_INP9_negedge,
        PeriodData => periodcheckinfo_INP9,
        Violation => tviol_INP9_INP9,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP9_ipd'last_event,
                           PathDelay => tpd_INP9_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_8_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_8_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_8_B";

      tipd_INP8  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP8_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP8 	: VitalDelayType := 0 ns;
      tpw_INP8_posedge	: VitalDelayType := 0 ns;
      tpw_INP8_negedge	: VitalDelayType := 0 ns;
      tpd_INP8_INP8	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns));

    port (PADDI: out Std_logic; INP8: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_8_B : ENTITY IS TRUE;

  end INP_8_B;

  architecture Structure of INP_8_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP8_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_8: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP8_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP8_ipd, INP8, tipd_INP8);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP8_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP8_INP8          	: x01 := '0';
    VARIABLE periodcheckinfo_INP8	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP8_ipd,
        TestSignalName => "INP8",
        Period => tperiod_INP8,
        PulseWidthHigh => tpw_INP8_posedge,
        PulseWidthLow => tpw_INP8_negedge,
        PeriodData => periodcheckinfo_INP8,
        Violation => tviol_INP8_INP8,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP8_ipd'last_event,
                           PathDelay => tpd_INP8_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_7_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_7_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_7_B";

      tipd_INP7  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP7_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP7 	: VitalDelayType := 0 ns;
      tpw_INP7_posedge	: VitalDelayType := 0 ns;
      tpw_INP7_negedge	: VitalDelayType := 0 ns;
      tpd_INP7_INP7	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns));

    port (PADDI: out Std_logic; INP7: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_7_B : ENTITY IS TRUE;

  end INP_7_B;

  architecture Structure of INP_7_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP7_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_7: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP7_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP7_ipd, INP7, tipd_INP7);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP7_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP7_INP7          	: x01 := '0';
    VARIABLE periodcheckinfo_INP7	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP7_ipd,
        TestSignalName => "INP7",
        Period => tperiod_INP7,
        PulseWidthHigh => tpw_INP7_posedge,
        PulseWidthLow => tpw_INP7_negedge,
        PeriodData => periodcheckinfo_INP7,
        Violation => tviol_INP7_INP7,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP7_ipd'last_event,
                           PathDelay => tpd_INP7_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_6_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_6_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_6_B";

      tipd_INP6  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP6_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP6 	: VitalDelayType := 0 ns;
      tpw_INP6_posedge	: VitalDelayType := 0 ns;
      tpw_INP6_negedge	: VitalDelayType := 0 ns;
      tpd_INP6_INP6	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns));

    port (PADDI: out Std_logic; INP6: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_6_B : ENTITY IS TRUE;

  end INP_6_B;

  architecture Structure of INP_6_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP6_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_6: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP6_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP6_ipd, INP6, tipd_INP6);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP6_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP6_INP6          	: x01 := '0';
    VARIABLE periodcheckinfo_INP6	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP6_ipd,
        TestSignalName => "INP6",
        Period => tperiod_INP6,
        PulseWidthHigh => tpw_INP6_posedge,
        PulseWidthLow => tpw_INP6_negedge,
        PeriodData => periodcheckinfo_INP6,
        Violation => tviol_INP6_INP6,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP6_ipd'last_event,
                           PathDelay => tpd_INP6_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_5_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_5_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_5_B";

      tipd_INP5  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP5_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP5 	: VitalDelayType := 0 ns;
      tpw_INP5_posedge	: VitalDelayType := 0 ns;
      tpw_INP5_negedge	: VitalDelayType := 0 ns;
      tpd_INP5_INP5	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns));

    port (PADDI: out Std_logic; INP5: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_5_B : ENTITY IS TRUE;

  end INP_5_B;

  architecture Structure of INP_5_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP5_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_5: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP5_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP5_ipd, INP5, tipd_INP5);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP5_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP5_INP5          	: x01 := '0';
    VARIABLE periodcheckinfo_INP5	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP5_ipd,
        TestSignalName => "INP5",
        Period => tperiod_INP5,
        PulseWidthHigh => tpw_INP5_posedge,
        PulseWidthLow => tpw_INP5_negedge,
        PeriodData => periodcheckinfo_INP5,
        Violation => tviol_INP5_INP5,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP5_ipd'last_event,
                           PathDelay => tpd_INP5_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_4_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_4_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_4_B";

      tipd_INP4  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP4_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP4 	: VitalDelayType := 0 ns;
      tpw_INP4_posedge	: VitalDelayType := 0 ns;
      tpw_INP4_negedge	: VitalDelayType := 0 ns;
      tpd_INP4_INP4	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns));

    port (PADDI: out Std_logic; INP4: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_4_B : ENTITY IS TRUE;

  end INP_4_B;

  architecture Structure of INP_4_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP4_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_4: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP4_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP4_ipd, INP4, tipd_INP4);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP4_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP4_INP4          	: x01 := '0';
    VARIABLE periodcheckinfo_INP4	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP4_ipd,
        TestSignalName => "INP4",
        Period => tperiod_INP4,
        PulseWidthHigh => tpw_INP4_posedge,
        PulseWidthLow => tpw_INP4_negedge,
        PeriodData => periodcheckinfo_INP4,
        Violation => tviol_INP4_INP4,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP4_ipd'last_event,
                           PathDelay => tpd_INP4_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_3_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_3_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_3_B";

      tipd_INP3  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP3_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP3 	: VitalDelayType := 0 ns;
      tpw_INP3_posedge	: VitalDelayType := 0 ns;
      tpw_INP3_negedge	: VitalDelayType := 0 ns;
      tpd_INP3_INP3	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns));

    port (PADDI: out Std_logic; INP3: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_3_B : ENTITY IS TRUE;

  end INP_3_B;

  architecture Structure of INP_3_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP3_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_3: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP3_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP3_ipd, INP3, tipd_INP3);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP3_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP3_INP3          	: x01 := '0';
    VARIABLE periodcheckinfo_INP3	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP3_ipd,
        TestSignalName => "INP3",
        Period => tperiod_INP3,
        PulseWidthHigh => tpw_INP3_posedge,
        PulseWidthLow => tpw_INP3_negedge,
        PeriodData => periodcheckinfo_INP3,
        Violation => tviol_INP3_INP3,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP3_ipd'last_event,
                           PathDelay => tpd_INP3_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_2_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_2_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_2_B";

      tipd_INP2  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP2_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP2 	: VitalDelayType := 0 ns;
      tpw_INP2_posedge	: VitalDelayType := 0 ns;
      tpw_INP2_negedge	: VitalDelayType := 0 ns;
      tpd_INP2_INP2	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns));

    port (PADDI: out Std_logic; INP2: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_2_B : ENTITY IS TRUE;

  end INP_2_B;

  architecture Structure of INP_2_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP2_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_2: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP2_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP2_ipd, INP2, tipd_INP2);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP2_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP2_INP2          	: x01 := '0';
    VARIABLE periodcheckinfo_INP2	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP2_ipd,
        TestSignalName => "INP2",
        Period => tperiod_INP2,
        PulseWidthHigh => tpw_INP2_posedge,
        PulseWidthLow => tpw_INP2_negedge,
        PeriodData => periodcheckinfo_INP2,
        Violation => tviol_INP2_INP2,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP2_ipd'last_event,
                           PathDelay => tpd_INP2_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_1_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_1_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_1_B";

      tipd_INP1  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP1_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP1 	: VitalDelayType := 0 ns;
      tpw_INP1_posedge	: VitalDelayType := 0 ns;
      tpw_INP1_negedge	: VitalDelayType := 0 ns;
      tpd_INP1_INP1	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns));

    port (PADDI: out Std_logic; INP1: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_1_B : ENTITY IS TRUE;

  end INP_1_B;

  architecture Structure of INP_1_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP1_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_1: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP1_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP1_ipd, INP1, tipd_INP1);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP1_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP1_INP1          	: x01 := '0';
    VARIABLE periodcheckinfo_INP1	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP1_ipd,
        TestSignalName => "INP1",
        Period => tperiod_INP1,
        PulseWidthHigh => tpw_INP1_posedge,
        PulseWidthLow => tpw_INP1_negedge,
        PeriodData => periodcheckinfo_INP1,
        Violation => tviol_INP1_INP1,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP1_ipd'last_event,
                           PathDelay => tpd_INP1_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity INP_0_B
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity INP_0_B is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "INP_0_B";

      tipd_INP0  	: VitalDelayType01 := (0 ns, 0 ns);
      tpd_INP0_PADDI	 : VitalDelayType01 := (0 ns, 0 ns);
      tperiod_INP0 	: VitalDelayType := 0 ns;
      tpw_INP0_posedge	: VitalDelayType := 0 ns;
      tpw_INP0_negedge	: VitalDelayType := 0 ns;
      tpd_INP0_INP0	 : VitalDelayType01Z := (0 ns, 0 ns, 0 ns , 0 ns, 0 ns, 0 ns));

    port (PADDI: out Std_logic; INP0: in Std_logic);

    ATTRIBUTE Vital_Level0 OF INP_0_B : ENTITY IS TRUE;

  end INP_0_B;

  architecture Structure of INP_0_B is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal PADDI_out 	: std_logic := 'X';
    signal INP0_ipd 	: std_logic := 'X';

    component ec3iobuf0003
      port (Z: out Std_logic; PAD: in Std_logic);
    end component;
  begin
    INP_pad_0: ec3iobuf0003
      port map (Z=>PADDI_out, PAD=>INP0_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(INP0_ipd, INP0, tipd_INP0);
    END BLOCK;

    VitalBehavior : PROCESS (PADDI_out, INP0_ipd)
    VARIABLE PADDI_zd         	: std_logic := 'X';
    VARIABLE PADDI_GlitchData 	: VitalGlitchDataType;

    VARIABLE tviol_INP0_INP0          	: x01 := '0';
    VARIABLE periodcheckinfo_INP0	: VitalPeriodDataType;

    BEGIN

    IF (TimingChecksOn) THEN
      VitalPeriodPulseCheck (
        TestSignal => INP0_ipd,
        TestSignalName => "INP0",
        Period => tperiod_INP0,
        PulseWidthHigh => tpw_INP0_posedge,
        PulseWidthLow => tpw_INP0_negedge,
        PeriodData => periodcheckinfo_INP0,
        Violation => tviol_INP0_INP0,
        MsgOn => MsgOn, XOn => XOn,
        HeaderMsg => InstancePath,
        CheckEnabled => TRUE,
        MsgSeverity => warning);

    END IF;

    PADDI_zd 	:= PADDI_out;

    VitalPathDelay01 (
      OutSignal => PADDI, OutSignalName => "PADDI", OutTemp => PADDI_zd,
      Paths      => (0 => (InputChangeTime => INP0_ipd'last_event,
                           PathDelay => tpd_INP0_PADDI,
                           PathCondition => TRUE)),
      GlitchData => PADDI_GlitchData,
      Mode       => vitaltransport, XOn => XOn, MsgOn => MsgOn);

    END PROCESS;

  end Structure;

-- entity GSR5MODE
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity GSR5MODE is
    port (GSRP: in Std_logic);

    ATTRIBUTE Vital_Level0 OF GSR5MODE : ENTITY IS TRUE;

  end GSR5MODE;

  architecture Structure of GSR5MODE is
    signal GSRMODE: Std_logic;
    component BUFBA
      port (A: in Std_logic; Z: out Std_logic);
    end component;
    component GSR
      port (GSR: in Std_logic);
    end component;
  begin
    INST10: BUFBA
      port map (A=>GSRP, Z=>GSRMODE);
    INST20: GSR
      port map (GSR=>GSRMODE);
  end Structure;

-- entity GSR_INSTB
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity GSR_INSTB is
    -- miscellaneous vital GENERICs
    GENERIC (
      TimingChecksOn	: boolean := TRUE;
      XOn           	: boolean := FALSE;
      MsgOn         	: boolean := TRUE;
      InstancePath  	: string := "GSR_INSTB";

      tipd_GSRNET  	: VitalDelayType01 := (0 ns, 0 ns));

    port (GSRNET: in Std_logic);

    ATTRIBUTE Vital_Level0 OF GSR_INSTB : ENTITY IS TRUE;

  end GSR_INSTB;

  architecture Structure of GSR_INSTB is
    ATTRIBUTE Vital_Level0 OF Structure : ARCHITECTURE IS TRUE;

    signal GSRNET_ipd 	: std_logic := 'X';

    component GSR5MODE
      port (GSRP: in Std_logic);
    end component;
  begin
    GSR_INST_GSRMODE: GSR5MODE
      port map (GSRP=>GSRNET_ipd);

    --  INPUT PATH DELAYs
    WireDelay : BLOCK
    BEGIN
      VitalWireDelay(GSRNET_ipd, GSRNET, tipd_GSRNET);
    END BLOCK;

    VitalBehavior : PROCESS (GSRNET_ipd)


    BEGIN

    IF (TimingChecksOn) THEN

    END IF;



    END PROCESS;

  end Structure;

-- entity ScatterTrig
  library IEEE, vital2000, ECP3;
  use IEEE.STD_LOGIC_1164.all;
  use vital2000.vital_timing.all;
  use ECP3.COMPONENTS.ALL;

  entity ScatterTrig is
    port (CLK_PCLK_RIGHT: in Std_logic; INP: in Std_logic_vector (63 downto 0); 
          InpA: in Std_logic; InpB: in Std_logic; InpC: in Std_logic; 
          OutpA: out Std_logic_vector (2 downto 0); 
          OutpB: out Std_logic_vector (2 downto 0); 
          OutpC: out Std_logic_vector (2 downto 0); LED_GREEN: out Std_logic; 
          LED_ORANGE: out Std_logic; LED_RED: out Std_logic; 
          LED_YELLOW: out Std_logic);



  end ScatterTrig;

  architecture Structure of ScatterTrig is
    signal Blink_count_31: Std_logic;
    signal Blink_count_s_31: Std_logic;
    signal CLK_PCLK_RIGHT_c: Std_logic;
    signal Blink_count_cry_30: Std_logic;
    signal Blink_VCC: Std_logic;
    signal Blink_count_0: Std_logic;
    signal Blink_count_s_0: Std_logic;
    signal Blink_count_cry_0: Std_logic;
    signal Blink_count_2: Std_logic;
    signal Blink_count_1: Std_logic;
    signal Blink_count_s_2: Std_logic;
    signal Blink_count_s_1: Std_logic;
    signal Blink_count_cry_2: Std_logic;
    signal Blink_count_4: Std_logic;
    signal Blink_count_3: Std_logic;
    signal Blink_count_s_4: Std_logic;
    signal Blink_count_s_3: Std_logic;
    signal Blink_count_cry_4: Std_logic;
    signal Blink_count_6: Std_logic;
    signal Blink_count_5: Std_logic;
    signal Blink_count_s_6: Std_logic;
    signal Blink_count_s_5: Std_logic;
    signal Blink_count_cry_6: Std_logic;
    signal Blink_count_8: Std_logic;
    signal Blink_count_7: Std_logic;
    signal Blink_count_s_8: Std_logic;
    signal Blink_count_s_7: Std_logic;
    signal Blink_count_cry_8: Std_logic;
    signal Blink_count_10: Std_logic;
    signal Blink_count_9: Std_logic;
    signal Blink_count_s_10: Std_logic;
    signal Blink_count_s_9: Std_logic;
    signal Blink_count_cry_10: Std_logic;
    signal Blink_count_12: Std_logic;
    signal Blink_count_11: Std_logic;
    signal Blink_count_s_12: Std_logic;
    signal Blink_count_s_11: Std_logic;
    signal Blink_count_cry_12: Std_logic;
    signal Blink_count_14: Std_logic;
    signal Blink_count_13: Std_logic;
    signal Blink_count_s_14: Std_logic;
    signal Blink_count_s_13: Std_logic;
    signal Blink_count_cry_14: Std_logic;
    signal Blink_count_16: Std_logic;
    signal Blink_count_15: Std_logic;
    signal Blink_count_s_16: Std_logic;
    signal Blink_count_s_15: Std_logic;
    signal Blink_count_cry_16: Std_logic;
    signal Blink_count_18: Std_logic;
    signal Blink_count_17: Std_logic;
    signal Blink_count_s_18: Std_logic;
    signal Blink_count_s_17: Std_logic;
    signal Blink_count_cry_18: Std_logic;
    signal Blink_count_20: Std_logic;
    signal Blink_count_19: Std_logic;
    signal Blink_count_s_20: Std_logic;
    signal Blink_count_s_19: Std_logic;
    signal Blink_count_cry_20: Std_logic;
    signal Blink_count_22: Std_logic;
    signal Blink_count_21: Std_logic;
    signal Blink_count_s_22: Std_logic;
    signal Blink_count_s_21: Std_logic;
    signal Blink_count_cry_22: Std_logic;
    signal Blink_count_24: Std_logic;
    signal Blink_count_23: Std_logic;
    signal Blink_count_s_24: Std_logic;
    signal Blink_count_s_23: Std_logic;
    signal Blink_count_cry_24: Std_logic;
    signal Blink_count_26: Std_logic;
    signal Blink_count_25: Std_logic;
    signal Blink_count_s_26: Std_logic;
    signal Blink_count_s_25: Std_logic;
    signal Blink_count_cry_26: Std_logic;
    signal Blink_count_28: Std_logic;
    signal Blink_count_27: Std_logic;
    signal Blink_count_s_28: Std_logic;
    signal Blink_count_s_27: Std_logic;
    signal Blink_count_cry_28: Std_logic;
    signal Blink_count_30: Std_logic;
    signal Blink_count_29: Std_logic;
    signal Blink_count_s_30: Std_logic;
    signal Blink_count_s_29: Std_logic;
    signal And3A1_17: Std_logic;
    signal And3A1_16: Std_logic;
    signal And3A1_1: Std_logic;
    signal And3A1_0: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_0: Std_logic;
    signal N_1594_i: Std_logic;
    signal outA_out_11: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_1: Std_logic;
    signal N_1593_i: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_3: Std_logic;
    signal N_1591_i: Std_logic;
    signal And3A1_3: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_4: Std_logic;
    signal N_1590_i: Std_logic;
    signal And3A1_4: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_5: Std_logic;
    signal N_1589_i: Std_logic;
    signal And3A1_5: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_7: Std_logic;
    signal N_1587_i: Std_logic;
    signal And3A1_7: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_8: Std_logic;
    signal N_1586_i: Std_logic;
    signal And3A1_8: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_9: Std_logic;
    signal N_1585_i: Std_logic;
    signal And3A1_9: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_10: Std_logic;
    signal N_1584_i: Std_logic;
    signal And3A1_10: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_11: Std_logic;
    signal N_1583_i: Std_logic;
    signal And3A1_11: Std_logic;
    signal And3A1_15: Std_logic;
    signal And3A1_14: Std_logic;
    signal And3A1_13: Std_logic;
    signal And3A1_12: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_12: Std_logic;
    signal N_1582_i: Std_logic;
    signal outA_out_12: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_13: Std_logic;
    signal N_1581_i: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_14: Std_logic;
    signal N_1580_i: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_15: Std_logic;
    signal N_1579_i: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_16: Std_logic;
    signal N_1578_i: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_17: Std_logic;
    signal N_1577_i: Std_logic;
    signal And3B1_17: Std_logic;
    signal And3B1_16: Std_logic;
    signal And3B1_1: Std_logic;
    signal And3B1_0: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_0: Std_logic;
    signal N_1513_i: Std_logic;
    signal outB_out_11: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_1: Std_logic;
    signal N_1512_i: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_3: Std_logic;
    signal N_1510_i: Std_logic;
    signal And3B1_3: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_4: Std_logic;
    signal N_1509_i: Std_logic;
    signal And3B1_4: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_5: Std_logic;
    signal N_1508_i: Std_logic;
    signal And3B1_5: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_7: Std_logic;
    signal N_1506_i: Std_logic;
    signal And3B1_7: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_8: Std_logic;
    signal N_1505_i: Std_logic;
    signal And3B1_8: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_9: Std_logic;
    signal N_1504_i: Std_logic;
    signal And3B1_9: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_10: Std_logic;
    signal N_1503_i: Std_logic;
    signal And3B1_10: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_11: Std_logic;
    signal N_1502_i: Std_logic;
    signal And3B1_11: Std_logic;
    signal And3B1_15: Std_logic;
    signal And3B1_14: Std_logic;
    signal And3B1_13: Std_logic;
    signal And3B1_12: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_12: Std_logic;
    signal N_1501_i: Std_logic;
    signal outB_out_12: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_13: Std_logic;
    signal N_1500_i: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_14: Std_logic;
    signal N_1499_i: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_15: Std_logic;
    signal N_1498_i: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_16: Std_logic;
    signal N_1497_i: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_17: Std_logic;
    signal N_1496_i: Std_logic;
    signal And3C1_17: Std_logic;
    signal And3C1_16: Std_logic;
    signal And3C1_1: Std_logic;
    signal And3C1_0: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_0: Std_logic;
    signal N_76_i: Std_logic;
    signal outC_out_11: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_1: Std_logic;
    signal N_74_i: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_3: Std_logic;
    signal N_70_i: Std_logic;
    signal And3C1_3: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_4: Std_logic;
    signal N_68_i: Std_logic;
    signal And3C1_4: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_5: Std_logic;
    signal N_66_i: Std_logic;
    signal And3C1_5: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_7: Std_logic;
    signal N_62_i: Std_logic;
    signal And3C1_7: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_8: Std_logic;
    signal N_60_i: Std_logic;
    signal And3C1_8: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_9: Std_logic;
    signal N_58_i: Std_logic;
    signal And3C1_9: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_10: Std_logic;
    signal N_56_i: Std_logic;
    signal And3C1_10: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_11: Std_logic;
    signal N_54_i: Std_logic;
    signal And3C1_11: Std_logic;
    signal And3C1_15: Std_logic;
    signal And3C1_14: Std_logic;
    signal And3C1_13: Std_logic;
    signal And3C1_12: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_12: Std_logic;
    signal N_52_i: Std_logic;
    signal outC_out_12: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_13: Std_logic;
    signal N_50_i: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_14: Std_logic;
    signal N_48_i: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_15: Std_logic;
    signal N_46_i: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_16: Std_logic;
    signal N_44_i: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_17: Std_logic;
    signal N_42_i: Std_logic;
    signal And5A1_17: Std_logic;
    signal And5A1_16: Std_logic;
    signal And5A1_1: Std_logic;
    signal And5A1_0: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_0: Std_logic;
    signal N_1576_i: Std_logic;
    signal outD_out_11: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_1: Std_logic;
    signal N_1575_i: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_3: Std_logic;
    signal N_1573_i: Std_logic;
    signal And5A1_3: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_4: Std_logic;
    signal N_1572_i: Std_logic;
    signal And5A1_4: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_5: Std_logic;
    signal N_1571_i: Std_logic;
    signal And5A1_5: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_7: Std_logic;
    signal N_1569_i: Std_logic;
    signal And5A1_7: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_8: Std_logic;
    signal N_1568_i: Std_logic;
    signal And5A1_8: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_9: Std_logic;
    signal N_1567_i: Std_logic;
    signal And5A1_9: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_10: Std_logic;
    signal N_1566_i: Std_logic;
    signal And5A1_10: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_11: Std_logic;
    signal N_1565_i: Std_logic;
    signal And5A1_11: Std_logic;
    signal And5A1_15: Std_logic;
    signal And5A1_14: Std_logic;
    signal And5A1_13: Std_logic;
    signal And5A1_12: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_12: Std_logic;
    signal N_1564_i: Std_logic;
    signal outD_out_12: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_13: Std_logic;
    signal N_1563_i: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_14: Std_logic;
    signal N_1562_i: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_15: Std_logic;
    signal N_1561_i: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_16: Std_logic;
    signal N_1560_i: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_17: Std_logic;
    signal N_1559_i: Std_logic;
    signal And5B1_17: Std_logic;
    signal And5B1_16: Std_logic;
    signal And5B1_1: Std_logic;
    signal And5B1_0: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_0: Std_logic;
    signal N_1495_i: Std_logic;
    signal outE_out_11: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_1: Std_logic;
    signal N_1494_i: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_3: Std_logic;
    signal N_1492_i: Std_logic;
    signal And5B1_3: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_4: Std_logic;
    signal N_1491_i: Std_logic;
    signal And5B1_4: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_5: Std_logic;
    signal N_1490_i: Std_logic;
    signal And5B1_5: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_7: Std_logic;
    signal N_1488_i: Std_logic;
    signal And5B1_7: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_8: Std_logic;
    signal N_1487_i: Std_logic;
    signal And5B1_8: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_9: Std_logic;
    signal N_1486_i: Std_logic;
    signal And5B1_9: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_10: Std_logic;
    signal N_1485_i: Std_logic;
    signal And5B1_10: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_11: Std_logic;
    signal N_1484_i: Std_logic;
    signal And5B1_11: Std_logic;
    signal And5B1_15: Std_logic;
    signal And5B1_14: Std_logic;
    signal And5B1_13: Std_logic;
    signal And5B1_12: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_12: Std_logic;
    signal N_1483_i: Std_logic;
    signal outE_out_12: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_13: Std_logic;
    signal N_1482_i: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_14: Std_logic;
    signal N_1481_i: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_15: Std_logic;
    signal N_1480_i: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_16: Std_logic;
    signal N_1479_i: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_17: Std_logic;
    signal N_4_i: Std_logic;
    signal And5C1_17: Std_logic;
    signal And5C1_16: Std_logic;
    signal And5C1_1: Std_logic;
    signal And5C1_0: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_0: Std_logic;
    signal N_40_i: Std_logic;
    signal outF_out_11: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_1: Std_logic;
    signal N_38_i: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_3: Std_logic;
    signal N_34_i: Std_logic;
    signal And5C1_3: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_4: Std_logic;
    signal N_32_i: Std_logic;
    signal And5C1_4: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_5: Std_logic;
    signal N_30_i: Std_logic;
    signal And5C1_5: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_7: Std_logic;
    signal N_26_i: Std_logic;
    signal And5C1_7: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_8: Std_logic;
    signal N_24_i: Std_logic;
    signal And5C1_8: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_9: Std_logic;
    signal N_22_i: Std_logic;
    signal And5C1_9: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_10: Std_logic;
    signal N_20_i: Std_logic;
    signal And5C1_10: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_11: Std_logic;
    signal N_18_i: Std_logic;
    signal And5C1_11: Std_logic;
    signal And5C1_15: Std_logic;
    signal And5C1_14: Std_logic;
    signal And5C1_13: Std_logic;
    signal And5C1_12: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_12: Std_logic;
    signal N_16_i: Std_logic;
    signal outF_out_12: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_13: Std_logic;
    signal N_14_i: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_14: Std_logic;
    signal N_12_i: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_15: Std_logic;
    signal N_10_i: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_16: Std_logic;
    signal N_8_i: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_17: Std_logic;
    signal N_6_i: Std_logic;
    signal LatchAnd3A_res_1: Std_logic;
    signal LatchAnd3A_res_0: Std_logic;
    signal LatchAnd3A_res_i_1: Std_logic;
    signal LatchAnd3A_res_i_0: Std_logic;
    signal LatchAnd3A_ireg_rst1_0: Std_logic;
    signal LatchAnd3A_ireg_rst1_1: Std_logic;
    signal LatchAnd3A_res_3: Std_logic;
    signal LatchAnd3A_res_2: Std_logic;
    signal LatchAnd3A_res_i_3: Std_logic;
    signal LatchAnd3A_res_i_2: Std_logic;
    signal LatchAnd3A_ireg_rst1_2: Std_logic;
    signal LatchAnd3A_ireg_rst1_3: Std_logic;
    signal LatchAnd3A_res_5: Std_logic;
    signal LatchAnd3A_res_4: Std_logic;
    signal LatchAnd3A_res_i_5: Std_logic;
    signal LatchAnd3A_res_i_4: Std_logic;
    signal LatchAnd3A_ireg_rst1_4: Std_logic;
    signal LatchAnd3A_ireg_rst1_5: Std_logic;
    signal LatchAnd3A_res_7: Std_logic;
    signal LatchAnd3A_res_6: Std_logic;
    signal LatchAnd3A_res_i_7: Std_logic;
    signal LatchAnd3A_res_i_6: Std_logic;
    signal LatchAnd3A_ireg_rst1_6: Std_logic;
    signal LatchAnd3A_ireg_rst1_7: Std_logic;
    signal LatchAnd3A_res_9: Std_logic;
    signal LatchAnd3A_res_8: Std_logic;
    signal LatchAnd3A_res_i_9: Std_logic;
    signal LatchAnd3A_res_i_8: Std_logic;
    signal LatchAnd3A_ireg_rst1_8: Std_logic;
    signal LatchAnd3A_ireg_rst1_9: Std_logic;
    signal LatchAnd3A_res_11: Std_logic;
    signal LatchAnd3A_res_10: Std_logic;
    signal LatchAnd3A_res_i_11: Std_logic;
    signal LatchAnd3A_res_i_10: Std_logic;
    signal LatchAnd3A_ireg_rst1_10: Std_logic;
    signal LatchAnd3A_ireg_rst1_11: Std_logic;
    signal LatchAnd3A_res_13: Std_logic;
    signal LatchAnd3A_res_12: Std_logic;
    signal LatchAnd3A_res_i_13: Std_logic;
    signal LatchAnd3A_res_i_12: Std_logic;
    signal LatchAnd3A_ireg_rst1_12: Std_logic;
    signal LatchAnd3A_ireg_rst1_13: Std_logic;
    signal LatchAnd3A_res_15: Std_logic;
    signal LatchAnd3A_res_14: Std_logic;
    signal LatchAnd3A_res_i_15: Std_logic;
    signal LatchAnd3A_res_i_14: Std_logic;
    signal LatchAnd3A_ireg_rst1_14: Std_logic;
    signal LatchAnd3A_ireg_rst1_15: Std_logic;
    signal LatchAnd3A_res_17: Std_logic;
    signal LatchAnd3A_res_16: Std_logic;
    signal LatchAnd3A_res_i_17: Std_logic;
    signal LatchAnd3A_res_i_16: Std_logic;
    signal LatchAnd3A_ireg_rst1_16: Std_logic;
    signal LatchAnd3A_ireg_rst1_17: Std_logic;
    signal LatchAnd3A_retr_1: Std_logic;
    signal LatchAnd3A_retr_0: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_1: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_0: Std_logic;
    signal LatchAnd3A_iretrig_fin_0: Std_logic;
    signal LatchAnd3A_iretrig_fin_1: Std_logic;
    signal LatchAnd3A_retr_3: Std_logic;
    signal LatchAnd3A_retr_2: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_3: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_2: Std_logic;
    signal LatchAnd3A_iretrig_fin_2: Std_logic;
    signal LatchAnd3A_iretrig_fin_3: Std_logic;
    signal LatchAnd3A_retr_5: Std_logic;
    signal LatchAnd3A_retr_4: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_5: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_4: Std_logic;
    signal LatchAnd3A_iretrig_fin_4: Std_logic;
    signal LatchAnd3A_iretrig_fin_5: Std_logic;
    signal LatchAnd3A_retr_7: Std_logic;
    signal LatchAnd3A_retr_6: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_7: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_6: Std_logic;
    signal LatchAnd3A_iretrig_fin_6: Std_logic;
    signal LatchAnd3A_iretrig_fin_7: Std_logic;
    signal LatchAnd3A_retr_9: Std_logic;
    signal LatchAnd3A_retr_8: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_9: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_8: Std_logic;
    signal LatchAnd3A_iretrig_fin_8: Std_logic;
    signal LatchAnd3A_iretrig_fin_9: Std_logic;
    signal LatchAnd3A_retr_11: Std_logic;
    signal LatchAnd3A_retr_10: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_11: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_10: Std_logic;
    signal LatchAnd3A_iretrig_fin_10: Std_logic;
    signal LatchAnd3A_iretrig_fin_11: Std_logic;
    signal LatchAnd3A_retr_13: Std_logic;
    signal LatchAnd3A_retr_12: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_13: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_12: Std_logic;
    signal LatchAnd3A_iretrig_fin_12: Std_logic;
    signal LatchAnd3A_iretrig_fin_13: Std_logic;
    signal LatchAnd3A_retr_15: Std_logic;
    signal LatchAnd3A_retr_14: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_15: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_14: Std_logic;
    signal LatchAnd3A_iretrig_fin_14: Std_logic;
    signal LatchAnd3A_iretrig_fin_15: Std_logic;
    signal LatchAnd3A_retr_17: Std_logic;
    signal LatchAnd3A_retr_16: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_17: Std_logic;
    signal LatchAnd3A_iretrig_retr_i_16: Std_logic;
    signal LatchAnd3A_iretrig_fin_16: Std_logic;
    signal LatchAnd3A_iretrig_fin_17: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1: Std_logic;
    signal And3A1_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1: Std_logic;
    signal And3A1_6: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_ireg_un1_diff_6: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2: Std_logic;
    signal LatchAnd3A_And3A1_i_0: Std_logic;
    signal LatchAnd3A_And3A1_i_1: Std_logic;
    signal LatchAnd3A_And3A1_i_2: Std_logic;
    signal N_1592_i: Std_logic;
    signal LatchAnd3A_And3A1_i_3: Std_logic;
    signal LatchAnd3A_And3A1_i_4: Std_logic;
    signal LatchAnd3A_And3A1_i_5: Std_logic;
    signal LatchAnd3A_And3A1_i_6: Std_logic;
    signal N_1588_i: Std_logic;
    signal LatchAnd3A_And3A1_i_7: Std_logic;
    signal LatchAnd3A_And3A1_i_8: Std_logic;
    signal LatchAnd3A_And3A1_i_9: Std_logic;
    signal LatchAnd3A_And3A1_i_10: Std_logic;
    signal LatchAnd3A_And3A1_i_11: Std_logic;
    signal LatchAnd3A_And3A1_i_12: Std_logic;
    signal LatchAnd3A_And3A1_i_13: Std_logic;
    signal LatchAnd3A_And3A1_i_14: Std_logic;
    signal LatchAnd3A_And3A1_i_15: Std_logic;
    signal LatchAnd3A_And3A1_i_16: Std_logic;
    signal LatchAnd3A_And3A1_i_17: Std_logic;
    signal LatchAnd3B_res_1: Std_logic;
    signal LatchAnd3B_res_0: Std_logic;
    signal LatchAnd3B_res_i_1: Std_logic;
    signal LatchAnd3B_res_i_0: Std_logic;
    signal LatchAnd3B_ireg_rst1_0: Std_logic;
    signal LatchAnd3B_ireg_rst1_1: Std_logic;
    signal LatchAnd3B_res_3: Std_logic;
    signal LatchAnd3B_res_2: Std_logic;
    signal LatchAnd3B_res_i_3: Std_logic;
    signal LatchAnd3B_res_i_2: Std_logic;
    signal LatchAnd3B_ireg_rst1_2: Std_logic;
    signal LatchAnd3B_ireg_rst1_3: Std_logic;
    signal LatchAnd3B_res_5: Std_logic;
    signal LatchAnd3B_res_4: Std_logic;
    signal LatchAnd3B_res_i_5: Std_logic;
    signal LatchAnd3B_res_i_4: Std_logic;
    signal LatchAnd3B_ireg_rst1_4: Std_logic;
    signal LatchAnd3B_ireg_rst1_5: Std_logic;
    signal LatchAnd3B_res_7: Std_logic;
    signal LatchAnd3B_res_6: Std_logic;
    signal LatchAnd3B_res_i_7: Std_logic;
    signal LatchAnd3B_res_i_6: Std_logic;
    signal LatchAnd3B_ireg_rst1_6: Std_logic;
    signal LatchAnd3B_ireg_rst1_7: Std_logic;
    signal LatchAnd3B_res_9: Std_logic;
    signal LatchAnd3B_res_8: Std_logic;
    signal LatchAnd3B_res_i_9: Std_logic;
    signal LatchAnd3B_res_i_8: Std_logic;
    signal LatchAnd3B_ireg_rst1_8: Std_logic;
    signal LatchAnd3B_ireg_rst1_9: Std_logic;
    signal LatchAnd3B_res_11: Std_logic;
    signal LatchAnd3B_res_10: Std_logic;
    signal LatchAnd3B_res_i_11: Std_logic;
    signal LatchAnd3B_res_i_10: Std_logic;
    signal LatchAnd3B_ireg_rst1_10: Std_logic;
    signal LatchAnd3B_ireg_rst1_11: Std_logic;
    signal LatchAnd3B_res_13: Std_logic;
    signal LatchAnd3B_res_12: Std_logic;
    signal LatchAnd3B_res_i_13: Std_logic;
    signal LatchAnd3B_res_i_12: Std_logic;
    signal LatchAnd3B_ireg_rst1_12: Std_logic;
    signal LatchAnd3B_ireg_rst1_13: Std_logic;
    signal LatchAnd3B_res_15: Std_logic;
    signal LatchAnd3B_res_14: Std_logic;
    signal LatchAnd3B_res_i_15: Std_logic;
    signal LatchAnd3B_res_i_14: Std_logic;
    signal LatchAnd3B_ireg_rst1_14: Std_logic;
    signal LatchAnd3B_ireg_rst1_15: Std_logic;
    signal LatchAnd3B_res_17: Std_logic;
    signal LatchAnd3B_res_16: Std_logic;
    signal LatchAnd3B_res_i_17: Std_logic;
    signal LatchAnd3B_res_i_16: Std_logic;
    signal LatchAnd3B_ireg_rst1_16: Std_logic;
    signal LatchAnd3B_ireg_rst1_17: Std_logic;
    signal LatchAnd3B_retr_1: Std_logic;
    signal LatchAnd3B_retr_0: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_1: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_0: Std_logic;
    signal LatchAnd3B_iretrig_fin_0: Std_logic;
    signal LatchAnd3B_iretrig_fin_1: Std_logic;
    signal LatchAnd3B_retr_3: Std_logic;
    signal LatchAnd3B_retr_2: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_3: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_2: Std_logic;
    signal LatchAnd3B_iretrig_fin_2: Std_logic;
    signal LatchAnd3B_iretrig_fin_3: Std_logic;
    signal LatchAnd3B_retr_5: Std_logic;
    signal LatchAnd3B_retr_4: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_5: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_4: Std_logic;
    signal LatchAnd3B_iretrig_fin_4: Std_logic;
    signal LatchAnd3B_iretrig_fin_5: Std_logic;
    signal LatchAnd3B_retr_7: Std_logic;
    signal LatchAnd3B_retr_6: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_7: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_6: Std_logic;
    signal LatchAnd3B_iretrig_fin_6: Std_logic;
    signal LatchAnd3B_iretrig_fin_7: Std_logic;
    signal LatchAnd3B_retr_9: Std_logic;
    signal LatchAnd3B_retr_8: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_9: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_8: Std_logic;
    signal LatchAnd3B_iretrig_fin_8: Std_logic;
    signal LatchAnd3B_iretrig_fin_9: Std_logic;
    signal LatchAnd3B_retr_11: Std_logic;
    signal LatchAnd3B_retr_10: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_11: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_10: Std_logic;
    signal LatchAnd3B_iretrig_fin_10: Std_logic;
    signal LatchAnd3B_iretrig_fin_11: Std_logic;
    signal LatchAnd3B_retr_13: Std_logic;
    signal LatchAnd3B_retr_12: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_13: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_12: Std_logic;
    signal LatchAnd3B_iretrig_fin_12: Std_logic;
    signal LatchAnd3B_iretrig_fin_13: Std_logic;
    signal LatchAnd3B_retr_15: Std_logic;
    signal LatchAnd3B_retr_14: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_15: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_14: Std_logic;
    signal LatchAnd3B_iretrig_fin_14: Std_logic;
    signal LatchAnd3B_iretrig_fin_15: Std_logic;
    signal LatchAnd3B_retr_17: Std_logic;
    signal LatchAnd3B_retr_16: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_17: Std_logic;
    signal LatchAnd3B_iretrig_retr_i_16: Std_logic;
    signal LatchAnd3B_iretrig_fin_16: Std_logic;
    signal LatchAnd3B_iretrig_fin_17: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1: Std_logic;
    signal And3B1_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1: Std_logic;
    signal And3B1_6: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_ireg_un1_diff_1_6: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2: Std_logic;
    signal LatchAnd3B_And3B1_i_0: Std_logic;
    signal LatchAnd3B_And3B1_i_1: Std_logic;
    signal LatchAnd3B_And3B1_i_2: Std_logic;
    signal N_1511_i: Std_logic;
    signal LatchAnd3B_And3B1_i_3: Std_logic;
    signal LatchAnd3B_And3B1_i_4: Std_logic;
    signal LatchAnd3B_And3B1_i_5: Std_logic;
    signal LatchAnd3B_And3B1_i_6: Std_logic;
    signal N_1507_i: Std_logic;
    signal LatchAnd3B_And3B1_i_7: Std_logic;
    signal LatchAnd3B_And3B1_i_8: Std_logic;
    signal LatchAnd3B_And3B1_i_9: Std_logic;
    signal LatchAnd3B_And3B1_i_10: Std_logic;
    signal LatchAnd3B_And3B1_i_11: Std_logic;
    signal LatchAnd3B_And3B1_i_12: Std_logic;
    signal LatchAnd3B_And3B1_i_13: Std_logic;
    signal LatchAnd3B_And3B1_i_14: Std_logic;
    signal LatchAnd3B_And3B1_i_15: Std_logic;
    signal LatchAnd3B_And3B1_i_16: Std_logic;
    signal LatchAnd3B_And3B1_i_17: Std_logic;
    signal LatchAnd3C_res_1: Std_logic;
    signal LatchAnd3C_res_0: Std_logic;
    signal LatchAnd3C_res_i_1: Std_logic;
    signal LatchAnd3C_res_i_0: Std_logic;
    signal LatchAnd3C_ireg_rst1_0: Std_logic;
    signal LatchAnd3C_ireg_rst1_1: Std_logic;
    signal LatchAnd3C_res_3: Std_logic;
    signal LatchAnd3C_res_2: Std_logic;
    signal LatchAnd3C_res_i_3: Std_logic;
    signal LatchAnd3C_res_i_2: Std_logic;
    signal LatchAnd3C_ireg_rst1_2: Std_logic;
    signal LatchAnd3C_ireg_rst1_3: Std_logic;
    signal LatchAnd3C_res_5: Std_logic;
    signal LatchAnd3C_res_4: Std_logic;
    signal LatchAnd3C_res_i_5: Std_logic;
    signal LatchAnd3C_res_i_4: Std_logic;
    signal LatchAnd3C_ireg_rst1_4: Std_logic;
    signal LatchAnd3C_ireg_rst1_5: Std_logic;
    signal LatchAnd3C_res_7: Std_logic;
    signal LatchAnd3C_res_6: Std_logic;
    signal LatchAnd3C_res_i_7: Std_logic;
    signal LatchAnd3C_res_i_6: Std_logic;
    signal LatchAnd3C_ireg_rst1_6: Std_logic;
    signal LatchAnd3C_ireg_rst1_7: Std_logic;
    signal LatchAnd3C_res_9: Std_logic;
    signal LatchAnd3C_res_8: Std_logic;
    signal LatchAnd3C_res_i_9: Std_logic;
    signal LatchAnd3C_res_i_8: Std_logic;
    signal LatchAnd3C_ireg_rst1_8: Std_logic;
    signal LatchAnd3C_ireg_rst1_9: Std_logic;
    signal LatchAnd3C_res_11: Std_logic;
    signal LatchAnd3C_res_10: Std_logic;
    signal LatchAnd3C_res_i_11: Std_logic;
    signal LatchAnd3C_res_i_10: Std_logic;
    signal LatchAnd3C_ireg_rst1_10: Std_logic;
    signal LatchAnd3C_ireg_rst1_11: Std_logic;
    signal LatchAnd3C_res_13: Std_logic;
    signal LatchAnd3C_res_12: Std_logic;
    signal LatchAnd3C_res_i_13: Std_logic;
    signal LatchAnd3C_res_i_12: Std_logic;
    signal LatchAnd3C_ireg_rst1_12: Std_logic;
    signal LatchAnd3C_ireg_rst1_13: Std_logic;
    signal LatchAnd3C_res_15: Std_logic;
    signal LatchAnd3C_res_14: Std_logic;
    signal LatchAnd3C_res_i_15: Std_logic;
    signal LatchAnd3C_res_i_14: Std_logic;
    signal LatchAnd3C_ireg_rst1_14: Std_logic;
    signal LatchAnd3C_ireg_rst1_15: Std_logic;
    signal LatchAnd3C_res_17: Std_logic;
    signal LatchAnd3C_res_16: Std_logic;
    signal LatchAnd3C_res_i_17: Std_logic;
    signal LatchAnd3C_res_i_16: Std_logic;
    signal LatchAnd3C_ireg_rst1_16: Std_logic;
    signal LatchAnd3C_ireg_rst1_17: Std_logic;
    signal LatchAnd3C_retr_1: Std_logic;
    signal LatchAnd3C_retr_0: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_1: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_0: Std_logic;
    signal LatchAnd3C_iretrig_fin_0: Std_logic;
    signal LatchAnd3C_iretrig_fin_1: Std_logic;
    signal LatchAnd3C_retr_3: Std_logic;
    signal LatchAnd3C_retr_2: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_3: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_2: Std_logic;
    signal LatchAnd3C_iretrig_fin_2: Std_logic;
    signal LatchAnd3C_iretrig_fin_3: Std_logic;
    signal LatchAnd3C_retr_5: Std_logic;
    signal LatchAnd3C_retr_4: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_5: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_4: Std_logic;
    signal LatchAnd3C_iretrig_fin_4: Std_logic;
    signal LatchAnd3C_iretrig_fin_5: Std_logic;
    signal LatchAnd3C_retr_7: Std_logic;
    signal LatchAnd3C_retr_6: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_7: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_6: Std_logic;
    signal LatchAnd3C_iretrig_fin_6: Std_logic;
    signal LatchAnd3C_iretrig_fin_7: Std_logic;
    signal LatchAnd3C_retr_9: Std_logic;
    signal LatchAnd3C_retr_8: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_9: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_8: Std_logic;
    signal LatchAnd3C_iretrig_fin_8: Std_logic;
    signal LatchAnd3C_iretrig_fin_9: Std_logic;
    signal LatchAnd3C_retr_11: Std_logic;
    signal LatchAnd3C_retr_10: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_11: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_10: Std_logic;
    signal LatchAnd3C_iretrig_fin_10: Std_logic;
    signal LatchAnd3C_iretrig_fin_11: Std_logic;
    signal LatchAnd3C_retr_13: Std_logic;
    signal LatchAnd3C_retr_12: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_13: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_12: Std_logic;
    signal LatchAnd3C_iretrig_fin_12: Std_logic;
    signal LatchAnd3C_iretrig_fin_13: Std_logic;
    signal LatchAnd3C_retr_15: Std_logic;
    signal LatchAnd3C_retr_14: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_15: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_14: Std_logic;
    signal LatchAnd3C_iretrig_fin_14: Std_logic;
    signal LatchAnd3C_iretrig_fin_15: Std_logic;
    signal LatchAnd3C_retr_17: Std_logic;
    signal LatchAnd3C_retr_16: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_17: Std_logic;
    signal LatchAnd3C_iretrig_retr_i_16: Std_logic;
    signal LatchAnd3C_iretrig_fin_16: Std_logic;
    signal LatchAnd3C_iretrig_fin_17: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1: Std_logic;
    signal And3C1_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1: Std_logic;
    signal And3C1_6: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_ireg_un1_diff_3_6: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2: Std_logic;
    signal LatchAnd3C_And3C1_i_0: Std_logic;
    signal LatchAnd3C_And3C1_i_1: Std_logic;
    signal LatchAnd3C_And3C1_i_2: Std_logic;
    signal N_72_i: Std_logic;
    signal LatchAnd3C_And3C1_i_3: Std_logic;
    signal LatchAnd3C_And3C1_i_4: Std_logic;
    signal LatchAnd3C_And3C1_i_5: Std_logic;
    signal LatchAnd3C_And3C1_i_6: Std_logic;
    signal N_64_i: Std_logic;
    signal LatchAnd3C_And3C1_i_7: Std_logic;
    signal LatchAnd3C_And3C1_i_8: Std_logic;
    signal LatchAnd3C_And3C1_i_9: Std_logic;
    signal LatchAnd3C_And3C1_i_10: Std_logic;
    signal LatchAnd3C_And3C1_i_11: Std_logic;
    signal LatchAnd3C_And3C1_i_12: Std_logic;
    signal LatchAnd3C_And3C1_i_13: Std_logic;
    signal LatchAnd3C_And3C1_i_14: Std_logic;
    signal LatchAnd3C_And3C1_i_15: Std_logic;
    signal LatchAnd3C_And3C1_i_16: Std_logic;
    signal LatchAnd3C_And3C1_i_17: Std_logic;
    signal LatchAnd5A_res_1: Std_logic;
    signal LatchAnd5A_res_0: Std_logic;
    signal LatchAnd5A_res_i_1: Std_logic;
    signal LatchAnd5A_res_i_0: Std_logic;
    signal LatchAnd5A_ireg_rst1_0: Std_logic;
    signal LatchAnd5A_ireg_rst1_1: Std_logic;
    signal LatchAnd5A_res_3: Std_logic;
    signal LatchAnd5A_res_2: Std_logic;
    signal LatchAnd5A_res_i_3: Std_logic;
    signal LatchAnd5A_res_i_2: Std_logic;
    signal LatchAnd5A_ireg_rst1_2: Std_logic;
    signal LatchAnd5A_ireg_rst1_3: Std_logic;
    signal LatchAnd5A_res_5: Std_logic;
    signal LatchAnd5A_res_4: Std_logic;
    signal LatchAnd5A_res_i_5: Std_logic;
    signal LatchAnd5A_res_i_4: Std_logic;
    signal LatchAnd5A_ireg_rst1_4: Std_logic;
    signal LatchAnd5A_ireg_rst1_5: Std_logic;
    signal LatchAnd5A_res_7: Std_logic;
    signal LatchAnd5A_res_6: Std_logic;
    signal LatchAnd5A_res_i_7: Std_logic;
    signal LatchAnd5A_res_i_6: Std_logic;
    signal LatchAnd5A_ireg_rst1_6: Std_logic;
    signal LatchAnd5A_ireg_rst1_7: Std_logic;
    signal LatchAnd5A_res_9: Std_logic;
    signal LatchAnd5A_res_8: Std_logic;
    signal LatchAnd5A_res_i_9: Std_logic;
    signal LatchAnd5A_res_i_8: Std_logic;
    signal LatchAnd5A_ireg_rst1_8: Std_logic;
    signal LatchAnd5A_ireg_rst1_9: Std_logic;
    signal LatchAnd5A_res_11: Std_logic;
    signal LatchAnd5A_res_10: Std_logic;
    signal LatchAnd5A_res_i_11: Std_logic;
    signal LatchAnd5A_res_i_10: Std_logic;
    signal LatchAnd5A_ireg_rst1_10: Std_logic;
    signal LatchAnd5A_ireg_rst1_11: Std_logic;
    signal LatchAnd5A_res_13: Std_logic;
    signal LatchAnd5A_res_12: Std_logic;
    signal LatchAnd5A_res_i_13: Std_logic;
    signal LatchAnd5A_res_i_12: Std_logic;
    signal LatchAnd5A_ireg_rst1_12: Std_logic;
    signal LatchAnd5A_ireg_rst1_13: Std_logic;
    signal LatchAnd5A_res_15: Std_logic;
    signal LatchAnd5A_res_14: Std_logic;
    signal LatchAnd5A_res_i_15: Std_logic;
    signal LatchAnd5A_res_i_14: Std_logic;
    signal LatchAnd5A_ireg_rst1_14: Std_logic;
    signal LatchAnd5A_ireg_rst1_15: Std_logic;
    signal LatchAnd5A_res_17: Std_logic;
    signal LatchAnd5A_res_16: Std_logic;
    signal LatchAnd5A_res_i_17: Std_logic;
    signal LatchAnd5A_res_i_16: Std_logic;
    signal LatchAnd5A_ireg_rst1_16: Std_logic;
    signal LatchAnd5A_ireg_rst1_17: Std_logic;
    signal LatchAnd5A_retr_1: Std_logic;
    signal LatchAnd5A_retr_0: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_1: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_0: Std_logic;
    signal LatchAnd5A_iretrig_fin_0: Std_logic;
    signal LatchAnd5A_iretrig_fin_1: Std_logic;
    signal LatchAnd5A_retr_3: Std_logic;
    signal LatchAnd5A_retr_2: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_3: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_2: Std_logic;
    signal LatchAnd5A_iretrig_fin_2: Std_logic;
    signal LatchAnd5A_iretrig_fin_3: Std_logic;
    signal LatchAnd5A_retr_5: Std_logic;
    signal LatchAnd5A_retr_4: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_5: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_4: Std_logic;
    signal LatchAnd5A_iretrig_fin_4: Std_logic;
    signal LatchAnd5A_iretrig_fin_5: Std_logic;
    signal LatchAnd5A_retr_7: Std_logic;
    signal LatchAnd5A_retr_6: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_7: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_6: Std_logic;
    signal LatchAnd5A_iretrig_fin_6: Std_logic;
    signal LatchAnd5A_iretrig_fin_7: Std_logic;
    signal LatchAnd5A_retr_9: Std_logic;
    signal LatchAnd5A_retr_8: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_9: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_8: Std_logic;
    signal LatchAnd5A_iretrig_fin_8: Std_logic;
    signal LatchAnd5A_iretrig_fin_9: Std_logic;
    signal LatchAnd5A_retr_11: Std_logic;
    signal LatchAnd5A_retr_10: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_11: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_10: Std_logic;
    signal LatchAnd5A_iretrig_fin_10: Std_logic;
    signal LatchAnd5A_iretrig_fin_11: Std_logic;
    signal LatchAnd5A_retr_13: Std_logic;
    signal LatchAnd5A_retr_12: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_13: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_12: Std_logic;
    signal LatchAnd5A_iretrig_fin_12: Std_logic;
    signal LatchAnd5A_iretrig_fin_13: Std_logic;
    signal LatchAnd5A_retr_15: Std_logic;
    signal LatchAnd5A_retr_14: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_15: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_14: Std_logic;
    signal LatchAnd5A_iretrig_fin_14: Std_logic;
    signal LatchAnd5A_iretrig_fin_15: Std_logic;
    signal LatchAnd5A_retr_17: Std_logic;
    signal LatchAnd5A_retr_16: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_17: Std_logic;
    signal LatchAnd5A_iretrig_retr_i_16: Std_logic;
    signal LatchAnd5A_iretrig_fin_16: Std_logic;
    signal LatchAnd5A_iretrig_fin_17: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1: Std_logic;
    signal And5A1_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1: Std_logic;
    signal And5A1_6: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_ireg_un1_diff_0_6: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2: Std_logic;
    signal LatchAnd5A_And5A1_i_0: Std_logic;
    signal LatchAnd5A_And5A1_i_1: Std_logic;
    signal LatchAnd5A_And5A1_i_2: Std_logic;
    signal N_1574_i: Std_logic;
    signal LatchAnd5A_And5A1_i_3: Std_logic;
    signal LatchAnd5A_And5A1_i_4: Std_logic;
    signal LatchAnd5A_And5A1_i_5: Std_logic;
    signal LatchAnd5A_And5A1_i_6: Std_logic;
    signal N_1570_i: Std_logic;
    signal LatchAnd5A_And5A1_i_7: Std_logic;
    signal LatchAnd5A_And5A1_i_8: Std_logic;
    signal LatchAnd5A_And5A1_i_9: Std_logic;
    signal LatchAnd5A_And5A1_i_10: Std_logic;
    signal LatchAnd5A_And5A1_i_11: Std_logic;
    signal LatchAnd5A_And5A1_i_12: Std_logic;
    signal LatchAnd5A_And5A1_i_13: Std_logic;
    signal LatchAnd5A_And5A1_i_14: Std_logic;
    signal LatchAnd5A_And5A1_i_15: Std_logic;
    signal LatchAnd5A_And5A1_i_16: Std_logic;
    signal LatchAnd5A_And5A1_i_17: Std_logic;
    signal LatchAnd5B_res_1: Std_logic;
    signal LatchAnd5B_res_0: Std_logic;
    signal LatchAnd5B_res_i_1: Std_logic;
    signal LatchAnd5B_res_i_0: Std_logic;
    signal LatchAnd5B_ireg_rst1_0: Std_logic;
    signal LatchAnd5B_ireg_rst1_1: Std_logic;
    signal LatchAnd5B_res_3: Std_logic;
    signal LatchAnd5B_res_2: Std_logic;
    signal LatchAnd5B_res_i_3: Std_logic;
    signal LatchAnd5B_res_i_2: Std_logic;
    signal LatchAnd5B_ireg_rst1_2: Std_logic;
    signal LatchAnd5B_ireg_rst1_3: Std_logic;
    signal LatchAnd5B_res_5: Std_logic;
    signal LatchAnd5B_res_4: Std_logic;
    signal LatchAnd5B_res_i_5: Std_logic;
    signal LatchAnd5B_res_i_4: Std_logic;
    signal LatchAnd5B_ireg_rst1_4: Std_logic;
    signal LatchAnd5B_ireg_rst1_5: Std_logic;
    signal LatchAnd5B_res_7: Std_logic;
    signal LatchAnd5B_res_6: Std_logic;
    signal LatchAnd5B_res_i_7: Std_logic;
    signal LatchAnd5B_res_i_6: Std_logic;
    signal LatchAnd5B_ireg_rst1_6: Std_logic;
    signal LatchAnd5B_ireg_rst1_7: Std_logic;
    signal LatchAnd5B_res_9: Std_logic;
    signal LatchAnd5B_res_8: Std_logic;
    signal LatchAnd5B_res_i_9: Std_logic;
    signal LatchAnd5B_res_i_8: Std_logic;
    signal LatchAnd5B_ireg_rst1_8: Std_logic;
    signal LatchAnd5B_ireg_rst1_9: Std_logic;
    signal LatchAnd5B_res_11: Std_logic;
    signal LatchAnd5B_res_10: Std_logic;
    signal LatchAnd5B_res_i_11: Std_logic;
    signal LatchAnd5B_res_i_10: Std_logic;
    signal LatchAnd5B_ireg_rst1_10: Std_logic;
    signal LatchAnd5B_ireg_rst1_11: Std_logic;
    signal LatchAnd5B_res_13: Std_logic;
    signal LatchAnd5B_res_12: Std_logic;
    signal LatchAnd5B_res_i_13: Std_logic;
    signal LatchAnd5B_res_i_12: Std_logic;
    signal LatchAnd5B_ireg_rst1_12: Std_logic;
    signal LatchAnd5B_ireg_rst1_13: Std_logic;
    signal LatchAnd5B_res_15: Std_logic;
    signal LatchAnd5B_res_14: Std_logic;
    signal LatchAnd5B_res_i_15: Std_logic;
    signal LatchAnd5B_res_i_14: Std_logic;
    signal LatchAnd5B_ireg_rst1_14: Std_logic;
    signal LatchAnd5B_ireg_rst1_15: Std_logic;
    signal LatchAnd5B_res_17: Std_logic;
    signal LatchAnd5B_res_16: Std_logic;
    signal LatchAnd5B_res_i_17: Std_logic;
    signal LatchAnd5B_res_i_16: Std_logic;
    signal LatchAnd5B_ireg_rst1_16: Std_logic;
    signal LatchAnd5B_ireg_rst1_17: Std_logic;
    signal LatchAnd5B_retr_1: Std_logic;
    signal LatchAnd5B_retr_0: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_1: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_0: Std_logic;
    signal LatchAnd5B_iretrig_fin_0: Std_logic;
    signal LatchAnd5B_iretrig_fin_1: Std_logic;
    signal LatchAnd5B_retr_3: Std_logic;
    signal LatchAnd5B_retr_2: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_3: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_2: Std_logic;
    signal LatchAnd5B_iretrig_fin_2: Std_logic;
    signal LatchAnd5B_iretrig_fin_3: Std_logic;
    signal LatchAnd5B_retr_5: Std_logic;
    signal LatchAnd5B_retr_4: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_5: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_4: Std_logic;
    signal LatchAnd5B_iretrig_fin_4: Std_logic;
    signal LatchAnd5B_iretrig_fin_5: Std_logic;
    signal LatchAnd5B_retr_7: Std_logic;
    signal LatchAnd5B_retr_6: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_7: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_6: Std_logic;
    signal LatchAnd5B_iretrig_fin_6: Std_logic;
    signal LatchAnd5B_iretrig_fin_7: Std_logic;
    signal LatchAnd5B_retr_9: Std_logic;
    signal LatchAnd5B_retr_8: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_9: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_8: Std_logic;
    signal LatchAnd5B_iretrig_fin_8: Std_logic;
    signal LatchAnd5B_iretrig_fin_9: Std_logic;
    signal LatchAnd5B_retr_11: Std_logic;
    signal LatchAnd5B_retr_10: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_11: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_10: Std_logic;
    signal LatchAnd5B_iretrig_fin_10: Std_logic;
    signal LatchAnd5B_iretrig_fin_11: Std_logic;
    signal LatchAnd5B_retr_13: Std_logic;
    signal LatchAnd5B_retr_12: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_13: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_12: Std_logic;
    signal LatchAnd5B_iretrig_fin_12: Std_logic;
    signal LatchAnd5B_iretrig_fin_13: Std_logic;
    signal LatchAnd5B_retr_15: Std_logic;
    signal LatchAnd5B_retr_14: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_15: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_14: Std_logic;
    signal LatchAnd5B_iretrig_fin_14: Std_logic;
    signal LatchAnd5B_iretrig_fin_15: Std_logic;
    signal LatchAnd5B_retr_17: Std_logic;
    signal LatchAnd5B_retr_16: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_17: Std_logic;
    signal LatchAnd5B_iretrig_retr_i_16: Std_logic;
    signal LatchAnd5B_iretrig_fin_16: Std_logic;
    signal LatchAnd5B_iretrig_fin_17: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1: Std_logic;
    signal And5B1_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1: Std_logic;
    signal And5B1_6: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_ireg_un1_diff_2_6: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2: Std_logic;
    signal LatchAnd5B_And5B1_i_0: Std_logic;
    signal LatchAnd5B_And5B1_i_1: Std_logic;
    signal LatchAnd5B_And5B1_i_2: Std_logic;
    signal N_1493_i: Std_logic;
    signal LatchAnd5B_And5B1_i_3: Std_logic;
    signal LatchAnd5B_And5B1_i_4: Std_logic;
    signal LatchAnd5B_And5B1_i_5: Std_logic;
    signal LatchAnd5B_And5B1_i_6: Std_logic;
    signal N_1489_i: Std_logic;
    signal LatchAnd5B_And5B1_i_7: Std_logic;
    signal LatchAnd5B_And5B1_i_8: Std_logic;
    signal LatchAnd5B_And5B1_i_9: Std_logic;
    signal LatchAnd5B_And5B1_i_10: Std_logic;
    signal LatchAnd5B_And5B1_i_11: Std_logic;
    signal LatchAnd5B_And5B1_i_12: Std_logic;
    signal LatchAnd5B_And5B1_i_13: Std_logic;
    signal LatchAnd5B_And5B1_i_14: Std_logic;
    signal LatchAnd5B_And5B1_i_15: Std_logic;
    signal LatchAnd5B_And5B1_i_16: Std_logic;
    signal LatchAnd5B_And5B1_i_17: Std_logic;
    signal LatchAnd5C_res_1: Std_logic;
    signal LatchAnd5C_res_0: Std_logic;
    signal LatchAnd5C_res_i_1: Std_logic;
    signal LatchAnd5C_res_i_0: Std_logic;
    signal LatchAnd5C_ireg_rst1_0: Std_logic;
    signal LatchAnd5C_ireg_rst1_1: Std_logic;
    signal LatchAnd5C_res_3: Std_logic;
    signal LatchAnd5C_res_2: Std_logic;
    signal LatchAnd5C_res_i_3: Std_logic;
    signal LatchAnd5C_res_i_2: Std_logic;
    signal LatchAnd5C_ireg_rst1_2: Std_logic;
    signal LatchAnd5C_ireg_rst1_3: Std_logic;
    signal LatchAnd5C_res_5: Std_logic;
    signal LatchAnd5C_res_4: Std_logic;
    signal LatchAnd5C_res_i_5: Std_logic;
    signal LatchAnd5C_res_i_4: Std_logic;
    signal LatchAnd5C_ireg_rst1_4: Std_logic;
    signal LatchAnd5C_ireg_rst1_5: Std_logic;
    signal LatchAnd5C_res_7: Std_logic;
    signal LatchAnd5C_res_6: Std_logic;
    signal LatchAnd5C_res_i_7: Std_logic;
    signal LatchAnd5C_res_i_6: Std_logic;
    signal LatchAnd5C_ireg_rst1_6: Std_logic;
    signal LatchAnd5C_ireg_rst1_7: Std_logic;
    signal LatchAnd5C_res_9: Std_logic;
    signal LatchAnd5C_res_8: Std_logic;
    signal LatchAnd5C_res_i_9: Std_logic;
    signal LatchAnd5C_res_i_8: Std_logic;
    signal LatchAnd5C_ireg_rst1_8: Std_logic;
    signal LatchAnd5C_ireg_rst1_9: Std_logic;
    signal LatchAnd5C_res_11: Std_logic;
    signal LatchAnd5C_res_10: Std_logic;
    signal LatchAnd5C_res_i_11: Std_logic;
    signal LatchAnd5C_res_i_10: Std_logic;
    signal LatchAnd5C_ireg_rst1_10: Std_logic;
    signal LatchAnd5C_ireg_rst1_11: Std_logic;
    signal LatchAnd5C_res_13: Std_logic;
    signal LatchAnd5C_res_12: Std_logic;
    signal LatchAnd5C_res_i_13: Std_logic;
    signal LatchAnd5C_res_i_12: Std_logic;
    signal LatchAnd5C_ireg_rst1_12: Std_logic;
    signal LatchAnd5C_ireg_rst1_13: Std_logic;
    signal LatchAnd5C_res_15: Std_logic;
    signal LatchAnd5C_res_14: Std_logic;
    signal LatchAnd5C_res_i_15: Std_logic;
    signal LatchAnd5C_res_i_14: Std_logic;
    signal LatchAnd5C_ireg_rst1_14: Std_logic;
    signal LatchAnd5C_ireg_rst1_15: Std_logic;
    signal LatchAnd5C_res_17: Std_logic;
    signal LatchAnd5C_res_16: Std_logic;
    signal LatchAnd5C_res_i_17: Std_logic;
    signal LatchAnd5C_res_i_16: Std_logic;
    signal LatchAnd5C_ireg_rst1_16: Std_logic;
    signal LatchAnd5C_ireg_rst1_17: Std_logic;
    signal LatchAnd5C_retr_1: Std_logic;
    signal LatchAnd5C_retr_0: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_1: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_0: Std_logic;
    signal LatchAnd5C_iretrig_fin_0: Std_logic;
    signal LatchAnd5C_iretrig_fin_1: Std_logic;
    signal LatchAnd5C_retr_3: Std_logic;
    signal LatchAnd5C_retr_2: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_3: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_2: Std_logic;
    signal LatchAnd5C_iretrig_fin_2: Std_logic;
    signal LatchAnd5C_iretrig_fin_3: Std_logic;
    signal LatchAnd5C_retr_5: Std_logic;
    signal LatchAnd5C_retr_4: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_5: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_4: Std_logic;
    signal LatchAnd5C_iretrig_fin_4: Std_logic;
    signal LatchAnd5C_iretrig_fin_5: Std_logic;
    signal LatchAnd5C_retr_7: Std_logic;
    signal LatchAnd5C_retr_6: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_7: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_6: Std_logic;
    signal LatchAnd5C_iretrig_fin_6: Std_logic;
    signal LatchAnd5C_iretrig_fin_7: Std_logic;
    signal LatchAnd5C_retr_9: Std_logic;
    signal LatchAnd5C_retr_8: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_9: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_8: Std_logic;
    signal LatchAnd5C_iretrig_fin_8: Std_logic;
    signal LatchAnd5C_iretrig_fin_9: Std_logic;
    signal LatchAnd5C_retr_11: Std_logic;
    signal LatchAnd5C_retr_10: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_11: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_10: Std_logic;
    signal LatchAnd5C_iretrig_fin_10: Std_logic;
    signal LatchAnd5C_iretrig_fin_11: Std_logic;
    signal LatchAnd5C_retr_13: Std_logic;
    signal LatchAnd5C_retr_12: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_13: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_12: Std_logic;
    signal LatchAnd5C_iretrig_fin_12: Std_logic;
    signal LatchAnd5C_iretrig_fin_13: Std_logic;
    signal LatchAnd5C_retr_15: Std_logic;
    signal LatchAnd5C_retr_14: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_15: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_14: Std_logic;
    signal LatchAnd5C_iretrig_fin_14: Std_logic;
    signal LatchAnd5C_iretrig_fin_15: Std_logic;
    signal LatchAnd5C_retr_17: Std_logic;
    signal LatchAnd5C_retr_16: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_17: Std_logic;
    signal LatchAnd5C_iretrig_retr_i_16: Std_logic;
    signal LatchAnd5C_iretrig_fin_16: Std_logic;
    signal LatchAnd5C_iretrig_fin_17: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1: Std_logic;
    signal And5C1_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1: Std_logic;
    signal And5C1_6: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_ireg_un1_diff_4_6: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2: Std_logic;
    signal LatchAnd5C_And5C1_i_0: Std_logic;
    signal LatchAnd5C_And5C1_i_1: Std_logic;
    signal LatchAnd5C_And5C1_i_2: Std_logic;
    signal N_36_i: Std_logic;
    signal LatchAnd5C_And5C1_i_3: Std_logic;
    signal LatchAnd5C_And5C1_i_4: Std_logic;
    signal LatchAnd5C_And5C1_i_5: Std_logic;
    signal LatchAnd5C_And5C1_i_6: Std_logic;
    signal N_28_i: Std_logic;
    signal LatchAnd5C_And5C1_i_7: Std_logic;
    signal LatchAnd5C_And5C1_i_8: Std_logic;
    signal LatchAnd5C_And5C1_i_9: Std_logic;
    signal LatchAnd5C_And5C1_i_10: Std_logic;
    signal LatchAnd5C_And5C1_i_11: Std_logic;
    signal LatchAnd5C_And5C1_i_12: Std_logic;
    signal LatchAnd5C_And5C1_i_13: Std_logic;
    signal LatchAnd5C_And5C1_i_14: Std_logic;
    signal LatchAnd5C_And5C1_i_15: Std_logic;
    signal LatchAnd5C_And5C1_i_16: Std_logic;
    signal LatchAnd5C_And5C1_i_17: Std_logic;
    signal ps2_ireg_diff_33: Std_logic;
    signal INP_c_33: Std_logic;
    signal Pout2_33: Std_logic;
    signal ps2_ireg_diff_34: Std_logic;
    signal INP_c_34: Std_logic;
    signal Pout2_34: Std_logic;
    signal ps2_ireg_diff_35: Std_logic;
    signal INP_c_35: Std_logic;
    signal Pout2_35: Std_logic;
    signal Pout2_37: Std_logic;
    signal Pout2_36: Std_logic;
    signal ps2_ireg_diff_36: Std_logic;
    signal INP_c_36: Std_logic;
    signal outOr2_out_3: Std_logic;
    signal ps2_ireg_diff_37: Std_logic;
    signal INP_c_37: Std_logic;
    signal ps2_ireg_diff_38: Std_logic;
    signal INP_c_38: Std_logic;
    signal Pout2_38: Std_logic;
    signal ps2_ireg_diff_39: Std_logic;
    signal INP_c_39: Std_logic;
    signal Pout2_39: Std_logic;
    signal Pout4_9: Std_logic;
    signal Pout4_5: Std_logic;
    signal Pout4_0: Std_logic;
    signal BO3A_And3A_i_a2_0: Std_logic;
    signal ps4_ireg_diff_0: Std_logic;
    signal INP_c_0: Std_logic;
    signal Pout4_12: Std_logic;
    signal Pout4_11: Std_logic;
    signal Pout4_10: Std_logic;
    signal Pout4_3: Std_logic;
    signal ps4_ireg_diff_3: Std_logic;
    signal INP_c_3: Std_logic;
    signal Pout4_14: Std_logic;
    signal Pout4_4: Std_logic;
    signal BO3A_And5A_i_a2_5: Std_logic;
    signal ps4_ireg_diff_4: Std_logic;
    signal INP_c_4: Std_logic;
    signal ps4_ireg_diff_5: Std_logic;
    signal INP_c_5: Std_logic;
    signal Pout4_6: Std_logic;
    signal Pout4_7: Std_logic;
    signal Pout4_8: Std_logic;
    signal ps4_ireg_diff_6: Std_logic;
    signal INP_c_6: Std_logic;
    signal ps4_ireg_diff_8: Std_logic;
    signal INP_c_8: Std_logic;
    signal ps4_ireg_diff_9: Std_logic;
    signal INP_c_9: Std_logic;
    signal ps4_ireg_diff_10: Std_logic;
    signal INP_c_10: Std_logic;
    signal Pout4_2: Std_logic;
    signal BO3A_And5A_i_a2_3: Std_logic;
    signal ps4_ireg_diff_11: Std_logic;
    signal INP_c_11: Std_logic;
    signal Pout4_33: Std_logic;
    signal Pout4_13: Std_logic;
    signal BO3A_And5A_i_a2_4: Std_logic;
    signal ps4_ireg_diff_12: Std_logic;
    signal INP_c_12: Std_logic;
    signal Pout4_16: Std_logic;
    signal Pout4_34: Std_logic;
    signal Pout4_15: Std_logic;
    signal ps4_ireg_diff_14: Std_logic;
    signal INP_c_14: Std_logic;
    signal BO3A_And3A_i_a2_8: Std_logic;
    signal Pout4_35: Std_logic;
    signal ps4_ireg_diff_16: Std_logic;
    signal INP_c_16: Std_logic;
    signal Pout4_17: Std_logic;
    signal Pout4_18: Std_logic;
    signal Pout4_19: Std_logic;
    signal Pout4_36: Std_logic;
    signal ps4_ireg_diff_17: Std_logic;
    signal INP_c_17: Std_logic;
    signal Pout4_20: Std_logic;
    signal Pout4_37: Std_logic;
    signal ps4_ireg_diff_20: Std_logic;
    signal INP_c_20: Std_logic;
    signal Pout4_21: Std_logic;
    signal Pout4_39: Std_logic;
    signal Pout4_23: Std_logic;
    signal Pout4_22: Std_logic;
    signal ps4_ireg_diff_21: Std_logic;
    signal INP_c_21: Std_logic;
    signal Pout4_40: Std_logic;
    signal Pout4_25: Std_logic;
    signal Pout4_24: Std_logic;
    signal BO3A_And5A_i_a2_13: Std_logic;
    signal ps4_ireg_diff_24: Std_logic;
    signal INP_c_24: Std_logic;
    signal Pout4_42: Std_logic;
    signal Pout4_27: Std_logic;
    signal Pout4_26: Std_logic;
    signal ps4_ireg_diff_25: Std_logic;
    signal INP_c_25: Std_logic;
    signal Pout4_43: Std_logic;
    signal BO3A_And3A_i_a2_16: Std_logic;
    signal ps4_ireg_diff_26: Std_logic;
    signal INP_c_26: Std_logic;
    signal Pout4_28: Std_logic;
    signal BO3A_And5A_i_a2_0_14: Std_logic;
    signal ps4_ireg_diff_27: Std_logic;
    signal INP_c_27: Std_logic;
    signal Pout4_29: Std_logic;
    signal Pout4_30: Std_logic;
    signal Pout4_31: Std_logic;
    signal Pout4_45: Std_logic;
    signal ps4_ireg_diff_29: Std_logic;
    signal INP_c_29: Std_logic;
    signal ps4_ireg_diff_33: Std_logic;
    signal ps4_ireg_diff_36: Std_logic;
    signal ps4_ireg_diff_37: Std_logic;
    signal ps4_ireg_diff_39: Std_logic;
    signal outOr4_out_i_a3_3: Std_logic;
    signal ps4_ireg_diff_40: Std_logic;
    signal INP_c_40: Std_logic;
    signal Pout4_41: Std_logic;
    signal ps4_ireg_diff_41: Std_logic;
    signal INP_c_41: Std_logic;
    signal ps4_ireg_diff_42: Std_logic;
    signal INP_c_42: Std_logic;
    signal BO3A_And5A_i_a2_14: Std_logic;
    signal ps4_ireg_diff_43: Std_logic;
    signal INP_c_43: Std_logic;
    signal ps4_ireg_diff_44: Std_logic;
    signal INP_c_44: Std_logic;
    signal Pout4_44: Std_logic;
    signal ps4_ireg_diff_45: Std_logic;
    signal INP_c_45: Std_logic;
    signal Pout5_10: Std_logic;
    signal Pout5_9: Std_logic;
    signal Pout5_1: Std_logic;
    signal BO3B_And5B_i_a2_2: Std_logic;
    signal ps5_ireg_diff_1: Std_logic;
    signal INP_c_1: Std_logic;
    signal Pout5_8: Std_logic;
    signal Pout5_2: Std_logic;
    signal BO3B_And5B_i_a2_3: Std_logic;
    signal ps5_ireg_diff_2: Std_logic;
    signal INP_c_2: Std_logic;
    signal Pout5_12: Std_logic;
    signal Pout5_11: Std_logic;
    signal Pout5_3: Std_logic;
    signal ps5_ireg_diff_3: Std_logic;
    signal ps5_ireg_diff_5: Std_logic;
    signal Pout5_5: Std_logic;
    signal Pout5_6: Std_logic;
    signal Pout5_0: Std_logic;
    signal Pout5_7: Std_logic;
    signal ps5_ireg_diff_6: Std_logic;
    signal ps5_ireg_diff_8: Std_logic;
    signal ps5_ireg_diff_10: Std_logic;
    signal Pout5_14: Std_logic;
    signal Pout5_4: Std_logic;
    signal BO3B_And5B_i_a2_5: Std_logic;
    signal ps5_ireg_diff_11: Std_logic;
    signal Pout5_13: Std_logic;
    signal ps5_ireg_diff_12: Std_logic;
    signal Pout5_34: Std_logic;
    signal Pout5_17: Std_logic;
    signal BO3B_And3B_i_a2_6: Std_logic;
    signal ps5_ireg_diff_13: Std_logic;
    signal INP_c_13: Std_logic;
    signal Pout5_15: Std_logic;
    signal Pout5_16: Std_logic;
    signal ps5_ireg_diff_14: Std_logic;
    signal Pout5_36: Std_logic;
    signal Pout5_20: Std_logic;
    signal BO3B_And3B_i_a2_8: Std_logic;
    signal ps5_ireg_diff_16: Std_logic;
    signal Pout5_18: Std_logic;
    signal Pout5_19: Std_logic;
    signal ps5_ireg_diff_17: Std_logic;
    signal Pout5_37: Std_logic;
    signal ps5_ireg_diff_20: Std_logic;
    signal Pout5_21: Std_logic;
    signal Pout5_39: Std_logic;
    signal Pout5_23: Std_logic;
    signal Pout5_22: Std_logic;
    signal ps5_ireg_diff_21: Std_logic;
    signal Pout5_40: Std_logic;
    signal Pout5_25: Std_logic;
    signal Pout5_24: Std_logic;
    signal BO3B_And5B_i_a2_13: Std_logic;
    signal ps5_ireg_diff_24: Std_logic;
    signal Pout5_42: Std_logic;
    signal Pout5_27: Std_logic;
    signal Pout5_26: Std_logic;
    signal ps5_ireg_diff_25: Std_logic;
    signal Pout5_43: Std_logic;
    signal BO3B_And3B_i_a2_16: Std_logic;
    signal ps5_ireg_diff_26: Std_logic;
    signal Pout5_28: Std_logic;
    signal BO3B_And5B_i_a2_0_14: Std_logic;
    signal ps5_ireg_diff_27: Std_logic;
    signal Pout5_29: Std_logic;
    signal Pout5_30: Std_logic;
    signal Pout5_31: Std_logic;
    signal Pout5_45: Std_logic;
    signal ps5_ireg_diff_29: Std_logic;
    signal ps5_ireg_diff_32: Std_logic;
    signal INP_c_32: Std_logic;
    signal Pout5_32: Std_logic;
    signal Pout5_33: Std_logic;
    signal ps5_ireg_diff_33: Std_logic;
    signal ps5_ireg_diff_34: Std_logic;
    signal ps5_ireg_diff_36: Std_logic;
    signal ps5_ireg_diff_37: Std_logic;
    signal ps5_ireg_diff_39: Std_logic;
    signal ps5_ireg_diff_40: Std_logic;
    signal Pout5_41: Std_logic;
    signal ps5_ireg_diff_41: Std_logic;
    signal ps5_ireg_diff_42: Std_logic;
    signal BO3B_And5B_i_a2_14: Std_logic;
    signal ps5_ireg_diff_43: Std_logic;
    signal ps5_ireg_diff_44: Std_logic;
    signal Pout5_44: Std_logic;
    signal ps5_ireg_diff_45: Std_logic;
    signal Pout6_9: Std_logic;
    signal Pout6_5: Std_logic;
    signal Pout6_0: Std_logic;
    signal BO3C_N_137: Std_logic;
    signal ps6_ireg_diff_0: Std_logic;
    signal Pout6_12: Std_logic;
    signal Pout6_11: Std_logic;
    signal Pout6_10: Std_logic;
    signal Pout6_3: Std_logic;
    signal ps6_ireg_diff_3: Std_logic;
    signal Pout6_14: Std_logic;
    signal Pout6_4: Std_logic;
    signal BO3C_N_139: Std_logic;
    signal ps6_ireg_diff_4: Std_logic;
    signal ps6_ireg_diff_5: Std_logic;
    signal Pout6_6: Std_logic;
    signal Pout6_7: Std_logic;
    signal Pout6_8: Std_logic;
    signal ps6_ireg_diff_6: Std_logic;
    signal ps6_ireg_diff_8: Std_logic;
    signal ps6_ireg_diff_9: Std_logic;
    signal ps6_ireg_diff_10: Std_logic;
    signal Pout6_2: Std_logic;
    signal BO3C_N_133: Std_logic;
    signal ps6_ireg_diff_11: Std_logic;
    signal Pout6_33: Std_logic;
    signal Pout6_13: Std_logic;
    signal BO3C_N_128: Std_logic;
    signal ps6_ireg_diff_12: Std_logic;
    signal Pout6_16: Std_logic;
    signal Pout6_34: Std_logic;
    signal Pout6_15: Std_logic;
    signal ps6_ireg_diff_14: Std_logic;
    signal BO3C_N_131: Std_logic;
    signal Pout6_35: Std_logic;
    signal ps6_ireg_diff_16: Std_logic;
    signal Pout6_17: Std_logic;
    signal Pout6_18: Std_logic;
    signal Pout6_19: Std_logic;
    signal Pout6_36: Std_logic;
    signal ps6_ireg_diff_17: Std_logic;
    signal Pout6_20: Std_logic;
    signal Pout6_37: Std_logic;
    signal ps6_ireg_diff_20: Std_logic;
    signal Pout6_21: Std_logic;
    signal Pout6_22: Std_logic;
    signal Pout6_23: Std_logic;
    signal Pout6_39: Std_logic;
    signal ps6_ireg_diff_21: Std_logic;
    signal Pout6_24: Std_logic;
    signal Pout6_25: Std_logic;
    signal BO3C_N_140: Std_logic;
    signal Pout6_42: Std_logic;
    signal ps6_ireg_diff_25: Std_logic;
    signal Pout6_41: Std_logic;
    signal Pout6_26: Std_logic;
    signal BO3C_N_134: Std_logic;
    signal ps6_ireg_diff_26: Std_logic;
    signal Pout6_44: Std_logic;
    signal Pout6_28: Std_logic;
    signal Pout6_27: Std_logic;
    signal BO3C_N_135: Std_logic;
    signal ps6_ireg_diff_27: Std_logic;
    signal Pout6_31: Std_logic;
    signal Pout6_45: Std_logic;
    signal Pout6_30: Std_logic;
    signal Pout6_29: Std_logic;
    signal ps6_ireg_diff_29: Std_logic;
    signal ps6_ireg_diff_34: Std_logic;
    signal outOr6_out_i_a3_3: Std_logic;
    signal ps6_ireg_diff_35: Std_logic;
    signal ps6_ireg_diff_36: Std_logic;
    signal ps6_ireg_diff_37: Std_logic;
    signal ps6_ireg_diff_39: Std_logic;
    signal Pout6_40: Std_logic;
    signal BO3C_N_132: Std_logic;
    signal ps6_ireg_diff_40: Std_logic;
    signal ps6_ireg_diff_41: Std_logic;
    signal ps6_ireg_diff_42: Std_logic;
    signal Pout6_43: Std_logic;
    signal ps6_ireg_diff_43: Std_logic;
    signal ps6_ireg_diff_44: Std_logic;
    signal ps6_ireg_diff_45: Std_logic;
    signal ps2_res_33: Std_logic;
    signal ps2_res_32: Std_logic;
    signal ps2_res_i_33: Std_logic;
    signal ps2_res_i_32: Std_logic;
    signal ps2_ireg_rst1_32: Std_logic;
    signal ps2_ireg_rst1_33: Std_logic;
    signal ps2_res_35: Std_logic;
    signal ps2_res_34: Std_logic;
    signal ps2_res_i_35: Std_logic;
    signal ps2_res_i_34: Std_logic;
    signal ps2_ireg_rst1_34: Std_logic;
    signal ps2_ireg_rst1_35: Std_logic;
    signal ps2_res_37: Std_logic;
    signal ps2_res_36: Std_logic;
    signal ps2_res_i_37: Std_logic;
    signal ps2_res_i_36: Std_logic;
    signal ps2_ireg_rst1_36: Std_logic;
    signal ps2_ireg_rst1_37: Std_logic;
    signal ps2_res_39: Std_logic;
    signal ps2_res_38: Std_logic;
    signal ps2_res_i_39: Std_logic;
    signal ps2_res_i_38: Std_logic;
    signal ps2_ireg_rst1_38: Std_logic;
    signal ps2_ireg_rst1_39: Std_logic;
    signal ps2_retr_33: Std_logic;
    signal ps2_retr_32: Std_logic;
    signal ps2_iretrig_retr_i_33: Std_logic;
    signal ps2_iretrig_retr_i_32: Std_logic;
    signal ps2_iretrig_fin_32: Std_logic;
    signal ps2_iretrig_fin_33: Std_logic;
    signal ps2_retr_35: Std_logic;
    signal ps2_retr_34: Std_logic;
    signal ps2_iretrig_retr_i_35: Std_logic;
    signal ps2_iretrig_retr_i_34: Std_logic;
    signal ps2_iretrig_fin_34: Std_logic;
    signal ps2_iretrig_fin_35: Std_logic;
    signal ps2_retr_37: Std_logic;
    signal ps2_retr_36: Std_logic;
    signal ps2_iretrig_retr_i_37: Std_logic;
    signal ps2_iretrig_retr_i_36: Std_logic;
    signal ps2_iretrig_fin_36: Std_logic;
    signal ps2_iretrig_fin_37: Std_logic;
    signal ps2_retr_39: Std_logic;
    signal ps2_retr_38: Std_logic;
    signal ps2_iretrig_retr_i_39: Std_logic;
    signal ps2_iretrig_retr_i_38: Std_logic;
    signal ps2_iretrig_fin_38: Std_logic;
    signal ps2_iretrig_fin_39: Std_logic;
    signal Pout2_32: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_10_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_10_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_10_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_10_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_10_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_10_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_10_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_10_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_11_2: Std_logic;
    signal ps2_ireg_diff_32: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_11_2: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_11_2: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_11_2: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_11_2: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_11_2: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_11_2: Std_logic;
    signal ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_11_2: Std_logic;
    signal ps2_Pout2_i_32: Std_logic;
    signal ps2_Pout2_i_33: Std_logic;
    signal ps2_Pout2_i_34: Std_logic;
    signal ps2_Pout2_i_35: Std_logic;
    signal ps2_Pout2_i_36: Std_logic;
    signal ps2_Pout2_i_37: Std_logic;
    signal ps2_Pout2_i_38: Std_logic;
    signal ps2_Pout2_i_39: Std_logic;
    signal ps4_ireg_C_fast_8: Std_logic;
    signal ps4_ireg_C_fast_10: Std_logic;
    signal ps4_ireg_C_fast_11: Std_logic;
    signal ps4_ireg_C_fast_12: Std_logic;
    signal ps4_ireg_diff_13: Std_logic;
    signal ps4_ireg_C_fast_13: Std_logic;
    signal ps4_ireg_C_fast_16: Std_logic;
    signal ps4_ireg_C_fast_17: Std_logic;
    signal ps4_ireg_diff_18: Std_logic;
    signal INP_c_18: Std_logic;
    signal ps4_ireg_C_fast_18: Std_logic;
    signal ps4_ireg_diff_19: Std_logic;
    signal INP_c_19: Std_logic;
    signal ps4_ireg_C_fast_19: Std_logic;
    signal ps4_ireg_C_fast_20: Std_logic;
    signal ps4_ireg_C_fast_24: Std_logic;
    signal ps4_ireg_C_fast_25: Std_logic;
    signal ps4_ireg_C_fast_26: Std_logic;
    signal ps4_ireg_C_fast_27: Std_logic;
    signal ps4_ireg_C_fast_29: Std_logic;
    signal ps4_ireg_C_fast_33: Std_logic;
    signal ps4_ireg_diff_34: Std_logic;
    signal ps4_ireg_C_fast_34: Std_logic;
    signal ps4_ireg_diff_35: Std_logic;
    signal ps4_ireg_C_fast_35: Std_logic;
    signal ps4_ireg_C_fast_36: Std_logic;
    signal ps4_ireg_C_fast_37: Std_logic;
    signal ps4_ireg_diff_38: Std_logic;
    signal ps4_ireg_C_fast_38: Std_logic;
    signal ps4_ireg_C_fast_39: Std_logic;
    signal ps4_res_1: Std_logic;
    signal ps4_res_0: Std_logic;
    signal ps4_res_i_1: Std_logic;
    signal ps4_res_i_0: Std_logic;
    signal ps4_ireg_rst1_0: Std_logic;
    signal ps4_ireg_rst1_1: Std_logic;
    signal ps4_res_3: Std_logic;
    signal ps4_res_2: Std_logic;
    signal ps4_res_i_3: Std_logic;
    signal ps4_res_i_2: Std_logic;
    signal ps4_ireg_rst1_2: Std_logic;
    signal ps4_ireg_rst1_3: Std_logic;
    signal ps4_res_5: Std_logic;
    signal ps4_res_4: Std_logic;
    signal ps4_res_i_5: Std_logic;
    signal ps4_res_i_4: Std_logic;
    signal ps4_ireg_rst1_4: Std_logic;
    signal ps4_ireg_rst1_5: Std_logic;
    signal ps4_res_7: Std_logic;
    signal ps4_res_6: Std_logic;
    signal ps4_res_i_7: Std_logic;
    signal ps4_res_i_6: Std_logic;
    signal ps4_ireg_rst1_6: Std_logic;
    signal ps4_ireg_rst1_7: Std_logic;
    signal ps4_res_9: Std_logic;
    signal ps4_res_8: Std_logic;
    signal ps4_res_i_9: Std_logic;
    signal ps4_res_i_8: Std_logic;
    signal ps4_ireg_rst1_8: Std_logic;
    signal ps4_ireg_rst1_9: Std_logic;
    signal ps4_res_11: Std_logic;
    signal ps4_res_10: Std_logic;
    signal ps4_res_i_11: Std_logic;
    signal ps4_res_i_10: Std_logic;
    signal ps4_ireg_rst1_10: Std_logic;
    signal ps4_ireg_rst1_11: Std_logic;
    signal ps4_res_13: Std_logic;
    signal ps4_res_12: Std_logic;
    signal ps4_res_i_13: Std_logic;
    signal ps4_res_i_12: Std_logic;
    signal ps4_ireg_rst1_12: Std_logic;
    signal ps4_ireg_rst1_13: Std_logic;
    signal ps4_res_15: Std_logic;
    signal ps4_res_14: Std_logic;
    signal ps4_res_i_15: Std_logic;
    signal ps4_res_i_14: Std_logic;
    signal ps4_ireg_rst1_14: Std_logic;
    signal ps4_ireg_rst1_15: Std_logic;
    signal ps4_res_17: Std_logic;
    signal ps4_res_16: Std_logic;
    signal ps4_res_i_17: Std_logic;
    signal ps4_res_i_16: Std_logic;
    signal ps4_ireg_rst1_16: Std_logic;
    signal ps4_ireg_rst1_17: Std_logic;
    signal ps4_res_19: Std_logic;
    signal ps4_res_18: Std_logic;
    signal ps4_res_i_19: Std_logic;
    signal ps4_res_i_18: Std_logic;
    signal ps4_ireg_rst1_18: Std_logic;
    signal ps4_ireg_rst1_19: Std_logic;
    signal ps4_res_21: Std_logic;
    signal ps4_res_20: Std_logic;
    signal ps4_res_i_21: Std_logic;
    signal ps4_res_i_20: Std_logic;
    signal ps4_ireg_rst1_20: Std_logic;
    signal ps4_ireg_rst1_21: Std_logic;
    signal ps4_res_23: Std_logic;
    signal ps4_res_22: Std_logic;
    signal ps4_res_i_23: Std_logic;
    signal ps4_res_i_22: Std_logic;
    signal ps4_ireg_rst1_22: Std_logic;
    signal ps4_ireg_rst1_23: Std_logic;
    signal ps4_res_25: Std_logic;
    signal ps4_res_24: Std_logic;
    signal ps4_res_i_25: Std_logic;
    signal ps4_res_i_24: Std_logic;
    signal ps4_ireg_rst1_24: Std_logic;
    signal ps4_ireg_rst1_25: Std_logic;
    signal ps4_res_27: Std_logic;
    signal ps4_res_26: Std_logic;
    signal ps4_res_i_27: Std_logic;
    signal ps4_res_i_26: Std_logic;
    signal ps4_ireg_rst1_26: Std_logic;
    signal ps4_ireg_rst1_27: Std_logic;
    signal ps4_res_29: Std_logic;
    signal ps4_res_28: Std_logic;
    signal ps4_res_i_29: Std_logic;
    signal ps4_res_i_28: Std_logic;
    signal ps4_ireg_rst1_28: Std_logic;
    signal ps4_ireg_rst1_29: Std_logic;
    signal ps4_res_31: Std_logic;
    signal ps4_res_30: Std_logic;
    signal ps4_res_i_31: Std_logic;
    signal ps4_res_i_30: Std_logic;
    signal ps4_ireg_rst1_30: Std_logic;
    signal ps4_ireg_rst1_31: Std_logic;
    signal ps4_res_33: Std_logic;
    signal ps4_res_32: Std_logic;
    signal ps4_res_i_33: Std_logic;
    signal ps4_res_i_32: Std_logic;
    signal ps4_ireg_rst1_32: Std_logic;
    signal ps4_ireg_rst1_33: Std_logic;
    signal ps4_res_35: Std_logic;
    signal ps4_res_34: Std_logic;
    signal ps4_res_i_35: Std_logic;
    signal ps4_res_i_34: Std_logic;
    signal ps4_ireg_rst1_34: Std_logic;
    signal ps4_ireg_rst1_35: Std_logic;
    signal ps4_res_37: Std_logic;
    signal ps4_res_36: Std_logic;
    signal ps4_res_i_37: Std_logic;
    signal ps4_res_i_36: Std_logic;
    signal ps4_ireg_rst1_36: Std_logic;
    signal ps4_ireg_rst1_37: Std_logic;
    signal ps4_res_39: Std_logic;
    signal ps4_res_38: Std_logic;
    signal ps4_res_i_39: Std_logic;
    signal ps4_res_i_38: Std_logic;
    signal ps4_ireg_rst1_38: Std_logic;
    signal ps4_ireg_rst1_39: Std_logic;
    signal ps4_res_41: Std_logic;
    signal ps4_res_40: Std_logic;
    signal ps4_res_i_41: Std_logic;
    signal ps4_res_i_40: Std_logic;
    signal ps4_ireg_rst1_40: Std_logic;
    signal ps4_ireg_rst1_41: Std_logic;
    signal ps4_res_43: Std_logic;
    signal ps4_res_42: Std_logic;
    signal ps4_res_i_43: Std_logic;
    signal ps4_res_i_42: Std_logic;
    signal ps4_ireg_rst1_42: Std_logic;
    signal ps4_ireg_rst1_43: Std_logic;
    signal ps4_res_45: Std_logic;
    signal ps4_res_44: Std_logic;
    signal ps4_res_i_45: Std_logic;
    signal ps4_res_i_44: Std_logic;
    signal ps4_ireg_rst1_44: Std_logic;
    signal ps4_ireg_rst1_45: Std_logic;
    signal ps4_retr_1: Std_logic;
    signal ps4_retr_0: Std_logic;
    signal ps4_iretrig_retr_i_1: Std_logic;
    signal ps4_iretrig_retr_i_0: Std_logic;
    signal ps4_iretrig_fin_0: Std_logic;
    signal ps4_iretrig_fin_1: Std_logic;
    signal ps4_retr_3: Std_logic;
    signal ps4_retr_2: Std_logic;
    signal ps4_iretrig_retr_i_3: Std_logic;
    signal ps4_iretrig_retr_i_2: Std_logic;
    signal ps4_iretrig_fin_2: Std_logic;
    signal ps4_iretrig_fin_3: Std_logic;
    signal ps4_retr_5: Std_logic;
    signal ps4_retr_4: Std_logic;
    signal ps4_iretrig_retr_i_5: Std_logic;
    signal ps4_iretrig_retr_i_4: Std_logic;
    signal ps4_iretrig_fin_4: Std_logic;
    signal ps4_iretrig_fin_5: Std_logic;
    signal ps4_retr_7: Std_logic;
    signal ps4_retr_6: Std_logic;
    signal ps4_iretrig_retr_i_7: Std_logic;
    signal ps4_iretrig_retr_i_6: Std_logic;
    signal ps4_iretrig_fin_6: Std_logic;
    signal ps4_iretrig_fin_7: Std_logic;
    signal ps4_retr_9: Std_logic;
    signal ps4_retr_8: Std_logic;
    signal ps4_iretrig_retr_i_9: Std_logic;
    signal ps4_iretrig_retr_i_8: Std_logic;
    signal ps4_iretrig_fin_8: Std_logic;
    signal ps4_iretrig_fin_9: Std_logic;
    signal ps4_retr_11: Std_logic;
    signal ps4_retr_10: Std_logic;
    signal ps4_iretrig_retr_i_11: Std_logic;
    signal ps4_iretrig_retr_i_10: Std_logic;
    signal ps4_iretrig_fin_10: Std_logic;
    signal ps4_iretrig_fin_11: Std_logic;
    signal ps4_retr_13: Std_logic;
    signal ps4_retr_12: Std_logic;
    signal ps4_iretrig_retr_i_13: Std_logic;
    signal ps4_iretrig_retr_i_12: Std_logic;
    signal ps4_iretrig_fin_12: Std_logic;
    signal ps4_iretrig_fin_13: Std_logic;
    signal ps4_retr_15: Std_logic;
    signal ps4_retr_14: Std_logic;
    signal ps4_iretrig_retr_i_15: Std_logic;
    signal ps4_iretrig_retr_i_14: Std_logic;
    signal ps4_iretrig_fin_14: Std_logic;
    signal ps4_iretrig_fin_15: Std_logic;
    signal ps4_retr_17: Std_logic;
    signal ps4_retr_16: Std_logic;
    signal ps4_iretrig_retr_i_17: Std_logic;
    signal ps4_iretrig_retr_i_16: Std_logic;
    signal ps4_iretrig_fin_16: Std_logic;
    signal ps4_iretrig_fin_17: Std_logic;
    signal ps4_retr_19: Std_logic;
    signal ps4_retr_18: Std_logic;
    signal ps4_iretrig_retr_i_19: Std_logic;
    signal ps4_iretrig_retr_i_18: Std_logic;
    signal ps4_iretrig_fin_18: Std_logic;
    signal ps4_iretrig_fin_19: Std_logic;
    signal ps4_retr_21: Std_logic;
    signal ps4_retr_20: Std_logic;
    signal ps4_iretrig_retr_i_21: Std_logic;
    signal ps4_iretrig_retr_i_20: Std_logic;
    signal ps4_iretrig_fin_20: Std_logic;
    signal ps4_iretrig_fin_21: Std_logic;
    signal ps4_retr_23: Std_logic;
    signal ps4_retr_22: Std_logic;
    signal ps4_iretrig_retr_i_23: Std_logic;
    signal ps4_iretrig_retr_i_22: Std_logic;
    signal ps4_iretrig_fin_22: Std_logic;
    signal ps4_iretrig_fin_23: Std_logic;
    signal ps4_retr_25: Std_logic;
    signal ps4_retr_24: Std_logic;
    signal ps4_iretrig_retr_i_25: Std_logic;
    signal ps4_iretrig_retr_i_24: Std_logic;
    signal ps4_iretrig_fin_24: Std_logic;
    signal ps4_iretrig_fin_25: Std_logic;
    signal ps4_retr_27: Std_logic;
    signal ps4_retr_26: Std_logic;
    signal ps4_iretrig_retr_i_27: Std_logic;
    signal ps4_iretrig_retr_i_26: Std_logic;
    signal ps4_iretrig_fin_26: Std_logic;
    signal ps4_iretrig_fin_27: Std_logic;
    signal ps4_retr_29: Std_logic;
    signal ps4_retr_28: Std_logic;
    signal ps4_iretrig_retr_i_29: Std_logic;
    signal ps4_iretrig_retr_i_28: Std_logic;
    signal ps4_iretrig_fin_28: Std_logic;
    signal ps4_iretrig_fin_29: Std_logic;
    signal ps4_retr_31: Std_logic;
    signal ps4_retr_30: Std_logic;
    signal ps4_iretrig_retr_i_31: Std_logic;
    signal ps4_iretrig_retr_i_30: Std_logic;
    signal ps4_iretrig_fin_30: Std_logic;
    signal ps4_iretrig_fin_31: Std_logic;
    signal ps4_retr_33: Std_logic;
    signal ps4_retr_32: Std_logic;
    signal ps4_iretrig_retr_i_33: Std_logic;
    signal ps4_iretrig_retr_i_32: Std_logic;
    signal ps4_iretrig_fin_32: Std_logic;
    signal ps4_iretrig_fin_33: Std_logic;
    signal ps4_retr_35: Std_logic;
    signal ps4_retr_34: Std_logic;
    signal ps4_iretrig_retr_i_35: Std_logic;
    signal ps4_iretrig_retr_i_34: Std_logic;
    signal ps4_iretrig_fin_34: Std_logic;
    signal ps4_iretrig_fin_35: Std_logic;
    signal ps4_retr_37: Std_logic;
    signal ps4_retr_36: Std_logic;
    signal ps4_iretrig_retr_i_37: Std_logic;
    signal ps4_iretrig_retr_i_36: Std_logic;
    signal ps4_iretrig_fin_36: Std_logic;
    signal ps4_iretrig_fin_37: Std_logic;
    signal ps4_retr_39: Std_logic;
    signal ps4_retr_38: Std_logic;
    signal ps4_iretrig_retr_i_39: Std_logic;
    signal ps4_iretrig_retr_i_38: Std_logic;
    signal ps4_iretrig_fin_38: Std_logic;
    signal ps4_iretrig_fin_39: Std_logic;
    signal ps4_retr_41: Std_logic;
    signal ps4_retr_40: Std_logic;
    signal ps4_iretrig_retr_i_41: Std_logic;
    signal ps4_iretrig_retr_i_40: Std_logic;
    signal ps4_iretrig_fin_40: Std_logic;
    signal ps4_iretrig_fin_41: Std_logic;
    signal ps4_retr_43: Std_logic;
    signal ps4_retr_42: Std_logic;
    signal ps4_iretrig_retr_i_43: Std_logic;
    signal ps4_iretrig_retr_i_42: Std_logic;
    signal ps4_iretrig_fin_42: Std_logic;
    signal ps4_iretrig_fin_43: Std_logic;
    signal ps4_retr_45: Std_logic;
    signal ps4_retr_44: Std_logic;
    signal ps4_iretrig_retr_i_45: Std_logic;
    signal ps4_iretrig_retr_i_44: Std_logic;
    signal ps4_iretrig_fin_44: Std_logic;
    signal ps4_iretrig_fin_45: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_3: Std_logic;
    signal Pout4_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_3: Std_logic;
    signal Pout4_32: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_30_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_29_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_31_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_3: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_32_4: Std_logic;
    signal ps4_ireg_diff_1: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_32_4: Std_logic;
    signal ps4_ireg_diff_2: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_32_4: Std_logic;
    signal ps4_ireg_diff_7: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_32_4: Std_logic;
    signal ps4_ireg_diff_15: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_32_4: Std_logic;
    signal ps4_ireg_diff_22: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_32_4: Std_logic;
    signal ps4_ireg_diff_23: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_32_4: Std_logic;
    signal ps4_ireg_diff_28: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_32_4: Std_logic;
    signal ps4_ireg_diff_30: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_32_4: Std_logic;
    signal ps4_ireg_diff_31: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_32_4: Std_logic;
    signal ps4_ireg_diff_32: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_32_4: Std_logic;
    signal ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_32_4: Std_logic;
    signal ps4_Pout4_i_0: Std_logic;
    signal ps4_Pout4_i_1: Std_logic;
    signal ps4_Pout4_i_2: Std_logic;
    signal ps4_Pout4_i_3: Std_logic;
    signal ps4_Pout4_i_4: Std_logic;
    signal ps4_Pout4_i_5: Std_logic;
    signal ps4_Pout4_i_6: Std_logic;
    signal ps4_Pout4_i_7: Std_logic;
    signal INP_c_7: Std_logic;
    signal ps4_C_fast_i_8: Std_logic;
    signal ps4_Pout4_i_9: Std_logic;
    signal ps4_C_fast_i_10: Std_logic;
    signal ps4_C_fast_i_11: Std_logic;
    signal ps4_C_fast_i_12: Std_logic;
    signal ps4_C_fast_i_13: Std_logic;
    signal ps4_Pout4_i_14: Std_logic;
    signal ps4_Pout4_i_15: Std_logic;
    signal INP_c_15: Std_logic;
    signal ps4_C_fast_i_16: Std_logic;
    signal ps4_C_fast_i_17: Std_logic;
    signal ps4_C_fast_i_18: Std_logic;
    signal ps4_C_fast_i_19: Std_logic;
    signal ps4_C_fast_i_20: Std_logic;
    signal ps4_Pout4_i_21: Std_logic;
    signal ps4_Pout4_i_22: Std_logic;
    signal INP_c_22: Std_logic;
    signal ps4_Pout4_i_23: Std_logic;
    signal INP_c_23: Std_logic;
    signal ps4_C_fast_i_24: Std_logic;
    signal ps4_C_fast_i_25: Std_logic;
    signal ps4_C_fast_i_26: Std_logic;
    signal ps4_C_fast_i_27: Std_logic;
    signal ps4_Pout4_i_28: Std_logic;
    signal INP_c_28: Std_logic;
    signal ps4_C_fast_i_29: Std_logic;
    signal ps4_Pout4_i_30: Std_logic;
    signal INP_c_30: Std_logic;
    signal ps4_Pout4_i_31: Std_logic;
    signal INP_c_31: Std_logic;
    signal ps4_Pout4_i_32: Std_logic;
    signal ps4_C_fast_i_33: Std_logic;
    signal ps4_C_fast_i_34: Std_logic;
    signal ps4_C_fast_i_35: Std_logic;
    signal ps4_C_fast_i_36: Std_logic;
    signal ps4_C_fast_i_37: Std_logic;
    signal ps4_C_fast_i_38: Std_logic;
    signal ps4_C_fast_i_39: Std_logic;
    signal ps4_Pout4_i_40: Std_logic;
    signal ps4_Pout4_i_41: Std_logic;
    signal ps4_Pout4_i_42: Std_logic;
    signal ps4_Pout4_i_43: Std_logic;
    signal ps4_Pout4_i_44: Std_logic;
    signal ps4_Pout4_i_45: Std_logic;
    signal ps5_ireg_diff_9: Std_logic;
    signal ps5_ireg_C_fast_9: Std_logic;
    signal ps5_ireg_C_fast_10: Std_logic;
    signal ps5_ireg_C_fast_11: Std_logic;
    signal ps5_ireg_C_fast_12: Std_logic;
    signal ps5_ireg_C_fast_14: Std_logic;
    signal ps5_ireg_diff_15: Std_logic;
    signal ps5_ireg_C_fast_15: Std_logic;
    signal ps5_ireg_C_fast_16: Std_logic;
    signal ps5_ireg_C_fast_17: Std_logic;
    signal ps5_ireg_diff_18: Std_logic;
    signal ps5_ireg_C_fast_18: Std_logic;
    signal ps5_ireg_diff_19: Std_logic;
    signal ps5_ireg_C_fast_19: Std_logic;
    signal ps5_ireg_C_fast_20: Std_logic;
    signal ps5_ireg_C_fast_24: Std_logic;
    signal ps5_ireg_C_fast_25: Std_logic;
    signal ps5_ireg_C_fast_26: Std_logic;
    signal ps5_ireg_C_fast_27: Std_logic;
    signal ps5_ireg_C_fast_29: Std_logic;
    signal ps5_res_1: Std_logic;
    signal ps5_res_0: Std_logic;
    signal ps5_res_i_1: Std_logic;
    signal ps5_res_i_0: Std_logic;
    signal ps5_ireg_rst1_0: Std_logic;
    signal ps5_ireg_rst1_1: Std_logic;
    signal ps5_res_3: Std_logic;
    signal ps5_res_2: Std_logic;
    signal ps5_res_i_3: Std_logic;
    signal ps5_res_i_2: Std_logic;
    signal ps5_ireg_rst1_2: Std_logic;
    signal ps5_ireg_rst1_3: Std_logic;
    signal ps5_res_5: Std_logic;
    signal ps5_res_4: Std_logic;
    signal ps5_res_i_5: Std_logic;
    signal ps5_res_i_4: Std_logic;
    signal ps5_ireg_rst1_4: Std_logic;
    signal ps5_ireg_rst1_5: Std_logic;
    signal ps5_res_7: Std_logic;
    signal ps5_res_6: Std_logic;
    signal ps5_res_i_7: Std_logic;
    signal ps5_res_i_6: Std_logic;
    signal ps5_ireg_rst1_6: Std_logic;
    signal ps5_ireg_rst1_7: Std_logic;
    signal ps5_res_9: Std_logic;
    signal ps5_res_8: Std_logic;
    signal ps5_res_i_9: Std_logic;
    signal ps5_res_i_8: Std_logic;
    signal ps5_ireg_rst1_8: Std_logic;
    signal ps5_ireg_rst1_9: Std_logic;
    signal ps5_res_11: Std_logic;
    signal ps5_res_10: Std_logic;
    signal ps5_res_i_11: Std_logic;
    signal ps5_res_i_10: Std_logic;
    signal ps5_ireg_rst1_10: Std_logic;
    signal ps5_ireg_rst1_11: Std_logic;
    signal ps5_res_13: Std_logic;
    signal ps5_res_12: Std_logic;
    signal ps5_res_i_13: Std_logic;
    signal ps5_res_i_12: Std_logic;
    signal ps5_ireg_rst1_12: Std_logic;
    signal ps5_ireg_rst1_13: Std_logic;
    signal ps5_res_15: Std_logic;
    signal ps5_res_14: Std_logic;
    signal ps5_res_i_15: Std_logic;
    signal ps5_res_i_14: Std_logic;
    signal ps5_ireg_rst1_14: Std_logic;
    signal ps5_ireg_rst1_15: Std_logic;
    signal ps5_res_17: Std_logic;
    signal ps5_res_16: Std_logic;
    signal ps5_res_i_17: Std_logic;
    signal ps5_res_i_16: Std_logic;
    signal ps5_ireg_rst1_16: Std_logic;
    signal ps5_ireg_rst1_17: Std_logic;
    signal ps5_res_19: Std_logic;
    signal ps5_res_18: Std_logic;
    signal ps5_res_i_19: Std_logic;
    signal ps5_res_i_18: Std_logic;
    signal ps5_ireg_rst1_18: Std_logic;
    signal ps5_ireg_rst1_19: Std_logic;
    signal ps5_res_21: Std_logic;
    signal ps5_res_20: Std_logic;
    signal ps5_res_i_21: Std_logic;
    signal ps5_res_i_20: Std_logic;
    signal ps5_ireg_rst1_20: Std_logic;
    signal ps5_ireg_rst1_21: Std_logic;
    signal ps5_res_23: Std_logic;
    signal ps5_res_22: Std_logic;
    signal ps5_res_i_23: Std_logic;
    signal ps5_res_i_22: Std_logic;
    signal ps5_ireg_rst1_22: Std_logic;
    signal ps5_ireg_rst1_23: Std_logic;
    signal ps5_res_25: Std_logic;
    signal ps5_res_24: Std_logic;
    signal ps5_res_i_25: Std_logic;
    signal ps5_res_i_24: Std_logic;
    signal ps5_ireg_rst1_24: Std_logic;
    signal ps5_ireg_rst1_25: Std_logic;
    signal ps5_res_27: Std_logic;
    signal ps5_res_26: Std_logic;
    signal ps5_res_i_27: Std_logic;
    signal ps5_res_i_26: Std_logic;
    signal ps5_ireg_rst1_26: Std_logic;
    signal ps5_ireg_rst1_27: Std_logic;
    signal ps5_res_29: Std_logic;
    signal ps5_res_28: Std_logic;
    signal ps5_res_i_29: Std_logic;
    signal ps5_res_i_28: Std_logic;
    signal ps5_ireg_rst1_28: Std_logic;
    signal ps5_ireg_rst1_29: Std_logic;
    signal ps5_res_31: Std_logic;
    signal ps5_res_30: Std_logic;
    signal ps5_res_i_31: Std_logic;
    signal ps5_res_i_30: Std_logic;
    signal ps5_ireg_rst1_30: Std_logic;
    signal ps5_ireg_rst1_31: Std_logic;
    signal ps5_res_33: Std_logic;
    signal ps5_res_32: Std_logic;
    signal ps5_res_i_33: Std_logic;
    signal ps5_res_i_32: Std_logic;
    signal ps5_ireg_rst1_32: Std_logic;
    signal ps5_ireg_rst1_33: Std_logic;
    signal ps5_res_35: Std_logic;
    signal ps5_res_34: Std_logic;
    signal ps5_res_i_35: Std_logic;
    signal ps5_res_i_34: Std_logic;
    signal ps5_ireg_rst1_34: Std_logic;
    signal ps5_ireg_rst1_35: Std_logic;
    signal ps5_res_37: Std_logic;
    signal ps5_res_36: Std_logic;
    signal ps5_res_i_37: Std_logic;
    signal ps5_res_i_36: Std_logic;
    signal ps5_ireg_rst1_36: Std_logic;
    signal ps5_ireg_rst1_37: Std_logic;
    signal ps5_res_39: Std_logic;
    signal ps5_res_38: Std_logic;
    signal ps5_res_i_39: Std_logic;
    signal ps5_res_i_38: Std_logic;
    signal ps5_ireg_rst1_38: Std_logic;
    signal ps5_ireg_rst1_39: Std_logic;
    signal ps5_res_41: Std_logic;
    signal ps5_res_40: Std_logic;
    signal ps5_res_i_41: Std_logic;
    signal ps5_res_i_40: Std_logic;
    signal ps5_ireg_rst1_40: Std_logic;
    signal ps5_ireg_rst1_41: Std_logic;
    signal ps5_res_43: Std_logic;
    signal ps5_res_42: Std_logic;
    signal ps5_res_i_43: Std_logic;
    signal ps5_res_i_42: Std_logic;
    signal ps5_ireg_rst1_42: Std_logic;
    signal ps5_ireg_rst1_43: Std_logic;
    signal ps5_res_45: Std_logic;
    signal ps5_res_44: Std_logic;
    signal ps5_res_i_45: Std_logic;
    signal ps5_res_i_44: Std_logic;
    signal ps5_ireg_rst1_44: Std_logic;
    signal ps5_ireg_rst1_45: Std_logic;
    signal ps5_retr_1: Std_logic;
    signal ps5_retr_0: Std_logic;
    signal ps5_iretrig_retr_i_1: Std_logic;
    signal ps5_iretrig_retr_i_0: Std_logic;
    signal ps5_iretrig_fin_0: Std_logic;
    signal ps5_iretrig_fin_1: Std_logic;
    signal ps5_retr_3: Std_logic;
    signal ps5_retr_2: Std_logic;
    signal ps5_iretrig_retr_i_3: Std_logic;
    signal ps5_iretrig_retr_i_2: Std_logic;
    signal ps5_iretrig_fin_2: Std_logic;
    signal ps5_iretrig_fin_3: Std_logic;
    signal ps5_retr_5: Std_logic;
    signal ps5_retr_4: Std_logic;
    signal ps5_iretrig_retr_i_5: Std_logic;
    signal ps5_iretrig_retr_i_4: Std_logic;
    signal ps5_iretrig_fin_4: Std_logic;
    signal ps5_iretrig_fin_5: Std_logic;
    signal ps5_retr_7: Std_logic;
    signal ps5_retr_6: Std_logic;
    signal ps5_iretrig_retr_i_7: Std_logic;
    signal ps5_iretrig_retr_i_6: Std_logic;
    signal ps5_iretrig_fin_6: Std_logic;
    signal ps5_iretrig_fin_7: Std_logic;
    signal ps5_retr_9: Std_logic;
    signal ps5_retr_8: Std_logic;
    signal ps5_iretrig_retr_i_9: Std_logic;
    signal ps5_iretrig_retr_i_8: Std_logic;
    signal ps5_iretrig_fin_8: Std_logic;
    signal ps5_iretrig_fin_9: Std_logic;
    signal ps5_retr_11: Std_logic;
    signal ps5_retr_10: Std_logic;
    signal ps5_iretrig_retr_i_11: Std_logic;
    signal ps5_iretrig_retr_i_10: Std_logic;
    signal ps5_iretrig_fin_10: Std_logic;
    signal ps5_iretrig_fin_11: Std_logic;
    signal ps5_retr_13: Std_logic;
    signal ps5_retr_12: Std_logic;
    signal ps5_iretrig_retr_i_13: Std_logic;
    signal ps5_iretrig_retr_i_12: Std_logic;
    signal ps5_iretrig_fin_12: Std_logic;
    signal ps5_iretrig_fin_13: Std_logic;
    signal ps5_retr_15: Std_logic;
    signal ps5_retr_14: Std_logic;
    signal ps5_iretrig_retr_i_15: Std_logic;
    signal ps5_iretrig_retr_i_14: Std_logic;
    signal ps5_iretrig_fin_14: Std_logic;
    signal ps5_iretrig_fin_15: Std_logic;
    signal ps5_retr_17: Std_logic;
    signal ps5_retr_16: Std_logic;
    signal ps5_iretrig_retr_i_17: Std_logic;
    signal ps5_iretrig_retr_i_16: Std_logic;
    signal ps5_iretrig_fin_16: Std_logic;
    signal ps5_iretrig_fin_17: Std_logic;
    signal ps5_retr_19: Std_logic;
    signal ps5_retr_18: Std_logic;
    signal ps5_iretrig_retr_i_19: Std_logic;
    signal ps5_iretrig_retr_i_18: Std_logic;
    signal ps5_iretrig_fin_18: Std_logic;
    signal ps5_iretrig_fin_19: Std_logic;
    signal ps5_retr_21: Std_logic;
    signal ps5_retr_20: Std_logic;
    signal ps5_iretrig_retr_i_21: Std_logic;
    signal ps5_iretrig_retr_i_20: Std_logic;
    signal ps5_iretrig_fin_20: Std_logic;
    signal ps5_iretrig_fin_21: Std_logic;
    signal ps5_retr_23: Std_logic;
    signal ps5_retr_22: Std_logic;
    signal ps5_iretrig_retr_i_23: Std_logic;
    signal ps5_iretrig_retr_i_22: Std_logic;
    signal ps5_iretrig_fin_22: Std_logic;
    signal ps5_iretrig_fin_23: Std_logic;
    signal ps5_retr_25: Std_logic;
    signal ps5_retr_24: Std_logic;
    signal ps5_iretrig_retr_i_25: Std_logic;
    signal ps5_iretrig_retr_i_24: Std_logic;
    signal ps5_iretrig_fin_24: Std_logic;
    signal ps5_iretrig_fin_25: Std_logic;
    signal ps5_retr_27: Std_logic;
    signal ps5_retr_26: Std_logic;
    signal ps5_iretrig_retr_i_27: Std_logic;
    signal ps5_iretrig_retr_i_26: Std_logic;
    signal ps5_iretrig_fin_26: Std_logic;
    signal ps5_iretrig_fin_27: Std_logic;
    signal ps5_retr_29: Std_logic;
    signal ps5_retr_28: Std_logic;
    signal ps5_iretrig_retr_i_29: Std_logic;
    signal ps5_iretrig_retr_i_28: Std_logic;
    signal ps5_iretrig_fin_28: Std_logic;
    signal ps5_iretrig_fin_29: Std_logic;
    signal ps5_retr_31: Std_logic;
    signal ps5_retr_30: Std_logic;
    signal ps5_iretrig_retr_i_31: Std_logic;
    signal ps5_iretrig_retr_i_30: Std_logic;
    signal ps5_iretrig_fin_30: Std_logic;
    signal ps5_iretrig_fin_31: Std_logic;
    signal ps5_retr_33: Std_logic;
    signal ps5_retr_32: Std_logic;
    signal ps5_iretrig_retr_i_33: Std_logic;
    signal ps5_iretrig_retr_i_32: Std_logic;
    signal ps5_iretrig_fin_32: Std_logic;
    signal ps5_iretrig_fin_33: Std_logic;
    signal ps5_retr_35: Std_logic;
    signal ps5_retr_34: Std_logic;
    signal ps5_iretrig_retr_i_35: Std_logic;
    signal ps5_iretrig_retr_i_34: Std_logic;
    signal ps5_iretrig_fin_34: Std_logic;
    signal ps5_iretrig_fin_35: Std_logic;
    signal ps5_retr_37: Std_logic;
    signal ps5_retr_36: Std_logic;
    signal ps5_iretrig_retr_i_37: Std_logic;
    signal ps5_iretrig_retr_i_36: Std_logic;
    signal ps5_iretrig_fin_36: Std_logic;
    signal ps5_iretrig_fin_37: Std_logic;
    signal ps5_retr_39: Std_logic;
    signal ps5_retr_38: Std_logic;
    signal ps5_iretrig_retr_i_39: Std_logic;
    signal ps5_iretrig_retr_i_38: Std_logic;
    signal ps5_iretrig_fin_38: Std_logic;
    signal ps5_iretrig_fin_39: Std_logic;
    signal ps5_retr_41: Std_logic;
    signal ps5_retr_40: Std_logic;
    signal ps5_iretrig_retr_i_41: Std_logic;
    signal ps5_iretrig_retr_i_40: Std_logic;
    signal ps5_iretrig_fin_40: Std_logic;
    signal ps5_iretrig_fin_41: Std_logic;
    signal ps5_retr_43: Std_logic;
    signal ps5_retr_42: Std_logic;
    signal ps5_iretrig_retr_i_43: Std_logic;
    signal ps5_iretrig_retr_i_42: Std_logic;
    signal ps5_iretrig_fin_42: Std_logic;
    signal ps5_iretrig_fin_43: Std_logic;
    signal ps5_retr_45: Std_logic;
    signal ps5_retr_44: Std_logic;
    signal ps5_iretrig_retr_i_45: Std_logic;
    signal ps5_iretrig_retr_i_44: Std_logic;
    signal ps5_iretrig_fin_44: Std_logic;
    signal ps5_iretrig_fin_45: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_4: Std_logic;
    signal Pout5_35: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_4: Std_logic;
    signal Pout5_38: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_49_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_48_1: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_2: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_51_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_50_3: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_52_5: Std_logic;
    signal ps5_ireg_diff_0: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_52_5: Std_logic;
    signal ps5_ireg_diff_4: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_52_5: Std_logic;
    signal ps5_ireg_diff_7: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_52_5: Std_logic;
    signal ps5_ireg_diff_22: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_52_5: Std_logic;
    signal ps5_ireg_diff_23: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_52_5: Std_logic;
    signal ps5_ireg_diff_28: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_52_5: Std_logic;
    signal ps5_ireg_diff_30: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_52_5: Std_logic;
    signal ps5_ireg_diff_31: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_52_5: Std_logic;
    signal ps5_ireg_diff_35: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_52_5: Std_logic;
    signal ps5_ireg_diff_38: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_52_5: Std_logic;
    signal ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_52_5: Std_logic;
    signal ps5_Pout5_i_0: Std_logic;
    signal ps5_Pout5_i_1: Std_logic;
    signal ps5_Pout5_i_2: Std_logic;
    signal ps5_Pout5_i_3: Std_logic;
    signal ps5_Pout5_i_4: Std_logic;
    signal ps5_Pout5_i_5: Std_logic;
    signal ps5_Pout5_i_6: Std_logic;
    signal ps5_Pout5_i_7: Std_logic;
    signal ps5_Pout5_i_8: Std_logic;
    signal ps5_C_fast_i_9: Std_logic;
    signal ps5_C_fast_i_10: Std_logic;
    signal ps5_C_fast_i_11: Std_logic;
    signal ps5_C_fast_i_12: Std_logic;
    signal ps5_Pout5_i_13: Std_logic;
    signal ps5_C_fast_i_14: Std_logic;
    signal ps5_C_fast_i_15: Std_logic;
    signal ps5_C_fast_i_16: Std_logic;
    signal ps5_C_fast_i_17: Std_logic;
    signal ps5_C_fast_i_18: Std_logic;
    signal ps5_C_fast_i_19: Std_logic;
    signal ps5_C_fast_i_20: Std_logic;
    signal ps5_Pout5_i_21: Std_logic;
    signal ps5_Pout5_i_22: Std_logic;
    signal ps5_Pout5_i_23: Std_logic;
    signal ps5_C_fast_i_24: Std_logic;
    signal ps5_C_fast_i_25: Std_logic;
    signal ps5_C_fast_i_26: Std_logic;
    signal ps5_C_fast_i_27: Std_logic;
    signal ps5_Pout5_i_28: Std_logic;
    signal ps5_C_fast_i_29: Std_logic;
    signal ps5_Pout5_i_30: Std_logic;
    signal ps5_Pout5_i_31: Std_logic;
    signal ps5_Pout5_i_32: Std_logic;
    signal ps5_Pout5_i_33: Std_logic;
    signal ps5_Pout5_i_34: Std_logic;
    signal ps5_Pout5_i_35: Std_logic;
    signal ps5_Pout5_i_36: Std_logic;
    signal ps5_Pout5_i_37: Std_logic;
    signal ps5_Pout5_i_38: Std_logic;
    signal ps5_Pout5_i_39: Std_logic;
    signal ps5_Pout5_i_40: Std_logic;
    signal ps5_Pout5_i_41: Std_logic;
    signal ps5_Pout5_i_42: Std_logic;
    signal ps5_Pout5_i_43: Std_logic;
    signal ps5_Pout5_i_44: Std_logic;
    signal ps5_Pout5_i_45: Std_logic;
    signal ps6_ireg_C_fast_8: Std_logic;
    signal ps6_ireg_C_fast_10: Std_logic;
    signal ps6_ireg_C_fast_11: Std_logic;
    signal ps6_ireg_C_fast_12: Std_logic;
    signal ps6_ireg_diff_13: Std_logic;
    signal ps6_ireg_C_fast_13: Std_logic;
    signal ps6_ireg_C_fast_16: Std_logic;
    signal ps6_ireg_C_fast_17: Std_logic;
    signal ps6_ireg_diff_18: Std_logic;
    signal ps6_ireg_C_fast_18: Std_logic;
    signal ps6_ireg_diff_19: Std_logic;
    signal ps6_ireg_C_fast_19: Std_logic;
    signal ps6_ireg_C_fast_20: Std_logic;
    signal ps6_ireg_diff_22: Std_logic;
    signal ps6_ireg_C_fast_22: Std_logic;
    signal ps6_ireg_diff_23: Std_logic;
    signal ps6_ireg_C_fast_23: Std_logic;
    signal ps6_ireg_C_fast_25: Std_logic;
    signal ps6_ireg_C_fast_26: Std_logic;
    signal ps6_ireg_C_fast_27: Std_logic;
    signal ps6_ireg_diff_28: Std_logic;
    signal ps6_ireg_C_fast_28: Std_logic;
    signal ps6_ireg_diff_33: Std_logic;
    signal ps6_ireg_C_fast_33: Std_logic;
    signal ps6_ireg_C_fast_34: Std_logic;
    signal ps6_ireg_C_fast_35: Std_logic;
    signal ps6_ireg_C_fast_36: Std_logic;
    signal ps6_ireg_C_fast_37: Std_logic;
    signal ps6_ireg_diff_38: Std_logic;
    signal ps6_ireg_C_fast_38: Std_logic;
    signal ps6_ireg_C_fast_39: Std_logic;
    signal ps6_res_1: Std_logic;
    signal ps6_res_0: Std_logic;
    signal ps6_res_i_1: Std_logic;
    signal ps6_res_i_0: Std_logic;
    signal ps6_ireg_rst1_0: Std_logic;
    signal ps6_ireg_rst1_1: Std_logic;
    signal ps6_res_3: Std_logic;
    signal ps6_res_2: Std_logic;
    signal ps6_res_i_3: Std_logic;
    signal ps6_res_i_2: Std_logic;
    signal ps6_ireg_rst1_2: Std_logic;
    signal ps6_ireg_rst1_3: Std_logic;
    signal ps6_res_5: Std_logic;
    signal ps6_res_4: Std_logic;
    signal ps6_res_i_5: Std_logic;
    signal ps6_res_i_4: Std_logic;
    signal ps6_ireg_rst1_4: Std_logic;
    signal ps6_ireg_rst1_5: Std_logic;
    signal ps6_res_7: Std_logic;
    signal ps6_res_6: Std_logic;
    signal ps6_res_i_7: Std_logic;
    signal ps6_res_i_6: Std_logic;
    signal ps6_ireg_rst1_6: Std_logic;
    signal ps6_ireg_rst1_7: Std_logic;
    signal ps6_res_9: Std_logic;
    signal ps6_res_8: Std_logic;
    signal ps6_res_i_9: Std_logic;
    signal ps6_res_i_8: Std_logic;
    signal ps6_ireg_rst1_8: Std_logic;
    signal ps6_ireg_rst1_9: Std_logic;
    signal ps6_res_11: Std_logic;
    signal ps6_res_10: Std_logic;
    signal ps6_res_i_11: Std_logic;
    signal ps6_res_i_10: Std_logic;
    signal ps6_ireg_rst1_10: Std_logic;
    signal ps6_ireg_rst1_11: Std_logic;
    signal ps6_res_13: Std_logic;
    signal ps6_res_12: Std_logic;
    signal ps6_res_i_13: Std_logic;
    signal ps6_res_i_12: Std_logic;
    signal ps6_ireg_rst1_12: Std_logic;
    signal ps6_ireg_rst1_13: Std_logic;
    signal ps6_res_15: Std_logic;
    signal ps6_res_14: Std_logic;
    signal ps6_res_i_15: Std_logic;
    signal ps6_res_i_14: Std_logic;
    signal ps6_ireg_rst1_14: Std_logic;
    signal ps6_ireg_rst1_15: Std_logic;
    signal ps6_res_17: Std_logic;
    signal ps6_res_16: Std_logic;
    signal ps6_res_i_17: Std_logic;
    signal ps6_res_i_16: Std_logic;
    signal ps6_ireg_rst1_16: Std_logic;
    signal ps6_ireg_rst1_17: Std_logic;
    signal ps6_res_19: Std_logic;
    signal ps6_res_18: Std_logic;
    signal ps6_res_i_19: Std_logic;
    signal ps6_res_i_18: Std_logic;
    signal ps6_ireg_rst1_18: Std_logic;
    signal ps6_ireg_rst1_19: Std_logic;
    signal ps6_res_21: Std_logic;
    signal ps6_res_20: Std_logic;
    signal ps6_res_i_21: Std_logic;
    signal ps6_res_i_20: Std_logic;
    signal ps6_ireg_rst1_20: Std_logic;
    signal ps6_ireg_rst1_21: Std_logic;
    signal ps6_res_23: Std_logic;
    signal ps6_res_22: Std_logic;
    signal ps6_res_i_23: Std_logic;
    signal ps6_res_i_22: Std_logic;
    signal ps6_ireg_rst1_22: Std_logic;
    signal ps6_ireg_rst1_23: Std_logic;
    signal ps6_res_25: Std_logic;
    signal ps6_res_24: Std_logic;
    signal ps6_res_i_25: Std_logic;
    signal ps6_res_i_24: Std_logic;
    signal ps6_ireg_rst1_24: Std_logic;
    signal ps6_ireg_rst1_25: Std_logic;
    signal ps6_res_27: Std_logic;
    signal ps6_res_26: Std_logic;
    signal ps6_res_i_27: Std_logic;
    signal ps6_res_i_26: Std_logic;
    signal ps6_ireg_rst1_26: Std_logic;
    signal ps6_ireg_rst1_27: Std_logic;
    signal ps6_res_29: Std_logic;
    signal ps6_res_28: Std_logic;
    signal ps6_res_i_29: Std_logic;
    signal ps6_res_i_28: Std_logic;
    signal ps6_ireg_rst1_28: Std_logic;
    signal ps6_ireg_rst1_29: Std_logic;
    signal ps6_res_31: Std_logic;
    signal ps6_res_30: Std_logic;
    signal ps6_res_i_31: Std_logic;
    signal ps6_res_i_30: Std_logic;
    signal ps6_ireg_rst1_30: Std_logic;
    signal ps6_ireg_rst1_31: Std_logic;
    signal ps6_res_33: Std_logic;
    signal ps6_res_32: Std_logic;
    signal ps6_res_i_33: Std_logic;
    signal ps6_res_i_32: Std_logic;
    signal ps6_ireg_rst1_32: Std_logic;
    signal ps6_ireg_rst1_33: Std_logic;
    signal ps6_res_35: Std_logic;
    signal ps6_res_34: Std_logic;
    signal ps6_res_i_35: Std_logic;
    signal ps6_res_i_34: Std_logic;
    signal ps6_ireg_rst1_34: Std_logic;
    signal ps6_ireg_rst1_35: Std_logic;
    signal ps6_res_37: Std_logic;
    signal ps6_res_36: Std_logic;
    signal ps6_res_i_37: Std_logic;
    signal ps6_res_i_36: Std_logic;
    signal ps6_ireg_rst1_36: Std_logic;
    signal ps6_ireg_rst1_37: Std_logic;
    signal ps6_res_39: Std_logic;
    signal ps6_res_38: Std_logic;
    signal ps6_res_i_39: Std_logic;
    signal ps6_res_i_38: Std_logic;
    signal ps6_ireg_rst1_38: Std_logic;
    signal ps6_ireg_rst1_39: Std_logic;
    signal ps6_res_41: Std_logic;
    signal ps6_res_40: Std_logic;
    signal ps6_res_i_41: Std_logic;
    signal ps6_res_i_40: Std_logic;
    signal ps6_ireg_rst1_40: Std_logic;
    signal ps6_ireg_rst1_41: Std_logic;
    signal ps6_res_43: Std_logic;
    signal ps6_res_42: Std_logic;
    signal ps6_res_i_43: Std_logic;
    signal ps6_res_i_42: Std_logic;
    signal ps6_ireg_rst1_42: Std_logic;
    signal ps6_ireg_rst1_43: Std_logic;
    signal ps6_res_45: Std_logic;
    signal ps6_res_44: Std_logic;
    signal ps6_res_i_45: Std_logic;
    signal ps6_res_i_44: Std_logic;
    signal ps6_ireg_rst1_44: Std_logic;
    signal ps6_ireg_rst1_45: Std_logic;
    signal ps6_retr_1: Std_logic;
    signal ps6_retr_0: Std_logic;
    signal ps6_iretrig_retr_i_1: Std_logic;
    signal ps6_iretrig_retr_i_0: Std_logic;
    signal ps6_iretrig_fin_0: Std_logic;
    signal ps6_iretrig_fin_1: Std_logic;
    signal ps6_retr_3: Std_logic;
    signal ps6_retr_2: Std_logic;
    signal ps6_iretrig_retr_i_3: Std_logic;
    signal ps6_iretrig_retr_i_2: Std_logic;
    signal ps6_iretrig_fin_2: Std_logic;
    signal ps6_iretrig_fin_3: Std_logic;
    signal ps6_retr_5: Std_logic;
    signal ps6_retr_4: Std_logic;
    signal ps6_iretrig_retr_i_5: Std_logic;
    signal ps6_iretrig_retr_i_4: Std_logic;
    signal ps6_iretrig_fin_4: Std_logic;
    signal ps6_iretrig_fin_5: Std_logic;
    signal ps6_retr_7: Std_logic;
    signal ps6_retr_6: Std_logic;
    signal ps6_iretrig_retr_i_7: Std_logic;
    signal ps6_iretrig_retr_i_6: Std_logic;
    signal ps6_iretrig_fin_6: Std_logic;
    signal ps6_iretrig_fin_7: Std_logic;
    signal ps6_retr_9: Std_logic;
    signal ps6_retr_8: Std_logic;
    signal ps6_iretrig_retr_i_9: Std_logic;
    signal ps6_iretrig_retr_i_8: Std_logic;
    signal ps6_iretrig_fin_8: Std_logic;
    signal ps6_iretrig_fin_9: Std_logic;
    signal ps6_retr_11: Std_logic;
    signal ps6_retr_10: Std_logic;
    signal ps6_iretrig_retr_i_11: Std_logic;
    signal ps6_iretrig_retr_i_10: Std_logic;
    signal ps6_iretrig_fin_10: Std_logic;
    signal ps6_iretrig_fin_11: Std_logic;
    signal ps6_retr_13: Std_logic;
    signal ps6_retr_12: Std_logic;
    signal ps6_iretrig_retr_i_13: Std_logic;
    signal ps6_iretrig_retr_i_12: Std_logic;
    signal ps6_iretrig_fin_12: Std_logic;
    signal ps6_iretrig_fin_13: Std_logic;
    signal ps6_retr_15: Std_logic;
    signal ps6_retr_14: Std_logic;
    signal ps6_iretrig_retr_i_15: Std_logic;
    signal ps6_iretrig_retr_i_14: Std_logic;
    signal ps6_iretrig_fin_14: Std_logic;
    signal ps6_iretrig_fin_15: Std_logic;
    signal ps6_retr_17: Std_logic;
    signal ps6_retr_16: Std_logic;
    signal ps6_iretrig_retr_i_17: Std_logic;
    signal ps6_iretrig_retr_i_16: Std_logic;
    signal ps6_iretrig_fin_16: Std_logic;
    signal ps6_iretrig_fin_17: Std_logic;
    signal ps6_retr_19: Std_logic;
    signal ps6_retr_18: Std_logic;
    signal ps6_iretrig_retr_i_19: Std_logic;
    signal ps6_iretrig_retr_i_18: Std_logic;
    signal ps6_iretrig_fin_18: Std_logic;
    signal ps6_iretrig_fin_19: Std_logic;
    signal ps6_retr_21: Std_logic;
    signal ps6_retr_20: Std_logic;
    signal ps6_iretrig_retr_i_21: Std_logic;
    signal ps6_iretrig_retr_i_20: Std_logic;
    signal ps6_iretrig_fin_20: Std_logic;
    signal ps6_iretrig_fin_21: Std_logic;
    signal ps6_retr_23: Std_logic;
    signal ps6_retr_22: Std_logic;
    signal ps6_iretrig_retr_i_23: Std_logic;
    signal ps6_iretrig_retr_i_22: Std_logic;
    signal ps6_iretrig_fin_22: Std_logic;
    signal ps6_iretrig_fin_23: Std_logic;
    signal ps6_retr_25: Std_logic;
    signal ps6_retr_24: Std_logic;
    signal ps6_iretrig_retr_i_25: Std_logic;
    signal ps6_iretrig_retr_i_24: Std_logic;
    signal ps6_iretrig_fin_24: Std_logic;
    signal ps6_iretrig_fin_25: Std_logic;
    signal ps6_retr_27: Std_logic;
    signal ps6_retr_26: Std_logic;
    signal ps6_iretrig_retr_i_27: Std_logic;
    signal ps6_iretrig_retr_i_26: Std_logic;
    signal ps6_iretrig_fin_26: Std_logic;
    signal ps6_iretrig_fin_27: Std_logic;
    signal ps6_retr_29: Std_logic;
    signal ps6_retr_28: Std_logic;
    signal ps6_iretrig_retr_i_29: Std_logic;
    signal ps6_iretrig_retr_i_28: Std_logic;
    signal ps6_iretrig_fin_28: Std_logic;
    signal ps6_iretrig_fin_29: Std_logic;
    signal ps6_retr_31: Std_logic;
    signal ps6_retr_30: Std_logic;
    signal ps6_iretrig_retr_i_31: Std_logic;
    signal ps6_iretrig_retr_i_30: Std_logic;
    signal ps6_iretrig_fin_30: Std_logic;
    signal ps6_iretrig_fin_31: Std_logic;
    signal ps6_retr_33: Std_logic;
    signal ps6_retr_32: Std_logic;
    signal ps6_iretrig_retr_i_33: Std_logic;
    signal ps6_iretrig_retr_i_32: Std_logic;
    signal ps6_iretrig_fin_32: Std_logic;
    signal ps6_iretrig_fin_33: Std_logic;
    signal ps6_retr_35: Std_logic;
    signal ps6_retr_34: Std_logic;
    signal ps6_iretrig_retr_i_35: Std_logic;
    signal ps6_iretrig_retr_i_34: Std_logic;
    signal ps6_iretrig_fin_34: Std_logic;
    signal ps6_iretrig_fin_35: Std_logic;
    signal ps6_retr_37: Std_logic;
    signal ps6_retr_36: Std_logic;
    signal ps6_iretrig_retr_i_37: Std_logic;
    signal ps6_iretrig_retr_i_36: Std_logic;
    signal ps6_iretrig_fin_36: Std_logic;
    signal ps6_iretrig_fin_37: Std_logic;
    signal ps6_retr_39: Std_logic;
    signal ps6_retr_38: Std_logic;
    signal ps6_iretrig_retr_i_39: Std_logic;
    signal ps6_iretrig_retr_i_38: Std_logic;
    signal ps6_iretrig_fin_38: Std_logic;
    signal ps6_iretrig_fin_39: Std_logic;
    signal ps6_retr_41: Std_logic;
    signal ps6_retr_40: Std_logic;
    signal ps6_iretrig_retr_i_41: Std_logic;
    signal ps6_iretrig_retr_i_40: Std_logic;
    signal ps6_iretrig_fin_40: Std_logic;
    signal ps6_iretrig_fin_41: Std_logic;
    signal ps6_retr_43: Std_logic;
    signal ps6_retr_42: Std_logic;
    signal ps6_iretrig_retr_i_43: Std_logic;
    signal ps6_iretrig_retr_i_42: Std_logic;
    signal ps6_iretrig_fin_42: Std_logic;
    signal ps6_iretrig_fin_43: Std_logic;
    signal ps6_retr_45: Std_logic;
    signal ps6_retr_44: Std_logic;
    signal ps6_iretrig_retr_i_45: Std_logic;
    signal ps6_iretrig_retr_i_44: Std_logic;
    signal ps6_iretrig_fin_44: Std_logic;
    signal ps6_iretrig_fin_45: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_5: Std_logic;
    signal Pout6_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_5: Std_logic;
    signal Pout6_32: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_68_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_67_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_70_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_69_3: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_4: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_71_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_5: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_72_6: Std_logic;
    signal ps6_ireg_diff_1: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_72_6: Std_logic;
    signal ps6_ireg_diff_2: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_72_6: Std_logic;
    signal ps6_ireg_diff_7: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_72_6: Std_logic;
    signal ps6_ireg_diff_15: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_72_6: Std_logic;
    signal ps6_ireg_diff_24: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_72_6: Std_logic;
    signal ps6_ireg_diff_30: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_72_6: Std_logic;
    signal ps6_ireg_diff_31: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_72_6: Std_logic;
    signal ps6_ireg_diff_32: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_72_6: Std_logic;
    signal ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_72_6: Std_logic;
    signal ps6_Pout6_i_0: Std_logic;
    signal ps6_Pout6_i_1: Std_logic;
    signal ps6_Pout6_i_2: Std_logic;
    signal ps6_Pout6_i_3: Std_logic;
    signal ps6_Pout6_i_4: Std_logic;
    signal ps6_Pout6_i_5: Std_logic;
    signal ps6_Pout6_i_6: Std_logic;
    signal ps6_Pout6_i_7: Std_logic;
    signal ps6_C_fast_i_8: Std_logic;
    signal ps6_Pout6_i_9: Std_logic;
    signal ps6_C_fast_i_10: Std_logic;
    signal ps6_C_fast_i_11: Std_logic;
    signal ps6_C_fast_i_12: Std_logic;
    signal ps6_C_fast_i_13: Std_logic;
    signal ps6_Pout6_i_14: Std_logic;
    signal ps6_Pout6_i_15: Std_logic;
    signal ps6_C_fast_i_16: Std_logic;
    signal ps6_C_fast_i_17: Std_logic;
    signal ps6_C_fast_i_18: Std_logic;
    signal ps6_C_fast_i_19: Std_logic;
    signal ps6_C_fast_i_20: Std_logic;
    signal ps6_Pout6_i_21: Std_logic;
    signal ps6_C_fast_i_22: Std_logic;
    signal ps6_C_fast_i_23: Std_logic;
    signal ps6_Pout6_i_24: Std_logic;
    signal ps6_C_fast_i_25: Std_logic;
    signal ps6_C_fast_i_26: Std_logic;
    signal ps6_C_fast_i_27: Std_logic;
    signal ps6_C_fast_i_28: Std_logic;
    signal ps6_Pout6_i_29: Std_logic;
    signal ps6_Pout6_i_30: Std_logic;
    signal ps6_Pout6_i_31: Std_logic;
    signal ps6_Pout6_i_32: Std_logic;
    signal ps6_C_fast_i_33: Std_logic;
    signal ps6_C_fast_i_34: Std_logic;
    signal ps6_C_fast_i_35: Std_logic;
    signal ps6_C_fast_i_36: Std_logic;
    signal ps6_C_fast_i_37: Std_logic;
    signal ps6_C_fast_i_38: Std_logic;
    signal ps6_C_fast_i_39: Std_logic;
    signal ps6_Pout6_i_40: Std_logic;
    signal ps6_Pout6_i_41: Std_logic;
    signal ps6_Pout6_i_42: Std_logic;
    signal ps6_Pout6_i_43: Std_logic;
    signal ps6_Pout6_i_44: Std_logic;
    signal ps6_Pout6_i_45: Std_logic;
    signal Pout6_38: Std_logic;
    signal outOr6_out_i_a3_4: Std_logic;
    signal N_96_i: Std_logic;
    signal outOr2_out_4: Std_logic;
    signal OrOut2: Std_logic;
    signal Pout4_38: Std_logic;
    signal outOr4_out_i_a3_4: Std_logic;
    signal N_1595_i: Std_logic;
    signal outF_out_9: Std_logic;
    signal outF_out_1: Std_logic;
    signal tempF: Std_logic;
    signal outF_out_10: Std_logic;
    signal outC_out_9: Std_logic;
    signal outC_out_1: Std_logic;
    signal tempC: Std_logic;
    signal outC_out_10: Std_logic;
    signal BO3C_N_141: Std_logic;
    signal BO3C_N_143: Std_logic;
    signal BO3C_N_130: Std_logic;
    signal BO3C_N_138: Std_logic;
    signal BO3C_N_142: Std_logic;
    signal BO3C_And5C_i_a3_0_9: Std_logic;
    signal BO3C_And3C_i_a3_0_7: Std_logic;
    signal outE_out_9: Std_logic;
    signal outE_out_1: Std_logic;
    signal tempE: Std_logic;
    signal outE_out_10: Std_logic;
    signal outB_out_9: Std_logic;
    signal outB_out_1: Std_logic;
    signal tempB: Std_logic;
    signal outB_out_10: Std_logic;
    signal BO3B_And3B_i_a2_9: Std_logic;
    signal BO3B_And3B_i_a2_5: Std_logic;
    signal BO3B_And3B_i_a2_0: Std_logic;
    signal BO3B_And3B_i_a2_11: Std_logic;
    signal BO3B_And3B_i_a2_17: Std_logic;
    signal BO3B_And5B_i_a3_0_9: Std_logic;
    signal BO3B_And3B_i_a3_0_7: Std_logic;
    signal outD_out_9: Std_logic;
    signal outD_out_1: Std_logic;
    signal tempD: Std_logic;
    signal outD_out_10: Std_logic;
    signal outA_out_9: Std_logic;
    signal outA_out_1: Std_logic;
    signal tempA: Std_logic;
    signal outA_out_10: Std_logic;
    signal BO3A_And3A_i_a2_9: Std_logic;
    signal BO3A_And3A_i_a2_1: Std_logic;
    signal BO3A_And3A_i_a2_11: Std_logic;
    signal BO3A_And3A_i_a2_6: Std_logic;
    signal BO3A_And3A_i_a2_17: Std_logic;
    signal BO3A_And5A_i_a3_0_9: Std_logic;
    signal BO3A_And3A_i_a3_0_7: Std_logic;
    signal Blink_count_i_29: Std_logic;
    signal Blink_count_i_31: Std_logic;
    signal Blink_count_i_30: Std_logic;
    signal GND: Std_logic;
    signal OutpA_c_0: Std_logic;
    signal LED_YELLOW_c: Std_logic;
    signal LED_RED_c: Std_logic;
    signal LED_ORANGE_c: Std_logic;
    signal OutpC_c_2: Std_logic;
    signal OutpC_c_1: Std_logic;
    signal OutpC_c_0: Std_logic;
    signal OutpB_c_2: Std_logic;
    signal OutpB_c_1: Std_logic;
    signal OutpB_c_0: Std_logic;
    signal OutpA_c_2: Std_logic;
    signal OutpA_c_1: Std_logic;
    signal VCCI: Std_logic;
    component VHI
      port (Z: out Std_logic);
    end component;
    component PUR
      port (PUR: in Std_logic);
    end component;
    component OutpA_0_B
      port (IOLDO: in Std_logic; OutpA0: out Std_logic);
    end component;
    component OutpA_0_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component CLK_PCLK_RIGHTB
      port (PADDI: out Std_logic; CLKPCLKRIGHT: in Std_logic);
    end component;
    component LED_YELLOWB
      port (IOLDO: in Std_logic; LEDYELLOW: out Std_logic);
    end component;
    component LED_YELLOW_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component LED_REDB
      port (IOLDO: in Std_logic; LEDRED: out Std_logic);
    end component;
    component LED_RED_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component LED_ORANGEB
      port (IOLDO: in Std_logic; LEDORANGE: out Std_logic);
    end component;
    component LED_ORANGE_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component LED_GREENB
      port (PADDO: in Std_logic; LEDGREEN: out Std_logic);
    end component;
    component OutpC_2_B
      port (IOLDO: in Std_logic; OutpC2: out Std_logic);
    end component;
    component OutpC_2_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component OutpC_1_B
      port (IOLDO: in Std_logic; OutpC1: out Std_logic);
    end component;
    component OutpC_1_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component OutpC_0_B
      port (IOLDO: in Std_logic; OutpC0: out Std_logic);
    end component;
    component OutpC_0_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component OutpB_2_B
      port (IOLDO: in Std_logic; OutpB2: out Std_logic);
    end component;
    component OutpB_2_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component OutpB_1_B
      port (IOLDO: in Std_logic; OutpB1: out Std_logic);
    end component;
    component OutpB_1_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component OutpB_0_B
      port (IOLDO: in Std_logic; OutpB0: out Std_logic);
    end component;
    component OutpB_0_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component OutpA_2_B
      port (IOLDO: in Std_logic; OutpA2: out Std_logic);
    end component;
    component OutpA_2_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component OutpA_1_B
      port (IOLDO: in Std_logic; OutpA1: out Std_logic);
    end component;
    component OutpA_1_MGIOL
      port (IOLDO: out Std_logic; CLK: in Std_logic; OPOSA: in Std_logic);
    end component;
    component INP_45_B
      port (PADDI: out Std_logic; INP45: in Std_logic);
    end component;
    component INP_44_B
      port (PADDI: out Std_logic; INP44: in Std_logic);
    end component;
    component INP_43_B
      port (PADDI: out Std_logic; INP43: in Std_logic);
    end component;
    component INP_42_B
      port (PADDI: out Std_logic; INP42: in Std_logic);
    end component;
    component INP_41_B
      port (PADDI: out Std_logic; INP41: in Std_logic);
    end component;
    component INP_40_B
      port (PADDI: out Std_logic; INP40: in Std_logic);
    end component;
    component INP_39_B
      port (PADDI: out Std_logic; INP39: in Std_logic);
    end component;
    component INP_38_B
      port (PADDI: out Std_logic; INP38: in Std_logic);
    end component;
    component INP_37_B
      port (PADDI: out Std_logic; INP37: in Std_logic);
    end component;
    component INP_36_B
      port (PADDI: out Std_logic; INP36: in Std_logic);
    end component;
    component INP_35_B
      port (PADDI: out Std_logic; INP35: in Std_logic);
    end component;
    component INP_34_B
      port (PADDI: out Std_logic; INP34: in Std_logic);
    end component;
    component INP_33_B
      port (PADDI: out Std_logic; INP33: in Std_logic);
    end component;
    component INP_32_B
      port (PADDI: out Std_logic; INP32: in Std_logic);
    end component;
    component INP_31_B
      port (PADDI: out Std_logic; INP31: in Std_logic);
    end component;
    component INP_30_B
      port (PADDI: out Std_logic; INP30: in Std_logic);
    end component;
    component INP_29_B
      port (PADDI: out Std_logic; INP29: in Std_logic);
    end component;
    component INP_28_B
      port (PADDI: out Std_logic; INP28: in Std_logic);
    end component;
    component INP_27_B
      port (PADDI: out Std_logic; INP27: in Std_logic);
    end component;
    component INP_26_B
      port (PADDI: out Std_logic; INP26: in Std_logic);
    end component;
    component INP_25_B
      port (PADDI: out Std_logic; INP25: in Std_logic);
    end component;
    component INP_24_B
      port (PADDI: out Std_logic; INP24: in Std_logic);
    end component;
    component INP_23_B
      port (PADDI: out Std_logic; INP23: in Std_logic);
    end component;
    component INP_22_B
      port (PADDI: out Std_logic; INP22: in Std_logic);
    end component;
    component INP_21_B
      port (PADDI: out Std_logic; INP21: in Std_logic);
    end component;
    component INP_20_B
      port (PADDI: out Std_logic; INP20: in Std_logic);
    end component;
    component INP_19_B
      port (PADDI: out Std_logic; INP19: in Std_logic);
    end component;
    component INP_18_B
      port (PADDI: out Std_logic; INP18: in Std_logic);
    end component;
    component INP_17_B
      port (PADDI: out Std_logic; INP17: in Std_logic);
    end component;
    component INP_16_B
      port (PADDI: out Std_logic; INP16: in Std_logic);
    end component;
    component INP_15_B
      port (PADDI: out Std_logic; INP15: in Std_logic);
    end component;
    component INP_14_B
      port (PADDI: out Std_logic; INP14: in Std_logic);
    end component;
    component INP_13_B
      port (PADDI: out Std_logic; INP13: in Std_logic);
    end component;
    component INP_12_B
      port (PADDI: out Std_logic; INP12: in Std_logic);
    end component;
    component INP_11_B
      port (PADDI: out Std_logic; INP11: in Std_logic);
    end component;
    component INP_10_B
      port (PADDI: out Std_logic; INP10: in Std_logic);
    end component;
    component INP_9_B
      port (PADDI: out Std_logic; INP9: in Std_logic);
    end component;
    component INP_8_B
      port (PADDI: out Std_logic; INP8: in Std_logic);
    end component;
    component INP_7_B
      port (PADDI: out Std_logic; INP7: in Std_logic);
    end component;
    component INP_6_B
      port (PADDI: out Std_logic; INP6: in Std_logic);
    end component;
    component INP_5_B
      port (PADDI: out Std_logic; INP5: in Std_logic);
    end component;
    component INP_4_B
      port (PADDI: out Std_logic; INP4: in Std_logic);
    end component;
    component INP_3_B
      port (PADDI: out Std_logic; INP3: in Std_logic);
    end component;
    component INP_2_B
      port (PADDI: out Std_logic; INP2: in Std_logic);
    end component;
    component INP_1_B
      port (PADDI: out Std_logic; INP1: in Std_logic);
    end component;
    component INP_0_B
      port (PADDI: out Std_logic; INP0: in Std_logic);
    end component;
    component GSR_INSTB
      port (GSRNET: in Std_logic);
    end component;
  begin
    Blink_SLICE_0I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AAAA", 
                   INIT1_INITVAL=>X"0000", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>'X', B1=>'X', C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>Blink_count_s_31, A0=>Blink_count_31, B0=>'X', C0=>'X', 
                D0=>'X', FCI=>Blink_count_cry_30, M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>open, F1=>open, Q1=>open, 
                F0=>Blink_count_s_31, Q0=>Blink_count_31);
    Blink_SLICE_1I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"00FF", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", CHECK_DI1=>TRUE)
      port map (M1=>'X', A1=>Blink_count_0, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_0, DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>Blink_VCC, FCI=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>Blink_count_cry_0, 
                F1=>Blink_count_s_0, Q1=>Blink_count_0, F0=>open, Q0=>open);
    Blink_SLICE_2I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_2, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_2, DI0=>Blink_count_s_1, A0=>Blink_count_1, 
                B0=>'X', C0=>'X', D0=>Blink_VCC, FCI=>Blink_count_cry_0, 
                M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                FCO=>Blink_count_cry_2, F1=>Blink_count_s_2, Q1=>Blink_count_2, 
                F0=>Blink_count_s_1, Q0=>Blink_count_1);
    Blink_SLICE_3I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_4, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_4, DI0=>Blink_count_s_3, A0=>Blink_count_3, 
                B0=>'X', C0=>'X', D0=>Blink_VCC, FCI=>Blink_count_cry_2, 
                M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                FCO=>Blink_count_cry_4, F1=>Blink_count_s_4, Q1=>Blink_count_4, 
                F0=>Blink_count_s_3, Q0=>Blink_count_3);
    Blink_SLICE_4I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_6, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_6, DI0=>Blink_count_s_5, A0=>Blink_count_5, 
                B0=>'X', C0=>'X', D0=>Blink_VCC, FCI=>Blink_count_cry_4, 
                M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                FCO=>Blink_count_cry_6, F1=>Blink_count_s_6, Q1=>Blink_count_6, 
                F0=>Blink_count_s_5, Q0=>Blink_count_5);
    Blink_SLICE_5I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_8, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_8, DI0=>Blink_count_s_7, A0=>Blink_count_7, 
                B0=>'X', C0=>'X', D0=>Blink_VCC, FCI=>Blink_count_cry_6, 
                M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                FCO=>Blink_count_cry_8, F1=>Blink_count_s_8, Q1=>Blink_count_8, 
                F0=>Blink_count_s_7, Q0=>Blink_count_7);
    Blink_SLICE_6I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_10, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_10, DI0=>Blink_count_s_9, A0=>Blink_count_9, 
                B0=>'X', C0=>'X', D0=>Blink_VCC, FCI=>Blink_count_cry_8, 
                M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                FCO=>Blink_count_cry_10, F1=>Blink_count_s_10, 
                Q1=>Blink_count_10, F0=>Blink_count_s_9, Q0=>Blink_count_9);
    Blink_SLICE_7I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_12, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_12, DI0=>Blink_count_s_11, 
                A0=>Blink_count_11, B0=>'X', C0=>'X', D0=>Blink_VCC, 
                FCI=>Blink_count_cry_10, M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>Blink_count_cry_12, 
                F1=>Blink_count_s_12, Q1=>Blink_count_12, F0=>Blink_count_s_11, 
                Q0=>Blink_count_11);
    Blink_SLICE_8I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_14, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_14, DI0=>Blink_count_s_13, 
                A0=>Blink_count_13, B0=>'X', C0=>'X', D0=>Blink_VCC, 
                FCI=>Blink_count_cry_12, M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>Blink_count_cry_14, 
                F1=>Blink_count_s_14, Q1=>Blink_count_14, F0=>Blink_count_s_13, 
                Q0=>Blink_count_13);
    Blink_SLICE_9I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_16, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_16, DI0=>Blink_count_s_15, 
                A0=>Blink_count_15, B0=>'X', C0=>'X', D0=>Blink_VCC, 
                FCI=>Blink_count_cry_14, M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>Blink_count_cry_16, 
                F1=>Blink_count_s_16, Q1=>Blink_count_16, F0=>Blink_count_s_15, 
                Q0=>Blink_count_15);
    Blink_SLICE_10I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_18, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_18, DI0=>Blink_count_s_17, 
                A0=>Blink_count_17, B0=>'X', C0=>'X', D0=>Blink_VCC, 
                FCI=>Blink_count_cry_16, M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>Blink_count_cry_18, 
                F1=>Blink_count_s_18, Q1=>Blink_count_18, F0=>Blink_count_s_17, 
                Q0=>Blink_count_17);
    Blink_SLICE_11I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_20, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_20, DI0=>Blink_count_s_19, 
                A0=>Blink_count_19, B0=>'X', C0=>'X', D0=>Blink_VCC, 
                FCI=>Blink_count_cry_18, M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>Blink_count_cry_20, 
                F1=>Blink_count_s_20, Q1=>Blink_count_20, F0=>Blink_count_s_19, 
                Q0=>Blink_count_19);
    Blink_SLICE_12I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_22, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_22, DI0=>Blink_count_s_21, 
                A0=>Blink_count_21, B0=>'X', C0=>'X', D0=>Blink_VCC, 
                FCI=>Blink_count_cry_20, M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>Blink_count_cry_22, 
                F1=>Blink_count_s_22, Q1=>Blink_count_22, F0=>Blink_count_s_21, 
                Q0=>Blink_count_21);
    Blink_SLICE_13I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_24, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_24, DI0=>Blink_count_s_23, 
                A0=>Blink_count_23, B0=>'X', C0=>'X', D0=>Blink_VCC, 
                FCI=>Blink_count_cry_22, M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>Blink_count_cry_24, 
                F1=>Blink_count_s_24, Q1=>Blink_count_24, F0=>Blink_count_s_23, 
                Q0=>Blink_count_23);
    Blink_SLICE_14I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_26, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_26, DI0=>Blink_count_s_25, 
                A0=>Blink_count_25, B0=>'X', C0=>'X', D0=>Blink_VCC, 
                FCI=>Blink_count_cry_24, M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>Blink_count_cry_26, 
                F1=>Blink_count_s_26, Q1=>Blink_count_26, F0=>Blink_count_s_25, 
                Q0=>Blink_count_25);
    Blink_SLICE_15I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_28, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_28, DI0=>Blink_count_s_27, 
                A0=>Blink_count_27, B0=>'X', C0=>'X', D0=>Blink_VCC, 
                FCI=>Blink_count_cry_26, M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>Blink_count_cry_28, 
                F1=>Blink_count_s_28, Q1=>Blink_count_28, F0=>Blink_count_s_27, 
                Q0=>Blink_count_27);
    Blink_SLICE_16I: SCCU2C
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", CCU2_INJECT1_0=>"NO", 
                   CCU2_INJECT1_1=>"NO", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", INIT0_INITVAL=>X"AA00", 
                   INIT1_INITVAL=>X"AA00", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', A1=>Blink_count_30, B1=>'X', C1=>'X', D1=>Blink_VCC, 
                DI1=>Blink_count_s_30, DI0=>Blink_count_s_29, 
                A0=>Blink_count_29, B0=>'X', C0=>'X', D0=>Blink_VCC, 
                FCI=>Blink_count_cry_28, M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', FCO=>Blink_count_cry_30, 
                F1=>Blink_count_s_30, Q1=>Blink_count_30, F0=>Blink_count_s_29, 
                Q0=>Blink_count_29);
    SLICE_17I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And3A1_0, B0=>And3A1_1, 
                C0=>And3A1_16, D0=>And3A1_17, M0=>'X', CE=>'X', CLK=>N_1594_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outA_out_11, Q0=>And3A1_0);
    LatchAnd3A_ireg_SLICE_18I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1593_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_1);
    LatchAnd3A_ireg_SLICE_20I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1591_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_3);
    LatchAnd3A_ireg_SLICE_21I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1590_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_4);
    LatchAnd3A_ireg_SLICE_22I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1589_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_5);
    LatchAnd3A_ireg_SLICE_24I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1587_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_7);
    LatchAnd3A_ireg_SLICE_25I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1586_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_8);
    LatchAnd3A_ireg_SLICE_26I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1585_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_9);
    LatchAnd3A_ireg_SLICE_27I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1584_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_10);
    LatchAnd3A_ireg_SLICE_28I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1583_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_11);
    SLICE_29I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And3A1_12, B0=>And3A1_13, 
                C0=>And3A1_14, D0=>And3A1_15, M0=>'X', CE=>'X', CLK=>N_1582_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outA_out_12, Q0=>And3A1_12);
    LatchAnd3A_ireg_SLICE_30I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1581_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_13);
    LatchAnd3A_ireg_SLICE_31I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1580_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_14);
    LatchAnd3A_ireg_SLICE_32I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1579_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_15);
    LatchAnd3A_ireg_SLICE_33I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1578_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_16);
    LatchAnd3A_ireg_SLICE_34I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1577_i, 
                LSR=>LatchAnd3A_ireg_un1_diff_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3A1_17);
    SLICE_35I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And3B1_0, B0=>And3B1_1, 
                C0=>And3B1_16, D0=>And3B1_17, M0=>'X', CE=>'X', CLK=>N_1513_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outB_out_11, Q0=>And3B1_0);
    LatchAnd3B_ireg_SLICE_36I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1512_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_1);
    LatchAnd3B_ireg_SLICE_38I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1510_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_3);
    LatchAnd3B_ireg_SLICE_39I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1509_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_4);
    LatchAnd3B_ireg_SLICE_40I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1508_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_5);
    LatchAnd3B_ireg_SLICE_42I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1506_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_7);
    LatchAnd3B_ireg_SLICE_43I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1505_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_8);
    LatchAnd3B_ireg_SLICE_44I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1504_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_9);
    LatchAnd3B_ireg_SLICE_45I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1503_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_10);
    LatchAnd3B_ireg_SLICE_46I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1502_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_11);
    SLICE_47I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And3B1_12, B0=>And3B1_13, 
                C0=>And3B1_14, D0=>And3B1_15, M0=>'X', CE=>'X', CLK=>N_1501_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outB_out_12, Q0=>And3B1_12);
    LatchAnd3B_ireg_SLICE_48I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1500_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_13);
    LatchAnd3B_ireg_SLICE_49I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1499_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_14);
    LatchAnd3B_ireg_SLICE_50I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1498_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_15);
    LatchAnd3B_ireg_SLICE_51I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1497_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_16);
    LatchAnd3B_ireg_SLICE_52I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1496_i, 
                LSR=>LatchAnd3B_ireg_un1_diff_1_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3B1_17);
    SLICE_53I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And3C1_0, B0=>And3C1_1, 
                C0=>And3C1_16, D0=>And3C1_17, M0=>'X', CE=>'X', CLK=>N_76_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outC_out_11, Q0=>And3C1_0);
    LatchAnd3C_ireg_SLICE_54I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_74_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_1);
    LatchAnd3C_ireg_SLICE_56I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_70_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_3);
    LatchAnd3C_ireg_SLICE_57I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_68_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_4);
    LatchAnd3C_ireg_SLICE_58I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_66_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_5);
    LatchAnd3C_ireg_SLICE_60I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_62_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_7);
    LatchAnd3C_ireg_SLICE_61I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_60_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_8);
    LatchAnd3C_ireg_SLICE_62I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_58_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_9);
    LatchAnd3C_ireg_SLICE_63I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_56_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_10);
    LatchAnd3C_ireg_SLICE_64I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_54_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_11);
    SLICE_65I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And3C1_12, B0=>And3C1_13, 
                C0=>And3C1_14, D0=>And3C1_15, M0=>'X', CE=>'X', CLK=>N_52_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outC_out_12, Q0=>And3C1_12);
    LatchAnd3C_ireg_SLICE_66I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_50_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_13);
    LatchAnd3C_ireg_SLICE_67I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_48_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_14);
    LatchAnd3C_ireg_SLICE_68I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_46_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_15);
    LatchAnd3C_ireg_SLICE_69I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_44_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_16);
    LatchAnd3C_ireg_SLICE_70I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_42_i, 
                LSR=>LatchAnd3C_ireg_un1_diff_3_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And3C1_17);
    SLICE_71I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And5A1_0, B0=>And5A1_1, 
                C0=>And5A1_16, D0=>And5A1_17, M0=>'X', CE=>'X', CLK=>N_1576_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outD_out_11, Q0=>And5A1_0);
    LatchAnd5A_ireg_SLICE_72I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1575_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_1);
    LatchAnd5A_ireg_SLICE_74I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1573_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_3);
    LatchAnd5A_ireg_SLICE_75I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1572_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_4);
    LatchAnd5A_ireg_SLICE_76I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1571_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_5);
    LatchAnd5A_ireg_SLICE_78I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1569_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_7);
    LatchAnd5A_ireg_SLICE_79I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1568_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_8);
    LatchAnd5A_ireg_SLICE_80I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1567_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_9);
    LatchAnd5A_ireg_SLICE_81I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1566_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_10);
    LatchAnd5A_ireg_SLICE_82I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1565_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_11);
    SLICE_83I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And5A1_12, B0=>And5A1_13, 
                C0=>And5A1_14, D0=>And5A1_15, M0=>'X', CE=>'X', CLK=>N_1564_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outD_out_12, Q0=>And5A1_12);
    LatchAnd5A_ireg_SLICE_84I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1563_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_13);
    LatchAnd5A_ireg_SLICE_85I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1562_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_14);
    LatchAnd5A_ireg_SLICE_86I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1561_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_15);
    LatchAnd5A_ireg_SLICE_87I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1560_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_16);
    LatchAnd5A_ireg_SLICE_88I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1559_i, 
                LSR=>LatchAnd5A_ireg_un1_diff_0_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5A1_17);
    SLICE_89I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And5B1_0, B0=>And5B1_1, 
                C0=>And5B1_16, D0=>And5B1_17, M0=>'X', CE=>'X', CLK=>N_1495_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outE_out_11, Q0=>And5B1_0);
    LatchAnd5B_ireg_SLICE_90I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1494_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_1);
    LatchAnd5B_ireg_SLICE_92I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1492_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_3);
    LatchAnd5B_ireg_SLICE_93I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1491_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_4);
    LatchAnd5B_ireg_SLICE_94I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1490_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_5);
    LatchAnd5B_ireg_SLICE_96I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1488_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_7);
    LatchAnd5B_ireg_SLICE_97I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1487_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_8);
    LatchAnd5B_ireg_SLICE_98I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1486_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_9);
    LatchAnd5B_ireg_SLICE_99I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1485_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_10);
    LatchAnd5B_ireg_SLICE_100I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1484_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_11);
    SLICE_101I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And5B1_12, B0=>And5B1_13, 
                C0=>And5B1_14, D0=>And5B1_15, M0=>'X', CE=>'X', CLK=>N_1483_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outE_out_12, Q0=>And5B1_12);
    LatchAnd5B_ireg_SLICE_102I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1482_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_13);
    LatchAnd5B_ireg_SLICE_103I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1481_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_14);
    LatchAnd5B_ireg_SLICE_104I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1480_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_15);
    LatchAnd5B_ireg_SLICE_105I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_1479_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_16);
    LatchAnd5B_ireg_SLICE_106I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_4_i, 
                LSR=>LatchAnd5B_ireg_un1_diff_2_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5B1_17);
    SLICE_107I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And5C1_0, B0=>And5C1_1, 
                C0=>And5C1_16, D0=>And5C1_17, M0=>'X', CE=>'X', CLK=>N_40_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outF_out_11, Q0=>And5C1_0);
    LatchAnd5C_ireg_SLICE_108I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_38_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_1);
    LatchAnd5C_ireg_SLICE_110I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_34_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_3);
    LatchAnd5C_ireg_SLICE_111I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_32_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_4);
    LatchAnd5C_ireg_SLICE_112I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_30_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_5);
    LatchAnd5C_ireg_SLICE_114I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_26_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_7);
    LatchAnd5C_ireg_SLICE_115I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_24_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_8);
    LatchAnd5C_ireg_SLICE_116I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_22_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_9);
    LatchAnd5C_ireg_SLICE_117I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_20_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_10);
    LatchAnd5C_ireg_SLICE_118I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_18_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_11);
    SLICE_119I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>And5C1_12, B0=>And5C1_13, 
                C0=>And5C1_14, D0=>And5C1_15, M0=>'X', CE=>'X', CLK=>N_16_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>outF_out_12, Q0=>And5C1_12);
    LatchAnd5C_ireg_SLICE_120I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_14_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_13);
    LatchAnd5C_ireg_SLICE_121I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_12_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_14);
    LatchAnd5C_ireg_SLICE_122I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_10_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_15);
    LatchAnd5C_ireg_SLICE_123I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_8_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_16);
    LatchAnd5C_ireg_SLICE_124I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>N_6_i, 
                LSR=>LatchAnd5C_ireg_un1_diff_4_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>open, Q0=>And5C1_17);
    LatchAnd3A_SLICE_125I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"5555", LUT1_INITVAL=>X"5555", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_res_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_res_i_1, 
                DI0=>LatchAnd3A_res_i_0, A0=>LatchAnd3A_res_0, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3A_res_i_1, 
                Q1=>LatchAnd3A_ireg_rst1_1, OFX0=>open, F0=>LatchAnd3A_res_i_0, 
                Q0=>LatchAnd3A_ireg_rst1_0);
    LatchAnd3A_SLICE_126I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_res_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_res_i_3, 
                DI0=>LatchAnd3A_res_i_2, A0=>LatchAnd3A_res_2, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3A_res_i_3, 
                Q1=>LatchAnd3A_ireg_rst1_3, OFX0=>open, F0=>LatchAnd3A_res_i_2, 
                Q0=>LatchAnd3A_ireg_rst1_2);
    LatchAnd3A_SLICE_127I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_res_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_res_i_5, 
                DI0=>LatchAnd3A_res_i_4, A0=>LatchAnd3A_res_4, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3A_res_i_5, 
                Q1=>LatchAnd3A_ireg_rst1_5, OFX0=>open, F0=>LatchAnd3A_res_i_4, 
                Q0=>LatchAnd3A_ireg_rst1_4);
    LatchAnd3A_SLICE_128I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_res_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_res_i_7, 
                DI0=>LatchAnd3A_res_i_6, A0=>LatchAnd3A_res_6, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3A_res_i_7, 
                Q1=>LatchAnd3A_ireg_rst1_7, OFX0=>open, F0=>LatchAnd3A_res_i_6, 
                Q0=>LatchAnd3A_ireg_rst1_6);
    LatchAnd3A_SLICE_129I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_res_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_res_i_9, 
                DI0=>LatchAnd3A_res_i_8, A0=>LatchAnd3A_res_8, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3A_res_i_9, 
                Q1=>LatchAnd3A_ireg_rst1_9, OFX0=>open, F0=>LatchAnd3A_res_i_8, 
                Q0=>LatchAnd3A_ireg_rst1_8);
    LatchAnd3A_SLICE_130I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_res_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_res_i_11, 
                DI0=>LatchAnd3A_res_i_10, A0=>LatchAnd3A_res_10, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3A_res_i_11, 
                Q1=>LatchAnd3A_ireg_rst1_11, OFX0=>open, 
                F0=>LatchAnd3A_res_i_10, Q0=>LatchAnd3A_ireg_rst1_10);
    LatchAnd3A_SLICE_131I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_res_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_res_i_13, 
                DI0=>LatchAnd3A_res_i_12, A0=>LatchAnd3A_res_12, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3A_res_i_13, 
                Q1=>LatchAnd3A_ireg_rst1_13, OFX0=>open, 
                F0=>LatchAnd3A_res_i_12, Q0=>LatchAnd3A_ireg_rst1_12);
    LatchAnd3A_SLICE_132I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_res_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_res_i_15, 
                DI0=>LatchAnd3A_res_i_14, A0=>LatchAnd3A_res_14, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3A_res_i_15, 
                Q1=>LatchAnd3A_ireg_rst1_15, OFX0=>open, 
                F0=>LatchAnd3A_res_i_14, Q0=>LatchAnd3A_ireg_rst1_14);
    LatchAnd3A_SLICE_133I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_res_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_res_i_17, 
                DI0=>LatchAnd3A_res_i_16, A0=>LatchAnd3A_res_16, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3A_res_i_17, 
                Q1=>LatchAnd3A_ireg_rst1_17, OFX0=>open, 
                F0=>LatchAnd3A_res_i_16, Q0=>LatchAnd3A_ireg_rst1_16);
    LatchAnd3A_iretrig_SLICE_134I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_retr_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_iretrig_retr_i_1, 
                DI0=>LatchAnd3A_iretrig_retr_i_0, A0=>LatchAnd3A_retr_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3A_iretrig_retr_i_1, Q1=>LatchAnd3A_iretrig_fin_1, 
                OFX0=>open, F0=>LatchAnd3A_iretrig_retr_i_0, 
                Q0=>LatchAnd3A_iretrig_fin_0);
    LatchAnd3A_iretrig_SLICE_135I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_retr_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_iretrig_retr_i_3, 
                DI0=>LatchAnd3A_iretrig_retr_i_2, A0=>LatchAnd3A_retr_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3A_iretrig_retr_i_3, Q1=>LatchAnd3A_iretrig_fin_3, 
                OFX0=>open, F0=>LatchAnd3A_iretrig_retr_i_2, 
                Q0=>LatchAnd3A_iretrig_fin_2);
    LatchAnd3A_iretrig_SLICE_136I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_retr_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_iretrig_retr_i_5, 
                DI0=>LatchAnd3A_iretrig_retr_i_4, A0=>LatchAnd3A_retr_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3A_iretrig_retr_i_5, Q1=>LatchAnd3A_iretrig_fin_5, 
                OFX0=>open, F0=>LatchAnd3A_iretrig_retr_i_4, 
                Q0=>LatchAnd3A_iretrig_fin_4);
    LatchAnd3A_iretrig_SLICE_137I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_retr_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_iretrig_retr_i_7, 
                DI0=>LatchAnd3A_iretrig_retr_i_6, A0=>LatchAnd3A_retr_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3A_iretrig_retr_i_7, Q1=>LatchAnd3A_iretrig_fin_7, 
                OFX0=>open, F0=>LatchAnd3A_iretrig_retr_i_6, 
                Q0=>LatchAnd3A_iretrig_fin_6);
    LatchAnd3A_iretrig_SLICE_138I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_retr_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_iretrig_retr_i_9, 
                DI0=>LatchAnd3A_iretrig_retr_i_8, A0=>LatchAnd3A_retr_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3A_iretrig_retr_i_9, Q1=>LatchAnd3A_iretrig_fin_9, 
                OFX0=>open, F0=>LatchAnd3A_iretrig_retr_i_8, 
                Q0=>LatchAnd3A_iretrig_fin_8);
    LatchAnd3A_iretrig_SLICE_139I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_retr_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_iretrig_retr_i_11, 
                DI0=>LatchAnd3A_iretrig_retr_i_10, A0=>LatchAnd3A_retr_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3A_iretrig_retr_i_11, 
                Q1=>LatchAnd3A_iretrig_fin_11, OFX0=>open, 
                F0=>LatchAnd3A_iretrig_retr_i_10, 
                Q0=>LatchAnd3A_iretrig_fin_10);
    LatchAnd3A_iretrig_SLICE_140I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_retr_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_iretrig_retr_i_13, 
                DI0=>LatchAnd3A_iretrig_retr_i_12, A0=>LatchAnd3A_retr_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3A_iretrig_retr_i_13, 
                Q1=>LatchAnd3A_iretrig_fin_13, OFX0=>open, 
                F0=>LatchAnd3A_iretrig_retr_i_12, 
                Q0=>LatchAnd3A_iretrig_fin_12);
    LatchAnd3A_iretrig_SLICE_141I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_retr_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_iretrig_retr_i_15, 
                DI0=>LatchAnd3A_iretrig_retr_i_14, A0=>LatchAnd3A_retr_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3A_iretrig_retr_i_15, 
                Q1=>LatchAnd3A_iretrig_fin_15, OFX0=>open, 
                F0=>LatchAnd3A_iretrig_retr_i_14, 
                Q0=>LatchAnd3A_iretrig_fin_14);
    LatchAnd3A_iretrig_SLICE_142I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_retr_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3A_iretrig_retr_i_17, 
                DI0=>LatchAnd3A_iretrig_retr_i_16, A0=>LatchAnd3A_retr_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3A_iretrig_retr_i_17, 
                Q1=>LatchAnd3A_iretrig_fin_17, OFX0=>open, 
                F0=>LatchAnd3A_iretrig_retr_i_16, 
                Q0=>LatchAnd3A_iretrig_fin_16);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_143I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0, 
                B0=>LatchAnd3A_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_144I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_0, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_145I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_10, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_146I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0, 
                B0=>LatchAnd3A_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_147I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_11, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_148I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0, 
                B0=>LatchAnd3A_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_149I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_12, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_150I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0, 
                B0=>LatchAnd3A_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_151I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_13, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_152I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0, 
                B0=>LatchAnd3A_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_153I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_14, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_154I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0, 
                B0=>LatchAnd3A_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_155I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_15, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_156I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0, 
                B0=>LatchAnd3A_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_157I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_16, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_158I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0, 
                B0=>LatchAnd3A_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_159I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_17, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_160I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0, 
                B0=>LatchAnd3A_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_161I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_1, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_162I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0, 
                B0=>LatchAnd3A_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_163I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_2, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_164I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0, 
                B0=>LatchAnd3A_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_2, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_165I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_3, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_166I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0, 
                B0=>LatchAnd3A_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_167I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_4, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_168I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0, 
                B0=>LatchAnd3A_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_169I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_5, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_170I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0, 
                B0=>LatchAnd3A_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_171I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_6, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_172I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0, 
                B0=>LatchAnd3A_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_6, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_173I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_7, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_174I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0, 
                B0=>LatchAnd3A_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_175I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_8, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_176I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0, 
                B0=>LatchAnd3A_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_177I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3A1_9, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0);
    LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_178I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0, 
                B0=>LatchAnd3A_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                Q0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1);
    LatchAnd3A_SLICE_179I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_0, 
                B1=>LatchAnd3A_res_0, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1, 
                B0=>LatchAnd3A_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_0, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_0, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_0);
    LatchAnd3A_SLICE_180I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_1, 
                B1=>LatchAnd3A_res_1, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1, 
                B0=>LatchAnd3A_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_1, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_1, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_1);
    LatchAnd3A_SLICE_181I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_2, 
                B1=>LatchAnd3A_res_2, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1, 
                B0=>LatchAnd3A_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_2, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_2, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_2);
    LatchAnd3A_SLICE_182I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_3, 
                B1=>LatchAnd3A_res_3, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1, 
                B0=>LatchAnd3A_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_3, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_3, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_3);
    LatchAnd3A_SLICE_183I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_4, 
                B1=>LatchAnd3A_res_4, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1, 
                B0=>LatchAnd3A_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_4, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_4, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_4);
    LatchAnd3A_SLICE_184I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_5, 
                B1=>LatchAnd3A_res_5, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1, 
                B0=>LatchAnd3A_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_5, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_5, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_5);
    LatchAnd3A_SLICE_185I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_6, 
                B1=>LatchAnd3A_res_6, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1, 
                B0=>LatchAnd3A_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_6, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_6, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_6);
    LatchAnd3A_SLICE_186I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_7, 
                B1=>LatchAnd3A_res_7, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1, 
                B0=>LatchAnd3A_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_7, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_7, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_7);
    LatchAnd3A_SLICE_187I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_8, 
                B1=>LatchAnd3A_res_8, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1, 
                B0=>LatchAnd3A_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_8, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_8, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_8);
    LatchAnd3A_SLICE_188I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_9, 
                B1=>LatchAnd3A_res_9, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1, 
                B0=>LatchAnd3A_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_9, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_9, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_9);
    LatchAnd3A_SLICE_189I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_10, 
                B1=>LatchAnd3A_res_10, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1, 
                B0=>LatchAnd3A_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_10, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_10, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_10);
    LatchAnd3A_SLICE_190I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_11, 
                B1=>LatchAnd3A_res_11, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1, 
                B0=>LatchAnd3A_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_11, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_11, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_11);
    LatchAnd3A_SLICE_191I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_12, 
                B1=>LatchAnd3A_res_12, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1, 
                B0=>LatchAnd3A_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_12, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_12, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_12);
    LatchAnd3A_SLICE_192I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_13, 
                B1=>LatchAnd3A_res_13, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1, 
                B0=>LatchAnd3A_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_13, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_13, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_13);
    LatchAnd3A_SLICE_193I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_14, 
                B1=>LatchAnd3A_res_14, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1, 
                B0=>LatchAnd3A_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_14, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_14, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_14);
    LatchAnd3A_SLICE_194I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_15, 
                B1=>LatchAnd3A_res_15, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1, 
                B0=>LatchAnd3A_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_15, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_15, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_15);
    LatchAnd3A_SLICE_195I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_16, 
                B1=>LatchAnd3A_res_16, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1, 
                B0=>LatchAnd3A_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_16, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_16, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_16);
    LatchAnd3A_SLICE_196I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3A_ireg_rst1_17, 
                B1=>LatchAnd3A_res_17, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                A0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1, 
                B0=>LatchAnd3A_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3A1_17, OFX1=>open, 
                F1=>LatchAnd3A_ireg_un1_diff_17, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                Q0=>LatchAnd3A_res_17);
    LatchAnd3A_SLICE_197I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_0, A0=>And3A1_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1594_i, 
                LSR=>LatchAnd3A_iretrig_fin_0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_0, Q0=>LatchAnd3A_retr_0);
    LatchAnd3A_SLICE_198I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_1, A0=>And3A1_1, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1593_i, 
                LSR=>LatchAnd3A_iretrig_fin_1, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_1, Q0=>LatchAnd3A_retr_1);
    LatchAnd3A_SLICE_199I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_2, A0=>And3A1_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1592_i, 
                LSR=>LatchAnd3A_iretrig_fin_2, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_2, Q0=>LatchAnd3A_retr_2);
    LatchAnd3A_SLICE_200I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_3, A0=>And3A1_3, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1591_i, 
                LSR=>LatchAnd3A_iretrig_fin_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_3, Q0=>LatchAnd3A_retr_3);
    LatchAnd3A_SLICE_201I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_4, A0=>And3A1_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1590_i, 
                LSR=>LatchAnd3A_iretrig_fin_4, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_4, Q0=>LatchAnd3A_retr_4);
    LatchAnd3A_SLICE_202I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_5, A0=>And3A1_5, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1589_i, 
                LSR=>LatchAnd3A_iretrig_fin_5, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_5, Q0=>LatchAnd3A_retr_5);
    LatchAnd3A_SLICE_203I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_6, A0=>And3A1_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1588_i, 
                LSR=>LatchAnd3A_iretrig_fin_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_6, Q0=>LatchAnd3A_retr_6);
    LatchAnd3A_SLICE_204I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_7, A0=>And3A1_7, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1587_i, 
                LSR=>LatchAnd3A_iretrig_fin_7, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_7, Q0=>LatchAnd3A_retr_7);
    LatchAnd3A_SLICE_205I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_8, A0=>And3A1_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1586_i, 
                LSR=>LatchAnd3A_iretrig_fin_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_8, Q0=>LatchAnd3A_retr_8);
    LatchAnd3A_SLICE_206I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_9, A0=>And3A1_9, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1585_i, 
                LSR=>LatchAnd3A_iretrig_fin_9, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_9, Q0=>LatchAnd3A_retr_9);
    LatchAnd3A_SLICE_207I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_10, A0=>And3A1_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1584_i, 
                LSR=>LatchAnd3A_iretrig_fin_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_10, Q0=>LatchAnd3A_retr_10);
    LatchAnd3A_SLICE_208I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_11, A0=>And3A1_11, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1583_i, 
                LSR=>LatchAnd3A_iretrig_fin_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_11, Q0=>LatchAnd3A_retr_11);
    LatchAnd3A_SLICE_209I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_12, A0=>And3A1_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1582_i, 
                LSR=>LatchAnd3A_iretrig_fin_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_12, Q0=>LatchAnd3A_retr_12);
    LatchAnd3A_SLICE_210I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_13, A0=>And3A1_13, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1581_i, 
                LSR=>LatchAnd3A_iretrig_fin_13, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_13, Q0=>LatchAnd3A_retr_13);
    LatchAnd3A_SLICE_211I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_14, A0=>And3A1_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1580_i, 
                LSR=>LatchAnd3A_iretrig_fin_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_14, Q0=>LatchAnd3A_retr_14);
    LatchAnd3A_SLICE_212I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_15, A0=>And3A1_15, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1579_i, 
                LSR=>LatchAnd3A_iretrig_fin_15, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_15, Q0=>LatchAnd3A_retr_15);
    LatchAnd3A_SLICE_213I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_16, A0=>And3A1_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1578_i, 
                LSR=>LatchAnd3A_iretrig_fin_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_16, Q0=>LatchAnd3A_retr_16);
    LatchAnd3A_SLICE_214I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3A_And3A1_i_17, A0=>And3A1_17, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1577_i, 
                LSR=>LatchAnd3A_iretrig_fin_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3A_And3A1_i_17, Q0=>LatchAnd3A_retr_17);
    LatchAnd3B_SLICE_215I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"5555", LUT1_INITVAL=>X"5555", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_res_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_res_i_1, 
                DI0=>LatchAnd3B_res_i_0, A0=>LatchAnd3B_res_0, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3B_res_i_1, 
                Q1=>LatchAnd3B_ireg_rst1_1, OFX0=>open, F0=>LatchAnd3B_res_i_0, 
                Q0=>LatchAnd3B_ireg_rst1_0);
    LatchAnd3B_SLICE_216I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_res_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_res_i_3, 
                DI0=>LatchAnd3B_res_i_2, A0=>LatchAnd3B_res_2, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3B_res_i_3, 
                Q1=>LatchAnd3B_ireg_rst1_3, OFX0=>open, F0=>LatchAnd3B_res_i_2, 
                Q0=>LatchAnd3B_ireg_rst1_2);
    LatchAnd3B_SLICE_217I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_res_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_res_i_5, 
                DI0=>LatchAnd3B_res_i_4, A0=>LatchAnd3B_res_4, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3B_res_i_5, 
                Q1=>LatchAnd3B_ireg_rst1_5, OFX0=>open, F0=>LatchAnd3B_res_i_4, 
                Q0=>LatchAnd3B_ireg_rst1_4);
    LatchAnd3B_SLICE_218I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_res_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_res_i_7, 
                DI0=>LatchAnd3B_res_i_6, A0=>LatchAnd3B_res_6, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3B_res_i_7, 
                Q1=>LatchAnd3B_ireg_rst1_7, OFX0=>open, F0=>LatchAnd3B_res_i_6, 
                Q0=>LatchAnd3B_ireg_rst1_6);
    LatchAnd3B_SLICE_219I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_res_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_res_i_9, 
                DI0=>LatchAnd3B_res_i_8, A0=>LatchAnd3B_res_8, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3B_res_i_9, 
                Q1=>LatchAnd3B_ireg_rst1_9, OFX0=>open, F0=>LatchAnd3B_res_i_8, 
                Q0=>LatchAnd3B_ireg_rst1_8);
    LatchAnd3B_SLICE_220I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_res_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_res_i_11, 
                DI0=>LatchAnd3B_res_i_10, A0=>LatchAnd3B_res_10, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3B_res_i_11, 
                Q1=>LatchAnd3B_ireg_rst1_11, OFX0=>open, 
                F0=>LatchAnd3B_res_i_10, Q0=>LatchAnd3B_ireg_rst1_10);
    LatchAnd3B_SLICE_221I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_res_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_res_i_13, 
                DI0=>LatchAnd3B_res_i_12, A0=>LatchAnd3B_res_12, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3B_res_i_13, 
                Q1=>LatchAnd3B_ireg_rst1_13, OFX0=>open, 
                F0=>LatchAnd3B_res_i_12, Q0=>LatchAnd3B_ireg_rst1_12);
    LatchAnd3B_SLICE_222I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_res_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_res_i_15, 
                DI0=>LatchAnd3B_res_i_14, A0=>LatchAnd3B_res_14, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3B_res_i_15, 
                Q1=>LatchAnd3B_ireg_rst1_15, OFX0=>open, 
                F0=>LatchAnd3B_res_i_14, Q0=>LatchAnd3B_ireg_rst1_14);
    LatchAnd3B_SLICE_223I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_res_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_res_i_17, 
                DI0=>LatchAnd3B_res_i_16, A0=>LatchAnd3B_res_16, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3B_res_i_17, 
                Q1=>LatchAnd3B_ireg_rst1_17, OFX0=>open, 
                F0=>LatchAnd3B_res_i_16, Q0=>LatchAnd3B_ireg_rst1_16);
    LatchAnd3B_iretrig_SLICE_224I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_retr_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_iretrig_retr_i_1, 
                DI0=>LatchAnd3B_iretrig_retr_i_0, A0=>LatchAnd3B_retr_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3B_iretrig_retr_i_1, Q1=>LatchAnd3B_iretrig_fin_1, 
                OFX0=>open, F0=>LatchAnd3B_iretrig_retr_i_0, 
                Q0=>LatchAnd3B_iretrig_fin_0);
    LatchAnd3B_iretrig_SLICE_225I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_retr_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_iretrig_retr_i_3, 
                DI0=>LatchAnd3B_iretrig_retr_i_2, A0=>LatchAnd3B_retr_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3B_iretrig_retr_i_3, Q1=>LatchAnd3B_iretrig_fin_3, 
                OFX0=>open, F0=>LatchAnd3B_iretrig_retr_i_2, 
                Q0=>LatchAnd3B_iretrig_fin_2);
    LatchAnd3B_iretrig_SLICE_226I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_retr_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_iretrig_retr_i_5, 
                DI0=>LatchAnd3B_iretrig_retr_i_4, A0=>LatchAnd3B_retr_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3B_iretrig_retr_i_5, Q1=>LatchAnd3B_iretrig_fin_5, 
                OFX0=>open, F0=>LatchAnd3B_iretrig_retr_i_4, 
                Q0=>LatchAnd3B_iretrig_fin_4);
    LatchAnd3B_iretrig_SLICE_227I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_retr_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_iretrig_retr_i_7, 
                DI0=>LatchAnd3B_iretrig_retr_i_6, A0=>LatchAnd3B_retr_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3B_iretrig_retr_i_7, Q1=>LatchAnd3B_iretrig_fin_7, 
                OFX0=>open, F0=>LatchAnd3B_iretrig_retr_i_6, 
                Q0=>LatchAnd3B_iretrig_fin_6);
    LatchAnd3B_iretrig_SLICE_228I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_retr_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_iretrig_retr_i_9, 
                DI0=>LatchAnd3B_iretrig_retr_i_8, A0=>LatchAnd3B_retr_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3B_iretrig_retr_i_9, Q1=>LatchAnd3B_iretrig_fin_9, 
                OFX0=>open, F0=>LatchAnd3B_iretrig_retr_i_8, 
                Q0=>LatchAnd3B_iretrig_fin_8);
    LatchAnd3B_iretrig_SLICE_229I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_retr_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_iretrig_retr_i_11, 
                DI0=>LatchAnd3B_iretrig_retr_i_10, A0=>LatchAnd3B_retr_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3B_iretrig_retr_i_11, 
                Q1=>LatchAnd3B_iretrig_fin_11, OFX0=>open, 
                F0=>LatchAnd3B_iretrig_retr_i_10, 
                Q0=>LatchAnd3B_iretrig_fin_10);
    LatchAnd3B_iretrig_SLICE_230I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_retr_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_iretrig_retr_i_13, 
                DI0=>LatchAnd3B_iretrig_retr_i_12, A0=>LatchAnd3B_retr_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3B_iretrig_retr_i_13, 
                Q1=>LatchAnd3B_iretrig_fin_13, OFX0=>open, 
                F0=>LatchAnd3B_iretrig_retr_i_12, 
                Q0=>LatchAnd3B_iretrig_fin_12);
    LatchAnd3B_iretrig_SLICE_231I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_retr_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_iretrig_retr_i_15, 
                DI0=>LatchAnd3B_iretrig_retr_i_14, A0=>LatchAnd3B_retr_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3B_iretrig_retr_i_15, 
                Q1=>LatchAnd3B_iretrig_fin_15, OFX0=>open, 
                F0=>LatchAnd3B_iretrig_retr_i_14, 
                Q0=>LatchAnd3B_iretrig_fin_14);
    LatchAnd3B_iretrig_SLICE_232I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_retr_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3B_iretrig_retr_i_17, 
                DI0=>LatchAnd3B_iretrig_retr_i_16, A0=>LatchAnd3B_retr_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3B_iretrig_retr_i_17, 
                Q1=>LatchAnd3B_iretrig_fin_17, OFX0=>open, 
                F0=>LatchAnd3B_iretrig_retr_i_16, 
                Q0=>LatchAnd3B_iretrig_fin_16);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_233I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0, 
                B0=>LatchAnd3B_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_234I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_0, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_235I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_10, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_236I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0, 
                B0=>LatchAnd3B_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_237I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_11, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_238I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0, 
                B0=>LatchAnd3B_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_239I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_12, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_240I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0, 
                B0=>LatchAnd3B_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_241I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_13, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_242I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0, 
                B0=>LatchAnd3B_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_243I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_14, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_244I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0, 
                B0=>LatchAnd3B_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_245I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_15, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_246I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0, 
                B0=>LatchAnd3B_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_247I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_16, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_248I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0, 
                B0=>LatchAnd3B_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_249I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_17, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_250I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0, 
                B0=>LatchAnd3B_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_251I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_1, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_252I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0, 
                B0=>LatchAnd3B_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_253I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_2, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_254I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0, 
                B0=>LatchAnd3B_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_2, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_255I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_3, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_256I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0, 
                B0=>LatchAnd3B_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_257I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_4, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_258I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0, 
                B0=>LatchAnd3B_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_259I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_5, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_260I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0, 
                B0=>LatchAnd3B_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_261I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_6, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_262I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0, 
                B0=>LatchAnd3B_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_6, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_263I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_7, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_264I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0, 
                B0=>LatchAnd3B_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_265I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_8, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_266I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0, 
                B0=>LatchAnd3B_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_267I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3B1_9, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0);
    LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_268I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0, 
                B0=>LatchAnd3B_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                Q0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1);
    LatchAnd3B_SLICE_269I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_0, 
                B1=>LatchAnd3B_res_0, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1, 
                B0=>LatchAnd3B_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_0, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_0, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_0);
    LatchAnd3B_SLICE_270I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_1, 
                B1=>LatchAnd3B_res_1, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1, 
                B0=>LatchAnd3B_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_1, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_1, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_1);
    LatchAnd3B_SLICE_271I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_2, 
                B1=>LatchAnd3B_res_2, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1, 
                B0=>LatchAnd3B_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_2, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_2, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_2);
    LatchAnd3B_SLICE_272I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_3, 
                B1=>LatchAnd3B_res_3, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1, 
                B0=>LatchAnd3B_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_3, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_3, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_3);
    LatchAnd3B_SLICE_273I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_4, 
                B1=>LatchAnd3B_res_4, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1, 
                B0=>LatchAnd3B_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_4, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_4, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_4);
    LatchAnd3B_SLICE_274I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_5, 
                B1=>LatchAnd3B_res_5, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1, 
                B0=>LatchAnd3B_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_5, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_5, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_5);
    LatchAnd3B_SLICE_275I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_6, 
                B1=>LatchAnd3B_res_6, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1, 
                B0=>LatchAnd3B_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_6, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_6, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_6);
    LatchAnd3B_SLICE_276I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_7, 
                B1=>LatchAnd3B_res_7, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1, 
                B0=>LatchAnd3B_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_7, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_7, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_7);
    LatchAnd3B_SLICE_277I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_8, 
                B1=>LatchAnd3B_res_8, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1, 
                B0=>LatchAnd3B_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_8, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_8, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_8);
    LatchAnd3B_SLICE_278I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_9, 
                B1=>LatchAnd3B_res_9, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1, 
                B0=>LatchAnd3B_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_9, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_9, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_9);
    LatchAnd3B_SLICE_279I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_10, 
                B1=>LatchAnd3B_res_10, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1, 
                B0=>LatchAnd3B_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_10, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_10, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_10);
    LatchAnd3B_SLICE_280I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_11, 
                B1=>LatchAnd3B_res_11, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1, 
                B0=>LatchAnd3B_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_11, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_11, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_11);
    LatchAnd3B_SLICE_281I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_12, 
                B1=>LatchAnd3B_res_12, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1, 
                B0=>LatchAnd3B_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_12, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_12, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_12);
    LatchAnd3B_SLICE_282I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_13, 
                B1=>LatchAnd3B_res_13, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1, 
                B0=>LatchAnd3B_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_13, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_13, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_13);
    LatchAnd3B_SLICE_283I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_14, 
                B1=>LatchAnd3B_res_14, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1, 
                B0=>LatchAnd3B_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_14, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_14, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_14);
    LatchAnd3B_SLICE_284I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_15, 
                B1=>LatchAnd3B_res_15, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1, 
                B0=>LatchAnd3B_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_15, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_15, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_15);
    LatchAnd3B_SLICE_285I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_16, 
                B1=>LatchAnd3B_res_16, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1, 
                B0=>LatchAnd3B_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_16, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_16, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_16);
    LatchAnd3B_SLICE_286I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3B_ireg_rst1_17, 
                B1=>LatchAnd3B_res_17, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                A0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1, 
                B0=>LatchAnd3B_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3B1_17, OFX1=>open, 
                F1=>LatchAnd3B_ireg_un1_diff_1_17, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                Q0=>LatchAnd3B_res_17);
    LatchAnd3B_SLICE_287I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_0, A0=>And3B1_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1513_i, 
                LSR=>LatchAnd3B_iretrig_fin_0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_0, Q0=>LatchAnd3B_retr_0);
    LatchAnd3B_SLICE_288I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_1, A0=>And3B1_1, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1512_i, 
                LSR=>LatchAnd3B_iretrig_fin_1, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_1, Q0=>LatchAnd3B_retr_1);
    LatchAnd3B_SLICE_289I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_2, A0=>And3B1_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1511_i, 
                LSR=>LatchAnd3B_iretrig_fin_2, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_2, Q0=>LatchAnd3B_retr_2);
    LatchAnd3B_SLICE_290I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_3, A0=>And3B1_3, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1510_i, 
                LSR=>LatchAnd3B_iretrig_fin_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_3, Q0=>LatchAnd3B_retr_3);
    LatchAnd3B_SLICE_291I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_4, A0=>And3B1_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1509_i, 
                LSR=>LatchAnd3B_iretrig_fin_4, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_4, Q0=>LatchAnd3B_retr_4);
    LatchAnd3B_SLICE_292I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_5, A0=>And3B1_5, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1508_i, 
                LSR=>LatchAnd3B_iretrig_fin_5, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_5, Q0=>LatchAnd3B_retr_5);
    LatchAnd3B_SLICE_293I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_6, A0=>And3B1_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1507_i, 
                LSR=>LatchAnd3B_iretrig_fin_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_6, Q0=>LatchAnd3B_retr_6);
    LatchAnd3B_SLICE_294I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_7, A0=>And3B1_7, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1506_i, 
                LSR=>LatchAnd3B_iretrig_fin_7, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_7, Q0=>LatchAnd3B_retr_7);
    LatchAnd3B_SLICE_295I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_8, A0=>And3B1_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1505_i, 
                LSR=>LatchAnd3B_iretrig_fin_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_8, Q0=>LatchAnd3B_retr_8);
    LatchAnd3B_SLICE_296I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_9, A0=>And3B1_9, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1504_i, 
                LSR=>LatchAnd3B_iretrig_fin_9, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_9, Q0=>LatchAnd3B_retr_9);
    LatchAnd3B_SLICE_297I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_10, A0=>And3B1_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1503_i, 
                LSR=>LatchAnd3B_iretrig_fin_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_10, Q0=>LatchAnd3B_retr_10);
    LatchAnd3B_SLICE_298I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_11, A0=>And3B1_11, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1502_i, 
                LSR=>LatchAnd3B_iretrig_fin_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_11, Q0=>LatchAnd3B_retr_11);
    LatchAnd3B_SLICE_299I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_12, A0=>And3B1_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1501_i, 
                LSR=>LatchAnd3B_iretrig_fin_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_12, Q0=>LatchAnd3B_retr_12);
    LatchAnd3B_SLICE_300I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_13, A0=>And3B1_13, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1500_i, 
                LSR=>LatchAnd3B_iretrig_fin_13, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_13, Q0=>LatchAnd3B_retr_13);
    LatchAnd3B_SLICE_301I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_14, A0=>And3B1_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1499_i, 
                LSR=>LatchAnd3B_iretrig_fin_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_14, Q0=>LatchAnd3B_retr_14);
    LatchAnd3B_SLICE_302I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_15, A0=>And3B1_15, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1498_i, 
                LSR=>LatchAnd3B_iretrig_fin_15, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_15, Q0=>LatchAnd3B_retr_15);
    LatchAnd3B_SLICE_303I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_16, A0=>And3B1_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1497_i, 
                LSR=>LatchAnd3B_iretrig_fin_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_16, Q0=>LatchAnd3B_retr_16);
    LatchAnd3B_SLICE_304I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3B_And3B1_i_17, A0=>And3B1_17, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1496_i, 
                LSR=>LatchAnd3B_iretrig_fin_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3B_And3B1_i_17, Q0=>LatchAnd3B_retr_17);
    LatchAnd3C_SLICE_305I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"5555", LUT1_INITVAL=>X"5555", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_res_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_res_i_1, 
                DI0=>LatchAnd3C_res_i_0, A0=>LatchAnd3C_res_0, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3C_res_i_1, 
                Q1=>LatchAnd3C_ireg_rst1_1, OFX0=>open, F0=>LatchAnd3C_res_i_0, 
                Q0=>LatchAnd3C_ireg_rst1_0);
    LatchAnd3C_SLICE_306I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_res_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_res_i_3, 
                DI0=>LatchAnd3C_res_i_2, A0=>LatchAnd3C_res_2, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3C_res_i_3, 
                Q1=>LatchAnd3C_ireg_rst1_3, OFX0=>open, F0=>LatchAnd3C_res_i_2, 
                Q0=>LatchAnd3C_ireg_rst1_2);
    LatchAnd3C_SLICE_307I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_res_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_res_i_5, 
                DI0=>LatchAnd3C_res_i_4, A0=>LatchAnd3C_res_4, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3C_res_i_5, 
                Q1=>LatchAnd3C_ireg_rst1_5, OFX0=>open, F0=>LatchAnd3C_res_i_4, 
                Q0=>LatchAnd3C_ireg_rst1_4);
    LatchAnd3C_SLICE_308I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_res_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_res_i_7, 
                DI0=>LatchAnd3C_res_i_6, A0=>LatchAnd3C_res_6, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3C_res_i_7, 
                Q1=>LatchAnd3C_ireg_rst1_7, OFX0=>open, F0=>LatchAnd3C_res_i_6, 
                Q0=>LatchAnd3C_ireg_rst1_6);
    LatchAnd3C_SLICE_309I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_res_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_res_i_9, 
                DI0=>LatchAnd3C_res_i_8, A0=>LatchAnd3C_res_8, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3C_res_i_9, 
                Q1=>LatchAnd3C_ireg_rst1_9, OFX0=>open, F0=>LatchAnd3C_res_i_8, 
                Q0=>LatchAnd3C_ireg_rst1_8);
    LatchAnd3C_SLICE_310I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_res_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_res_i_11, 
                DI0=>LatchAnd3C_res_i_10, A0=>LatchAnd3C_res_10, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3C_res_i_11, 
                Q1=>LatchAnd3C_ireg_rst1_11, OFX0=>open, 
                F0=>LatchAnd3C_res_i_10, Q0=>LatchAnd3C_ireg_rst1_10);
    LatchAnd3C_SLICE_311I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_res_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_res_i_13, 
                DI0=>LatchAnd3C_res_i_12, A0=>LatchAnd3C_res_12, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3C_res_i_13, 
                Q1=>LatchAnd3C_ireg_rst1_13, OFX0=>open, 
                F0=>LatchAnd3C_res_i_12, Q0=>LatchAnd3C_ireg_rst1_12);
    LatchAnd3C_SLICE_312I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_res_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_res_i_15, 
                DI0=>LatchAnd3C_res_i_14, A0=>LatchAnd3C_res_14, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3C_res_i_15, 
                Q1=>LatchAnd3C_ireg_rst1_15, OFX0=>open, 
                F0=>LatchAnd3C_res_i_14, Q0=>LatchAnd3C_ireg_rst1_14);
    LatchAnd3C_SLICE_313I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_res_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_res_i_17, 
                DI0=>LatchAnd3C_res_i_16, A0=>LatchAnd3C_res_16, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd3C_res_i_17, 
                Q1=>LatchAnd3C_ireg_rst1_17, OFX0=>open, 
                F0=>LatchAnd3C_res_i_16, Q0=>LatchAnd3C_ireg_rst1_16);
    LatchAnd3C_iretrig_SLICE_314I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_retr_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_iretrig_retr_i_1, 
                DI0=>LatchAnd3C_iretrig_retr_i_0, A0=>LatchAnd3C_retr_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3C_iretrig_retr_i_1, Q1=>LatchAnd3C_iretrig_fin_1, 
                OFX0=>open, F0=>LatchAnd3C_iretrig_retr_i_0, 
                Q0=>LatchAnd3C_iretrig_fin_0);
    LatchAnd3C_iretrig_SLICE_315I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_retr_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_iretrig_retr_i_3, 
                DI0=>LatchAnd3C_iretrig_retr_i_2, A0=>LatchAnd3C_retr_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3C_iretrig_retr_i_3, Q1=>LatchAnd3C_iretrig_fin_3, 
                OFX0=>open, F0=>LatchAnd3C_iretrig_retr_i_2, 
                Q0=>LatchAnd3C_iretrig_fin_2);
    LatchAnd3C_iretrig_SLICE_316I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_retr_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_iretrig_retr_i_5, 
                DI0=>LatchAnd3C_iretrig_retr_i_4, A0=>LatchAnd3C_retr_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3C_iretrig_retr_i_5, Q1=>LatchAnd3C_iretrig_fin_5, 
                OFX0=>open, F0=>LatchAnd3C_iretrig_retr_i_4, 
                Q0=>LatchAnd3C_iretrig_fin_4);
    LatchAnd3C_iretrig_SLICE_317I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_retr_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_iretrig_retr_i_7, 
                DI0=>LatchAnd3C_iretrig_retr_i_6, A0=>LatchAnd3C_retr_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3C_iretrig_retr_i_7, Q1=>LatchAnd3C_iretrig_fin_7, 
                OFX0=>open, F0=>LatchAnd3C_iretrig_retr_i_6, 
                Q0=>LatchAnd3C_iretrig_fin_6);
    LatchAnd3C_iretrig_SLICE_318I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_retr_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_iretrig_retr_i_9, 
                DI0=>LatchAnd3C_iretrig_retr_i_8, A0=>LatchAnd3C_retr_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3C_iretrig_retr_i_9, Q1=>LatchAnd3C_iretrig_fin_9, 
                OFX0=>open, F0=>LatchAnd3C_iretrig_retr_i_8, 
                Q0=>LatchAnd3C_iretrig_fin_8);
    LatchAnd3C_iretrig_SLICE_319I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_retr_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_iretrig_retr_i_11, 
                DI0=>LatchAnd3C_iretrig_retr_i_10, A0=>LatchAnd3C_retr_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3C_iretrig_retr_i_11, 
                Q1=>LatchAnd3C_iretrig_fin_11, OFX0=>open, 
                F0=>LatchAnd3C_iretrig_retr_i_10, 
                Q0=>LatchAnd3C_iretrig_fin_10);
    LatchAnd3C_iretrig_SLICE_320I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_retr_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_iretrig_retr_i_13, 
                DI0=>LatchAnd3C_iretrig_retr_i_12, A0=>LatchAnd3C_retr_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3C_iretrig_retr_i_13, 
                Q1=>LatchAnd3C_iretrig_fin_13, OFX0=>open, 
                F0=>LatchAnd3C_iretrig_retr_i_12, 
                Q0=>LatchAnd3C_iretrig_fin_12);
    LatchAnd3C_iretrig_SLICE_321I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_retr_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_iretrig_retr_i_15, 
                DI0=>LatchAnd3C_iretrig_retr_i_14, A0=>LatchAnd3C_retr_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3C_iretrig_retr_i_15, 
                Q1=>LatchAnd3C_iretrig_fin_15, OFX0=>open, 
                F0=>LatchAnd3C_iretrig_retr_i_14, 
                Q0=>LatchAnd3C_iretrig_fin_14);
    LatchAnd3C_iretrig_SLICE_322I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_retr_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd3C_iretrig_retr_i_17, 
                DI0=>LatchAnd3C_iretrig_retr_i_16, A0=>LatchAnd3C_retr_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd3C_iretrig_retr_i_17, 
                Q1=>LatchAnd3C_iretrig_fin_17, OFX0=>open, 
                F0=>LatchAnd3C_iretrig_retr_i_16, 
                Q0=>LatchAnd3C_iretrig_fin_16);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_323I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0, 
                B0=>LatchAnd3C_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_324I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_0, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_325I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_10, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_326I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0, 
                B0=>LatchAnd3C_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_327I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_11, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_328I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0, 
                B0=>LatchAnd3C_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_329I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_12, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_330I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0, 
                B0=>LatchAnd3C_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_331I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_13, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_332I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0, 
                B0=>LatchAnd3C_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_333I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_14, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_334I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0, 
                B0=>LatchAnd3C_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_335I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_15, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_336I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0, 
                B0=>LatchAnd3C_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_337I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_16, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_338I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0, 
                B0=>LatchAnd3C_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_339I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_17, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_340I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0, 
                B0=>LatchAnd3C_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_341I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_1, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_342I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0, 
                B0=>LatchAnd3C_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_343I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_2, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_344I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0, 
                B0=>LatchAnd3C_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_2, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_345I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_3, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_346I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0, 
                B0=>LatchAnd3C_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_347I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_4, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_348I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0, 
                B0=>LatchAnd3C_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_349I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_5, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_350I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0, 
                B0=>LatchAnd3C_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_351I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_6, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_352I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0, 
                B0=>LatchAnd3C_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_6, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_353I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_7, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_354I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0, 
                B0=>LatchAnd3C_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_355I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_8, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_356I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0, 
                B0=>LatchAnd3C_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_357I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And3C1_9, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0);
    LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_358I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0, 
                B0=>LatchAnd3C_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                Q0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1);
    LatchAnd3C_SLICE_359I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_0, 
                B1=>LatchAnd3C_res_0, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1, 
                B0=>LatchAnd3C_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_0, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_0, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_0);
    LatchAnd3C_SLICE_360I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_1, 
                B1=>LatchAnd3C_res_1, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1, 
                B0=>LatchAnd3C_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_1, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_1, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_1);
    LatchAnd3C_SLICE_361I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_2, 
                B1=>LatchAnd3C_res_2, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1, 
                B0=>LatchAnd3C_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_2, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_2, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_2);
    LatchAnd3C_SLICE_362I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_3, 
                B1=>LatchAnd3C_res_3, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1, 
                B0=>LatchAnd3C_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_3, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_3, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_3);
    LatchAnd3C_SLICE_363I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_4, 
                B1=>LatchAnd3C_res_4, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1, 
                B0=>LatchAnd3C_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_4, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_4, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_4);
    LatchAnd3C_SLICE_364I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_5, 
                B1=>LatchAnd3C_res_5, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1, 
                B0=>LatchAnd3C_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_5, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_5, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_5);
    LatchAnd3C_SLICE_365I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_6, 
                B1=>LatchAnd3C_res_6, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1, 
                B0=>LatchAnd3C_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_6, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_6, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_6);
    LatchAnd3C_SLICE_366I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_7, 
                B1=>LatchAnd3C_res_7, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1, 
                B0=>LatchAnd3C_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_7, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_7, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_7);
    LatchAnd3C_SLICE_367I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_8, 
                B1=>LatchAnd3C_res_8, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1, 
                B0=>LatchAnd3C_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_8, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_8, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_8);
    LatchAnd3C_SLICE_368I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_9, 
                B1=>LatchAnd3C_res_9, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1, 
                B0=>LatchAnd3C_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_9, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_9, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_9);
    LatchAnd3C_SLICE_369I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_10, 
                B1=>LatchAnd3C_res_10, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1, 
                B0=>LatchAnd3C_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_10, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_10, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_10);
    LatchAnd3C_SLICE_370I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_11, 
                B1=>LatchAnd3C_res_11, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1, 
                B0=>LatchAnd3C_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_11, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_11, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_11);
    LatchAnd3C_SLICE_371I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_12, 
                B1=>LatchAnd3C_res_12, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1, 
                B0=>LatchAnd3C_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_12, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_12, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_12);
    LatchAnd3C_SLICE_372I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_13, 
                B1=>LatchAnd3C_res_13, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1, 
                B0=>LatchAnd3C_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_13, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_13, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_13);
    LatchAnd3C_SLICE_373I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_14, 
                B1=>LatchAnd3C_res_14, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1, 
                B0=>LatchAnd3C_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_14, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_14, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_14);
    LatchAnd3C_SLICE_374I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_15, 
                B1=>LatchAnd3C_res_15, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1, 
                B0=>LatchAnd3C_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_15, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_15, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_15);
    LatchAnd3C_SLICE_375I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_16, 
                B1=>LatchAnd3C_res_16, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1, 
                B0=>LatchAnd3C_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_16, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_16, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_16);
    LatchAnd3C_SLICE_376I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd3C_ireg_rst1_17, 
                B1=>LatchAnd3C_res_17, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                A0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1, 
                B0=>LatchAnd3C_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And3C1_17, OFX1=>open, 
                F1=>LatchAnd3C_ireg_un1_diff_3_17, Q1=>open, OFX0=>open, 
                F0=>LatchAnd3C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                Q0=>LatchAnd3C_res_17);
    LatchAnd3C_SLICE_377I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_0, A0=>And3C1_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_76_i, 
                LSR=>LatchAnd3C_iretrig_fin_0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_0, Q0=>LatchAnd3C_retr_0);
    LatchAnd3C_SLICE_378I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_1, A0=>And3C1_1, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_74_i, 
                LSR=>LatchAnd3C_iretrig_fin_1, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_1, Q0=>LatchAnd3C_retr_1);
    LatchAnd3C_SLICE_379I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_2, A0=>And3C1_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_72_i, 
                LSR=>LatchAnd3C_iretrig_fin_2, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_2, Q0=>LatchAnd3C_retr_2);
    LatchAnd3C_SLICE_380I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_3, A0=>And3C1_3, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_70_i, 
                LSR=>LatchAnd3C_iretrig_fin_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_3, Q0=>LatchAnd3C_retr_3);
    LatchAnd3C_SLICE_381I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_4, A0=>And3C1_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_68_i, 
                LSR=>LatchAnd3C_iretrig_fin_4, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_4, Q0=>LatchAnd3C_retr_4);
    LatchAnd3C_SLICE_382I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_5, A0=>And3C1_5, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_66_i, 
                LSR=>LatchAnd3C_iretrig_fin_5, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_5, Q0=>LatchAnd3C_retr_5);
    LatchAnd3C_SLICE_383I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_6, A0=>And3C1_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_64_i, 
                LSR=>LatchAnd3C_iretrig_fin_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_6, Q0=>LatchAnd3C_retr_6);
    LatchAnd3C_SLICE_384I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_7, A0=>And3C1_7, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_62_i, 
                LSR=>LatchAnd3C_iretrig_fin_7, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_7, Q0=>LatchAnd3C_retr_7);
    LatchAnd3C_SLICE_385I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_8, A0=>And3C1_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_60_i, 
                LSR=>LatchAnd3C_iretrig_fin_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_8, Q0=>LatchAnd3C_retr_8);
    LatchAnd3C_SLICE_386I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_9, A0=>And3C1_9, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_58_i, 
                LSR=>LatchAnd3C_iretrig_fin_9, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_9, Q0=>LatchAnd3C_retr_9);
    LatchAnd3C_SLICE_387I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_10, A0=>And3C1_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_56_i, 
                LSR=>LatchAnd3C_iretrig_fin_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_10, Q0=>LatchAnd3C_retr_10);
    LatchAnd3C_SLICE_388I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_11, A0=>And3C1_11, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_54_i, 
                LSR=>LatchAnd3C_iretrig_fin_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_11, Q0=>LatchAnd3C_retr_11);
    LatchAnd3C_SLICE_389I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_12, A0=>And3C1_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_52_i, 
                LSR=>LatchAnd3C_iretrig_fin_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_12, Q0=>LatchAnd3C_retr_12);
    LatchAnd3C_SLICE_390I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_13, A0=>And3C1_13, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_50_i, 
                LSR=>LatchAnd3C_iretrig_fin_13, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_13, Q0=>LatchAnd3C_retr_13);
    LatchAnd3C_SLICE_391I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_14, A0=>And3C1_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_48_i, 
                LSR=>LatchAnd3C_iretrig_fin_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_14, Q0=>LatchAnd3C_retr_14);
    LatchAnd3C_SLICE_392I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_15, A0=>And3C1_15, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_46_i, 
                LSR=>LatchAnd3C_iretrig_fin_15, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_15, Q0=>LatchAnd3C_retr_15);
    LatchAnd3C_SLICE_393I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_16, A0=>And3C1_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_44_i, 
                LSR=>LatchAnd3C_iretrig_fin_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_16, Q0=>LatchAnd3C_retr_16);
    LatchAnd3C_SLICE_394I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd3C_And3C1_i_17, A0=>And3C1_17, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_42_i, 
                LSR=>LatchAnd3C_iretrig_fin_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd3C_And3C1_i_17, Q0=>LatchAnd3C_retr_17);
    LatchAnd5A_SLICE_395I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"5555", LUT1_INITVAL=>X"5555", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_res_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_res_i_1, 
                DI0=>LatchAnd5A_res_i_0, A0=>LatchAnd5A_res_0, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5A_res_i_1, 
                Q1=>LatchAnd5A_ireg_rst1_1, OFX0=>open, F0=>LatchAnd5A_res_i_0, 
                Q0=>LatchAnd5A_ireg_rst1_0);
    LatchAnd5A_SLICE_396I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_res_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_res_i_3, 
                DI0=>LatchAnd5A_res_i_2, A0=>LatchAnd5A_res_2, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5A_res_i_3, 
                Q1=>LatchAnd5A_ireg_rst1_3, OFX0=>open, F0=>LatchAnd5A_res_i_2, 
                Q0=>LatchAnd5A_ireg_rst1_2);
    LatchAnd5A_SLICE_397I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_res_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_res_i_5, 
                DI0=>LatchAnd5A_res_i_4, A0=>LatchAnd5A_res_4, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5A_res_i_5, 
                Q1=>LatchAnd5A_ireg_rst1_5, OFX0=>open, F0=>LatchAnd5A_res_i_4, 
                Q0=>LatchAnd5A_ireg_rst1_4);
    LatchAnd5A_SLICE_398I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_res_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_res_i_7, 
                DI0=>LatchAnd5A_res_i_6, A0=>LatchAnd5A_res_6, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5A_res_i_7, 
                Q1=>LatchAnd5A_ireg_rst1_7, OFX0=>open, F0=>LatchAnd5A_res_i_6, 
                Q0=>LatchAnd5A_ireg_rst1_6);
    LatchAnd5A_SLICE_399I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_res_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_res_i_9, 
                DI0=>LatchAnd5A_res_i_8, A0=>LatchAnd5A_res_8, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5A_res_i_9, 
                Q1=>LatchAnd5A_ireg_rst1_9, OFX0=>open, F0=>LatchAnd5A_res_i_8, 
                Q0=>LatchAnd5A_ireg_rst1_8);
    LatchAnd5A_SLICE_400I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_res_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_res_i_11, 
                DI0=>LatchAnd5A_res_i_10, A0=>LatchAnd5A_res_10, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5A_res_i_11, 
                Q1=>LatchAnd5A_ireg_rst1_11, OFX0=>open, 
                F0=>LatchAnd5A_res_i_10, Q0=>LatchAnd5A_ireg_rst1_10);
    LatchAnd5A_SLICE_401I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_res_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_res_i_13, 
                DI0=>LatchAnd5A_res_i_12, A0=>LatchAnd5A_res_12, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5A_res_i_13, 
                Q1=>LatchAnd5A_ireg_rst1_13, OFX0=>open, 
                F0=>LatchAnd5A_res_i_12, Q0=>LatchAnd5A_ireg_rst1_12);
    LatchAnd5A_SLICE_402I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_res_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_res_i_15, 
                DI0=>LatchAnd5A_res_i_14, A0=>LatchAnd5A_res_14, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5A_res_i_15, 
                Q1=>LatchAnd5A_ireg_rst1_15, OFX0=>open, 
                F0=>LatchAnd5A_res_i_14, Q0=>LatchAnd5A_ireg_rst1_14);
    LatchAnd5A_SLICE_403I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_res_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_res_i_17, 
                DI0=>LatchAnd5A_res_i_16, A0=>LatchAnd5A_res_16, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5A_res_i_17, 
                Q1=>LatchAnd5A_ireg_rst1_17, OFX0=>open, 
                F0=>LatchAnd5A_res_i_16, Q0=>LatchAnd5A_ireg_rst1_16);
    LatchAnd5A_iretrig_SLICE_404I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_retr_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_iretrig_retr_i_1, 
                DI0=>LatchAnd5A_iretrig_retr_i_0, A0=>LatchAnd5A_retr_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5A_iretrig_retr_i_1, Q1=>LatchAnd5A_iretrig_fin_1, 
                OFX0=>open, F0=>LatchAnd5A_iretrig_retr_i_0, 
                Q0=>LatchAnd5A_iretrig_fin_0);
    LatchAnd5A_iretrig_SLICE_405I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_retr_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_iretrig_retr_i_3, 
                DI0=>LatchAnd5A_iretrig_retr_i_2, A0=>LatchAnd5A_retr_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5A_iretrig_retr_i_3, Q1=>LatchAnd5A_iretrig_fin_3, 
                OFX0=>open, F0=>LatchAnd5A_iretrig_retr_i_2, 
                Q0=>LatchAnd5A_iretrig_fin_2);
    LatchAnd5A_iretrig_SLICE_406I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_retr_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_iretrig_retr_i_5, 
                DI0=>LatchAnd5A_iretrig_retr_i_4, A0=>LatchAnd5A_retr_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5A_iretrig_retr_i_5, Q1=>LatchAnd5A_iretrig_fin_5, 
                OFX0=>open, F0=>LatchAnd5A_iretrig_retr_i_4, 
                Q0=>LatchAnd5A_iretrig_fin_4);
    LatchAnd5A_iretrig_SLICE_407I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_retr_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_iretrig_retr_i_7, 
                DI0=>LatchAnd5A_iretrig_retr_i_6, A0=>LatchAnd5A_retr_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5A_iretrig_retr_i_7, Q1=>LatchAnd5A_iretrig_fin_7, 
                OFX0=>open, F0=>LatchAnd5A_iretrig_retr_i_6, 
                Q0=>LatchAnd5A_iretrig_fin_6);
    LatchAnd5A_iretrig_SLICE_408I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_retr_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_iretrig_retr_i_9, 
                DI0=>LatchAnd5A_iretrig_retr_i_8, A0=>LatchAnd5A_retr_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5A_iretrig_retr_i_9, Q1=>LatchAnd5A_iretrig_fin_9, 
                OFX0=>open, F0=>LatchAnd5A_iretrig_retr_i_8, 
                Q0=>LatchAnd5A_iretrig_fin_8);
    LatchAnd5A_iretrig_SLICE_409I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_retr_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_iretrig_retr_i_11, 
                DI0=>LatchAnd5A_iretrig_retr_i_10, A0=>LatchAnd5A_retr_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5A_iretrig_retr_i_11, 
                Q1=>LatchAnd5A_iretrig_fin_11, OFX0=>open, 
                F0=>LatchAnd5A_iretrig_retr_i_10, 
                Q0=>LatchAnd5A_iretrig_fin_10);
    LatchAnd5A_iretrig_SLICE_410I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_retr_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_iretrig_retr_i_13, 
                DI0=>LatchAnd5A_iretrig_retr_i_12, A0=>LatchAnd5A_retr_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5A_iretrig_retr_i_13, 
                Q1=>LatchAnd5A_iretrig_fin_13, OFX0=>open, 
                F0=>LatchAnd5A_iretrig_retr_i_12, 
                Q0=>LatchAnd5A_iretrig_fin_12);
    LatchAnd5A_iretrig_SLICE_411I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_retr_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_iretrig_retr_i_15, 
                DI0=>LatchAnd5A_iretrig_retr_i_14, A0=>LatchAnd5A_retr_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5A_iretrig_retr_i_15, 
                Q1=>LatchAnd5A_iretrig_fin_15, OFX0=>open, 
                F0=>LatchAnd5A_iretrig_retr_i_14, 
                Q0=>LatchAnd5A_iretrig_fin_14);
    LatchAnd5A_iretrig_SLICE_412I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_retr_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5A_iretrig_retr_i_17, 
                DI0=>LatchAnd5A_iretrig_retr_i_16, A0=>LatchAnd5A_retr_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5A_iretrig_retr_i_17, 
                Q1=>LatchAnd5A_iretrig_fin_17, OFX0=>open, 
                F0=>LatchAnd5A_iretrig_retr_i_16, 
                Q0=>LatchAnd5A_iretrig_fin_16);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_413I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0, 
                B0=>LatchAnd5A_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_414I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_0, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_415I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_10, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_416I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0, 
                B0=>LatchAnd5A_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_417I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_11, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_418I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0, 
                B0=>LatchAnd5A_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_419I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_12, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_420I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0, 
                B0=>LatchAnd5A_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_421I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_13, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_422I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0, 
                B0=>LatchAnd5A_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_423I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_14, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_424I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0, 
                B0=>LatchAnd5A_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_425I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_15, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_426I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0, 
                B0=>LatchAnd5A_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_427I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_16, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_428I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0, 
                B0=>LatchAnd5A_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_429I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_17, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_430I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0, 
                B0=>LatchAnd5A_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_431I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_1, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_432I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0, 
                B0=>LatchAnd5A_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_433I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_2, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_434I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0, 
                B0=>LatchAnd5A_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_2, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_435I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_3, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_436I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0, 
                B0=>LatchAnd5A_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_437I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_4, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_438I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0, 
                B0=>LatchAnd5A_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_439I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_5, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_440I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0, 
                B0=>LatchAnd5A_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_441I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_6, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_442I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0, 
                B0=>LatchAnd5A_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_6, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_443I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_7, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_444I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0, 
                B0=>LatchAnd5A_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_445I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_8, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_446I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0, 
                B0=>LatchAnd5A_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_447I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5A1_9, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0);
    LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_448I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0, 
                B0=>LatchAnd5A_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                Q0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1);
    LatchAnd5A_SLICE_449I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_0, 
                B1=>LatchAnd5A_res_0, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1, 
                B0=>LatchAnd5A_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_0, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_0, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_0);
    LatchAnd5A_SLICE_450I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_1, 
                B1=>LatchAnd5A_res_1, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1, 
                B0=>LatchAnd5A_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_1, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_1, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_1);
    LatchAnd5A_SLICE_451I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_2, 
                B1=>LatchAnd5A_res_2, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1, 
                B0=>LatchAnd5A_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_2, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_2, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_2);
    LatchAnd5A_SLICE_452I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_3, 
                B1=>LatchAnd5A_res_3, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1, 
                B0=>LatchAnd5A_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_3, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_3, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_3);
    LatchAnd5A_SLICE_453I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_4, 
                B1=>LatchAnd5A_res_4, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1, 
                B0=>LatchAnd5A_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_4, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_4, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_4);
    LatchAnd5A_SLICE_454I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_5, 
                B1=>LatchAnd5A_res_5, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1, 
                B0=>LatchAnd5A_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_5, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_5, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_5);
    LatchAnd5A_SLICE_455I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_6, 
                B1=>LatchAnd5A_res_6, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1, 
                B0=>LatchAnd5A_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_6, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_6, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_6);
    LatchAnd5A_SLICE_456I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_7, 
                B1=>LatchAnd5A_res_7, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1, 
                B0=>LatchAnd5A_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_7, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_7, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_7);
    LatchAnd5A_SLICE_457I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_8, 
                B1=>LatchAnd5A_res_8, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1, 
                B0=>LatchAnd5A_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_8, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_8, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_8);
    LatchAnd5A_SLICE_458I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_9, 
                B1=>LatchAnd5A_res_9, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1, 
                B0=>LatchAnd5A_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_9, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_9, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_9);
    LatchAnd5A_SLICE_459I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_10, 
                B1=>LatchAnd5A_res_10, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1, 
                B0=>LatchAnd5A_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_10, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_10, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_10);
    LatchAnd5A_SLICE_460I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_11, 
                B1=>LatchAnd5A_res_11, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1, 
                B0=>LatchAnd5A_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_11, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_11, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_11);
    LatchAnd5A_SLICE_461I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_12, 
                B1=>LatchAnd5A_res_12, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1, 
                B0=>LatchAnd5A_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_12, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_12, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_12);
    LatchAnd5A_SLICE_462I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_13, 
                B1=>LatchAnd5A_res_13, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1, 
                B0=>LatchAnd5A_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_13, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_13, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_13);
    LatchAnd5A_SLICE_463I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_14, 
                B1=>LatchAnd5A_res_14, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1, 
                B0=>LatchAnd5A_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_14, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_14, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_14);
    LatchAnd5A_SLICE_464I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_15, 
                B1=>LatchAnd5A_res_15, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1, 
                B0=>LatchAnd5A_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_15, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_15, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_15);
    LatchAnd5A_SLICE_465I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_16, 
                B1=>LatchAnd5A_res_16, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1, 
                B0=>LatchAnd5A_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_16, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_16, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_16);
    LatchAnd5A_SLICE_466I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5A_ireg_rst1_17, 
                B1=>LatchAnd5A_res_17, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                A0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1, 
                B0=>LatchAnd5A_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5A1_17, OFX1=>open, 
                F1=>LatchAnd5A_ireg_un1_diff_0_17, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5A_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                Q0=>LatchAnd5A_res_17);
    LatchAnd5A_SLICE_467I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_0, A0=>And5A1_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1576_i, 
                LSR=>LatchAnd5A_iretrig_fin_0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_0, Q0=>LatchAnd5A_retr_0);
    LatchAnd5A_SLICE_468I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_1, A0=>And5A1_1, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1575_i, 
                LSR=>LatchAnd5A_iretrig_fin_1, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_1, Q0=>LatchAnd5A_retr_1);
    LatchAnd5A_SLICE_469I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_2, A0=>And5A1_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1574_i, 
                LSR=>LatchAnd5A_iretrig_fin_2, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_2, Q0=>LatchAnd5A_retr_2);
    LatchAnd5A_SLICE_470I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_3, A0=>And5A1_3, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1573_i, 
                LSR=>LatchAnd5A_iretrig_fin_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_3, Q0=>LatchAnd5A_retr_3);
    LatchAnd5A_SLICE_471I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_4, A0=>And5A1_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1572_i, 
                LSR=>LatchAnd5A_iretrig_fin_4, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_4, Q0=>LatchAnd5A_retr_4);
    LatchAnd5A_SLICE_472I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_5, A0=>And5A1_5, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1571_i, 
                LSR=>LatchAnd5A_iretrig_fin_5, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_5, Q0=>LatchAnd5A_retr_5);
    LatchAnd5A_SLICE_473I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_6, A0=>And5A1_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1570_i, 
                LSR=>LatchAnd5A_iretrig_fin_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_6, Q0=>LatchAnd5A_retr_6);
    LatchAnd5A_SLICE_474I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_7, A0=>And5A1_7, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1569_i, 
                LSR=>LatchAnd5A_iretrig_fin_7, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_7, Q0=>LatchAnd5A_retr_7);
    LatchAnd5A_SLICE_475I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_8, A0=>And5A1_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1568_i, 
                LSR=>LatchAnd5A_iretrig_fin_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_8, Q0=>LatchAnd5A_retr_8);
    LatchAnd5A_SLICE_476I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_9, A0=>And5A1_9, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1567_i, 
                LSR=>LatchAnd5A_iretrig_fin_9, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_9, Q0=>LatchAnd5A_retr_9);
    LatchAnd5A_SLICE_477I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_10, A0=>And5A1_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1566_i, 
                LSR=>LatchAnd5A_iretrig_fin_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_10, Q0=>LatchAnd5A_retr_10);
    LatchAnd5A_SLICE_478I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_11, A0=>And5A1_11, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1565_i, 
                LSR=>LatchAnd5A_iretrig_fin_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_11, Q0=>LatchAnd5A_retr_11);
    LatchAnd5A_SLICE_479I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_12, A0=>And5A1_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1564_i, 
                LSR=>LatchAnd5A_iretrig_fin_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_12, Q0=>LatchAnd5A_retr_12);
    LatchAnd5A_SLICE_480I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_13, A0=>And5A1_13, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1563_i, 
                LSR=>LatchAnd5A_iretrig_fin_13, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_13, Q0=>LatchAnd5A_retr_13);
    LatchAnd5A_SLICE_481I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_14, A0=>And5A1_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1562_i, 
                LSR=>LatchAnd5A_iretrig_fin_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_14, Q0=>LatchAnd5A_retr_14);
    LatchAnd5A_SLICE_482I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_15, A0=>And5A1_15, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1561_i, 
                LSR=>LatchAnd5A_iretrig_fin_15, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_15, Q0=>LatchAnd5A_retr_15);
    LatchAnd5A_SLICE_483I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_16, A0=>And5A1_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1560_i, 
                LSR=>LatchAnd5A_iretrig_fin_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_16, Q0=>LatchAnd5A_retr_16);
    LatchAnd5A_SLICE_484I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5A_And5A1_i_17, A0=>And5A1_17, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1559_i, 
                LSR=>LatchAnd5A_iretrig_fin_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5A_And5A1_i_17, Q0=>LatchAnd5A_retr_17);
    LatchAnd5B_SLICE_485I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"5555", LUT1_INITVAL=>X"5555", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_res_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_res_i_1, 
                DI0=>LatchAnd5B_res_i_0, A0=>LatchAnd5B_res_0, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5B_res_i_1, 
                Q1=>LatchAnd5B_ireg_rst1_1, OFX0=>open, F0=>LatchAnd5B_res_i_0, 
                Q0=>LatchAnd5B_ireg_rst1_0);
    LatchAnd5B_SLICE_486I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_res_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_res_i_3, 
                DI0=>LatchAnd5B_res_i_2, A0=>LatchAnd5B_res_2, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5B_res_i_3, 
                Q1=>LatchAnd5B_ireg_rst1_3, OFX0=>open, F0=>LatchAnd5B_res_i_2, 
                Q0=>LatchAnd5B_ireg_rst1_2);
    LatchAnd5B_SLICE_487I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_res_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_res_i_5, 
                DI0=>LatchAnd5B_res_i_4, A0=>LatchAnd5B_res_4, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5B_res_i_5, 
                Q1=>LatchAnd5B_ireg_rst1_5, OFX0=>open, F0=>LatchAnd5B_res_i_4, 
                Q0=>LatchAnd5B_ireg_rst1_4);
    LatchAnd5B_SLICE_488I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_res_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_res_i_7, 
                DI0=>LatchAnd5B_res_i_6, A0=>LatchAnd5B_res_6, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5B_res_i_7, 
                Q1=>LatchAnd5B_ireg_rst1_7, OFX0=>open, F0=>LatchAnd5B_res_i_6, 
                Q0=>LatchAnd5B_ireg_rst1_6);
    LatchAnd5B_SLICE_489I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_res_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_res_i_9, 
                DI0=>LatchAnd5B_res_i_8, A0=>LatchAnd5B_res_8, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5B_res_i_9, 
                Q1=>LatchAnd5B_ireg_rst1_9, OFX0=>open, F0=>LatchAnd5B_res_i_8, 
                Q0=>LatchAnd5B_ireg_rst1_8);
    LatchAnd5B_SLICE_490I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_res_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_res_i_11, 
                DI0=>LatchAnd5B_res_i_10, A0=>LatchAnd5B_res_10, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5B_res_i_11, 
                Q1=>LatchAnd5B_ireg_rst1_11, OFX0=>open, 
                F0=>LatchAnd5B_res_i_10, Q0=>LatchAnd5B_ireg_rst1_10);
    LatchAnd5B_SLICE_491I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_res_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_res_i_13, 
                DI0=>LatchAnd5B_res_i_12, A0=>LatchAnd5B_res_12, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5B_res_i_13, 
                Q1=>LatchAnd5B_ireg_rst1_13, OFX0=>open, 
                F0=>LatchAnd5B_res_i_12, Q0=>LatchAnd5B_ireg_rst1_12);
    LatchAnd5B_SLICE_492I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_res_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_res_i_15, 
                DI0=>LatchAnd5B_res_i_14, A0=>LatchAnd5B_res_14, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5B_res_i_15, 
                Q1=>LatchAnd5B_ireg_rst1_15, OFX0=>open, 
                F0=>LatchAnd5B_res_i_14, Q0=>LatchAnd5B_ireg_rst1_14);
    LatchAnd5B_SLICE_493I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_res_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_res_i_17, 
                DI0=>LatchAnd5B_res_i_16, A0=>LatchAnd5B_res_16, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5B_res_i_17, 
                Q1=>LatchAnd5B_ireg_rst1_17, OFX0=>open, 
                F0=>LatchAnd5B_res_i_16, Q0=>LatchAnd5B_ireg_rst1_16);
    LatchAnd5B_iretrig_SLICE_494I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_retr_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_iretrig_retr_i_1, 
                DI0=>LatchAnd5B_iretrig_retr_i_0, A0=>LatchAnd5B_retr_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5B_iretrig_retr_i_1, Q1=>LatchAnd5B_iretrig_fin_1, 
                OFX0=>open, F0=>LatchAnd5B_iretrig_retr_i_0, 
                Q0=>LatchAnd5B_iretrig_fin_0);
    LatchAnd5B_iretrig_SLICE_495I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_retr_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_iretrig_retr_i_3, 
                DI0=>LatchAnd5B_iretrig_retr_i_2, A0=>LatchAnd5B_retr_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5B_iretrig_retr_i_3, Q1=>LatchAnd5B_iretrig_fin_3, 
                OFX0=>open, F0=>LatchAnd5B_iretrig_retr_i_2, 
                Q0=>LatchAnd5B_iretrig_fin_2);
    LatchAnd5B_iretrig_SLICE_496I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_retr_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_iretrig_retr_i_5, 
                DI0=>LatchAnd5B_iretrig_retr_i_4, A0=>LatchAnd5B_retr_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5B_iretrig_retr_i_5, Q1=>LatchAnd5B_iretrig_fin_5, 
                OFX0=>open, F0=>LatchAnd5B_iretrig_retr_i_4, 
                Q0=>LatchAnd5B_iretrig_fin_4);
    LatchAnd5B_iretrig_SLICE_497I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_retr_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_iretrig_retr_i_7, 
                DI0=>LatchAnd5B_iretrig_retr_i_6, A0=>LatchAnd5B_retr_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5B_iretrig_retr_i_7, Q1=>LatchAnd5B_iretrig_fin_7, 
                OFX0=>open, F0=>LatchAnd5B_iretrig_retr_i_6, 
                Q0=>LatchAnd5B_iretrig_fin_6);
    LatchAnd5B_iretrig_SLICE_498I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_retr_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_iretrig_retr_i_9, 
                DI0=>LatchAnd5B_iretrig_retr_i_8, A0=>LatchAnd5B_retr_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5B_iretrig_retr_i_9, Q1=>LatchAnd5B_iretrig_fin_9, 
                OFX0=>open, F0=>LatchAnd5B_iretrig_retr_i_8, 
                Q0=>LatchAnd5B_iretrig_fin_8);
    LatchAnd5B_iretrig_SLICE_499I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_retr_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_iretrig_retr_i_11, 
                DI0=>LatchAnd5B_iretrig_retr_i_10, A0=>LatchAnd5B_retr_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5B_iretrig_retr_i_11, 
                Q1=>LatchAnd5B_iretrig_fin_11, OFX0=>open, 
                F0=>LatchAnd5B_iretrig_retr_i_10, 
                Q0=>LatchAnd5B_iretrig_fin_10);
    LatchAnd5B_iretrig_SLICE_500I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_retr_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_iretrig_retr_i_13, 
                DI0=>LatchAnd5B_iretrig_retr_i_12, A0=>LatchAnd5B_retr_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5B_iretrig_retr_i_13, 
                Q1=>LatchAnd5B_iretrig_fin_13, OFX0=>open, 
                F0=>LatchAnd5B_iretrig_retr_i_12, 
                Q0=>LatchAnd5B_iretrig_fin_12);
    LatchAnd5B_iretrig_SLICE_501I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_retr_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_iretrig_retr_i_15, 
                DI0=>LatchAnd5B_iretrig_retr_i_14, A0=>LatchAnd5B_retr_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5B_iretrig_retr_i_15, 
                Q1=>LatchAnd5B_iretrig_fin_15, OFX0=>open, 
                F0=>LatchAnd5B_iretrig_retr_i_14, 
                Q0=>LatchAnd5B_iretrig_fin_14);
    LatchAnd5B_iretrig_SLICE_502I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_retr_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5B_iretrig_retr_i_17, 
                DI0=>LatchAnd5B_iretrig_retr_i_16, A0=>LatchAnd5B_retr_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5B_iretrig_retr_i_17, 
                Q1=>LatchAnd5B_iretrig_fin_17, OFX0=>open, 
                F0=>LatchAnd5B_iretrig_retr_i_16, 
                Q0=>LatchAnd5B_iretrig_fin_16);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_503I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0, 
                B0=>LatchAnd5B_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_504I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_0, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_505I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_10, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_506I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0, 
                B0=>LatchAnd5B_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_507I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_11, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_508I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0, 
                B0=>LatchAnd5B_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_509I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_12, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_510I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0, 
                B0=>LatchAnd5B_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_511I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_13, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_512I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0, 
                B0=>LatchAnd5B_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_513I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_14, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_514I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0, 
                B0=>LatchAnd5B_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_515I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_15, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_516I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0, 
                B0=>LatchAnd5B_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_517I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_16, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_518I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0, 
                B0=>LatchAnd5B_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_519I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_17, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_520I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0, 
                B0=>LatchAnd5B_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_521I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_1, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_522I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0, 
                B0=>LatchAnd5B_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_523I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_2, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_524I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0, 
                B0=>LatchAnd5B_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_2, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_525I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_3, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_526I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0, 
                B0=>LatchAnd5B_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_527I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_4, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_528I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0, 
                B0=>LatchAnd5B_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_529I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_5, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_530I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0, 
                B0=>LatchAnd5B_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_531I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_6, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_532I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0, 
                B0=>LatchAnd5B_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_6, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_533I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_7, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_534I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0, 
                B0=>LatchAnd5B_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_535I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_8, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_536I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0, 
                B0=>LatchAnd5B_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_537I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5B1_9, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0);
    LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_538I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0, 
                B0=>LatchAnd5B_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                Q0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1);
    LatchAnd5B_SLICE_539I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_0, 
                B1=>LatchAnd5B_res_0, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1, 
                B0=>LatchAnd5B_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_0, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_0, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_0);
    LatchAnd5B_SLICE_540I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_1, 
                B1=>LatchAnd5B_res_1, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1, 
                B0=>LatchAnd5B_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_1, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_1, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_1);
    LatchAnd5B_SLICE_541I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_2, 
                B1=>LatchAnd5B_res_2, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1, 
                B0=>LatchAnd5B_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_2, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_2, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_2);
    LatchAnd5B_SLICE_542I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_3, 
                B1=>LatchAnd5B_res_3, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1, 
                B0=>LatchAnd5B_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_3, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_3, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_3);
    LatchAnd5B_SLICE_543I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_4, 
                B1=>LatchAnd5B_res_4, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1, 
                B0=>LatchAnd5B_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_4, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_4, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_4);
    LatchAnd5B_SLICE_544I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_5, 
                B1=>LatchAnd5B_res_5, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1, 
                B0=>LatchAnd5B_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_5, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_5, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_5);
    LatchAnd5B_SLICE_545I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_6, 
                B1=>LatchAnd5B_res_6, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1, 
                B0=>LatchAnd5B_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_6, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_6, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_6);
    LatchAnd5B_SLICE_546I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_7, 
                B1=>LatchAnd5B_res_7, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1, 
                B0=>LatchAnd5B_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_7, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_7, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_7);
    LatchAnd5B_SLICE_547I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_8, 
                B1=>LatchAnd5B_res_8, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1, 
                B0=>LatchAnd5B_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_8, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_8, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_8);
    LatchAnd5B_SLICE_548I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_9, 
                B1=>LatchAnd5B_res_9, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1, 
                B0=>LatchAnd5B_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_9, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_9, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_9);
    LatchAnd5B_SLICE_549I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_10, 
                B1=>LatchAnd5B_res_10, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1, 
                B0=>LatchAnd5B_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_10, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_10, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_10);
    LatchAnd5B_SLICE_550I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_11, 
                B1=>LatchAnd5B_res_11, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1, 
                B0=>LatchAnd5B_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_11, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_11, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_11);
    LatchAnd5B_SLICE_551I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_12, 
                B1=>LatchAnd5B_res_12, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1, 
                B0=>LatchAnd5B_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_12, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_12, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_12);
    LatchAnd5B_SLICE_552I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_13, 
                B1=>LatchAnd5B_res_13, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1, 
                B0=>LatchAnd5B_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_13, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_13, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_13);
    LatchAnd5B_SLICE_553I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_14, 
                B1=>LatchAnd5B_res_14, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1, 
                B0=>LatchAnd5B_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_14, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_14, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_14);
    LatchAnd5B_SLICE_554I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_15, 
                B1=>LatchAnd5B_res_15, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1, 
                B0=>LatchAnd5B_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_15, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_15, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_15);
    LatchAnd5B_SLICE_555I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_16, 
                B1=>LatchAnd5B_res_16, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1, 
                B0=>LatchAnd5B_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_16, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_16, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_16);
    LatchAnd5B_SLICE_556I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5B_ireg_rst1_17, 
                B1=>LatchAnd5B_res_17, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                A0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1, 
                B0=>LatchAnd5B_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5B1_17, OFX1=>open, 
                F1=>LatchAnd5B_ireg_un1_diff_2_17, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5B_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                Q0=>LatchAnd5B_res_17);
    LatchAnd5B_SLICE_557I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_0, A0=>And5B1_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1495_i, 
                LSR=>LatchAnd5B_iretrig_fin_0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_0, Q0=>LatchAnd5B_retr_0);
    LatchAnd5B_SLICE_558I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_1, A0=>And5B1_1, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1494_i, 
                LSR=>LatchAnd5B_iretrig_fin_1, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_1, Q0=>LatchAnd5B_retr_1);
    LatchAnd5B_SLICE_559I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_2, A0=>And5B1_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1493_i, 
                LSR=>LatchAnd5B_iretrig_fin_2, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_2, Q0=>LatchAnd5B_retr_2);
    LatchAnd5B_SLICE_560I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_3, A0=>And5B1_3, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1492_i, 
                LSR=>LatchAnd5B_iretrig_fin_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_3, Q0=>LatchAnd5B_retr_3);
    LatchAnd5B_SLICE_561I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_4, A0=>And5B1_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1491_i, 
                LSR=>LatchAnd5B_iretrig_fin_4, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_4, Q0=>LatchAnd5B_retr_4);
    LatchAnd5B_SLICE_562I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_5, A0=>And5B1_5, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1490_i, 
                LSR=>LatchAnd5B_iretrig_fin_5, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_5, Q0=>LatchAnd5B_retr_5);
    LatchAnd5B_SLICE_563I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_6, A0=>And5B1_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1489_i, 
                LSR=>LatchAnd5B_iretrig_fin_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_6, Q0=>LatchAnd5B_retr_6);
    LatchAnd5B_SLICE_564I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_7, A0=>And5B1_7, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1488_i, 
                LSR=>LatchAnd5B_iretrig_fin_7, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_7, Q0=>LatchAnd5B_retr_7);
    LatchAnd5B_SLICE_565I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_8, A0=>And5B1_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1487_i, 
                LSR=>LatchAnd5B_iretrig_fin_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_8, Q0=>LatchAnd5B_retr_8);
    LatchAnd5B_SLICE_566I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_9, A0=>And5B1_9, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1486_i, 
                LSR=>LatchAnd5B_iretrig_fin_9, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_9, Q0=>LatchAnd5B_retr_9);
    LatchAnd5B_SLICE_567I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_10, A0=>And5B1_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1485_i, 
                LSR=>LatchAnd5B_iretrig_fin_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_10, Q0=>LatchAnd5B_retr_10);
    LatchAnd5B_SLICE_568I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_11, A0=>And5B1_11, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1484_i, 
                LSR=>LatchAnd5B_iretrig_fin_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_11, Q0=>LatchAnd5B_retr_11);
    LatchAnd5B_SLICE_569I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_12, A0=>And5B1_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1483_i, 
                LSR=>LatchAnd5B_iretrig_fin_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_12, Q0=>LatchAnd5B_retr_12);
    LatchAnd5B_SLICE_570I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_13, A0=>And5B1_13, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1482_i, 
                LSR=>LatchAnd5B_iretrig_fin_13, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_13, Q0=>LatchAnd5B_retr_13);
    LatchAnd5B_SLICE_571I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_14, A0=>And5B1_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1481_i, 
                LSR=>LatchAnd5B_iretrig_fin_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_14, Q0=>LatchAnd5B_retr_14);
    LatchAnd5B_SLICE_572I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_15, A0=>And5B1_15, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1480_i, 
                LSR=>LatchAnd5B_iretrig_fin_15, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_15, Q0=>LatchAnd5B_retr_15);
    LatchAnd5B_SLICE_573I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_16, A0=>And5B1_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_1479_i, 
                LSR=>LatchAnd5B_iretrig_fin_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_16, Q0=>LatchAnd5B_retr_16);
    LatchAnd5B_SLICE_574I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5B_And5B1_i_17, A0=>And5B1_17, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_4_i, 
                LSR=>LatchAnd5B_iretrig_fin_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5B_And5B1_i_17, Q0=>LatchAnd5B_retr_17);
    LatchAnd5C_SLICE_575I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"5555", LUT1_INITVAL=>X"5555", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_res_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_res_i_1, 
                DI0=>LatchAnd5C_res_i_0, A0=>LatchAnd5C_res_0, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5C_res_i_1, 
                Q1=>LatchAnd5C_ireg_rst1_1, OFX0=>open, F0=>LatchAnd5C_res_i_0, 
                Q0=>LatchAnd5C_ireg_rst1_0);
    LatchAnd5C_SLICE_576I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_res_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_res_i_3, 
                DI0=>LatchAnd5C_res_i_2, A0=>LatchAnd5C_res_2, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5C_res_i_3, 
                Q1=>LatchAnd5C_ireg_rst1_3, OFX0=>open, F0=>LatchAnd5C_res_i_2, 
                Q0=>LatchAnd5C_ireg_rst1_2);
    LatchAnd5C_SLICE_577I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_res_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_res_i_5, 
                DI0=>LatchAnd5C_res_i_4, A0=>LatchAnd5C_res_4, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5C_res_i_5, 
                Q1=>LatchAnd5C_ireg_rst1_5, OFX0=>open, F0=>LatchAnd5C_res_i_4, 
                Q0=>LatchAnd5C_ireg_rst1_4);
    LatchAnd5C_SLICE_578I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_res_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_res_i_7, 
                DI0=>LatchAnd5C_res_i_6, A0=>LatchAnd5C_res_6, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5C_res_i_7, 
                Q1=>LatchAnd5C_ireg_rst1_7, OFX0=>open, F0=>LatchAnd5C_res_i_6, 
                Q0=>LatchAnd5C_ireg_rst1_6);
    LatchAnd5C_SLICE_579I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_res_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_res_i_9, 
                DI0=>LatchAnd5C_res_i_8, A0=>LatchAnd5C_res_8, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5C_res_i_9, 
                Q1=>LatchAnd5C_ireg_rst1_9, OFX0=>open, F0=>LatchAnd5C_res_i_8, 
                Q0=>LatchAnd5C_ireg_rst1_8);
    LatchAnd5C_SLICE_580I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_res_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_res_i_11, 
                DI0=>LatchAnd5C_res_i_10, A0=>LatchAnd5C_res_10, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5C_res_i_11, 
                Q1=>LatchAnd5C_ireg_rst1_11, OFX0=>open, 
                F0=>LatchAnd5C_res_i_10, Q0=>LatchAnd5C_ireg_rst1_10);
    LatchAnd5C_SLICE_581I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_res_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_res_i_13, 
                DI0=>LatchAnd5C_res_i_12, A0=>LatchAnd5C_res_12, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5C_res_i_13, 
                Q1=>LatchAnd5C_ireg_rst1_13, OFX0=>open, 
                F0=>LatchAnd5C_res_i_12, Q0=>LatchAnd5C_ireg_rst1_12);
    LatchAnd5C_SLICE_582I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_res_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_res_i_15, 
                DI0=>LatchAnd5C_res_i_14, A0=>LatchAnd5C_res_14, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5C_res_i_15, 
                Q1=>LatchAnd5C_ireg_rst1_15, OFX0=>open, 
                F0=>LatchAnd5C_res_i_14, Q0=>LatchAnd5C_ireg_rst1_14);
    LatchAnd5C_SLICE_583I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_res_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_res_i_17, 
                DI0=>LatchAnd5C_res_i_16, A0=>LatchAnd5C_res_16, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>'X', OFX1=>open, F1=>LatchAnd5C_res_i_17, 
                Q1=>LatchAnd5C_ireg_rst1_17, OFX0=>open, 
                F0=>LatchAnd5C_res_i_16, Q0=>LatchAnd5C_ireg_rst1_16);
    LatchAnd5C_iretrig_SLICE_584I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_retr_1, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_iretrig_retr_i_1, 
                DI0=>LatchAnd5C_iretrig_retr_i_0, A0=>LatchAnd5C_retr_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5C_iretrig_retr_i_1, Q1=>LatchAnd5C_iretrig_fin_1, 
                OFX0=>open, F0=>LatchAnd5C_iretrig_retr_i_0, 
                Q0=>LatchAnd5C_iretrig_fin_0);
    LatchAnd5C_iretrig_SLICE_585I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_retr_3, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_iretrig_retr_i_3, 
                DI0=>LatchAnd5C_iretrig_retr_i_2, A0=>LatchAnd5C_retr_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5C_iretrig_retr_i_3, Q1=>LatchAnd5C_iretrig_fin_3, 
                OFX0=>open, F0=>LatchAnd5C_iretrig_retr_i_2, 
                Q0=>LatchAnd5C_iretrig_fin_2);
    LatchAnd5C_iretrig_SLICE_586I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_retr_5, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_iretrig_retr_i_5, 
                DI0=>LatchAnd5C_iretrig_retr_i_4, A0=>LatchAnd5C_retr_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5C_iretrig_retr_i_5, Q1=>LatchAnd5C_iretrig_fin_5, 
                OFX0=>open, F0=>LatchAnd5C_iretrig_retr_i_4, 
                Q0=>LatchAnd5C_iretrig_fin_4);
    LatchAnd5C_iretrig_SLICE_587I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_retr_7, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_iretrig_retr_i_7, 
                DI0=>LatchAnd5C_iretrig_retr_i_6, A0=>LatchAnd5C_retr_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5C_iretrig_retr_i_7, Q1=>LatchAnd5C_iretrig_fin_7, 
                OFX0=>open, F0=>LatchAnd5C_iretrig_retr_i_6, 
                Q0=>LatchAnd5C_iretrig_fin_6);
    LatchAnd5C_iretrig_SLICE_588I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_retr_9, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_iretrig_retr_i_9, 
                DI0=>LatchAnd5C_iretrig_retr_i_8, A0=>LatchAnd5C_retr_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5C_iretrig_retr_i_9, Q1=>LatchAnd5C_iretrig_fin_9, 
                OFX0=>open, F0=>LatchAnd5C_iretrig_retr_i_8, 
                Q0=>LatchAnd5C_iretrig_fin_8);
    LatchAnd5C_iretrig_SLICE_589I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_retr_11, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_iretrig_retr_i_11, 
                DI0=>LatchAnd5C_iretrig_retr_i_10, A0=>LatchAnd5C_retr_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5C_iretrig_retr_i_11, 
                Q1=>LatchAnd5C_iretrig_fin_11, OFX0=>open, 
                F0=>LatchAnd5C_iretrig_retr_i_10, 
                Q0=>LatchAnd5C_iretrig_fin_10);
    LatchAnd5C_iretrig_SLICE_590I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_retr_13, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_iretrig_retr_i_13, 
                DI0=>LatchAnd5C_iretrig_retr_i_12, A0=>LatchAnd5C_retr_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5C_iretrig_retr_i_13, 
                Q1=>LatchAnd5C_iretrig_fin_13, OFX0=>open, 
                F0=>LatchAnd5C_iretrig_retr_i_12, 
                Q0=>LatchAnd5C_iretrig_fin_12);
    LatchAnd5C_iretrig_SLICE_591I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_retr_15, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_iretrig_retr_i_15, 
                DI0=>LatchAnd5C_iretrig_retr_i_14, A0=>LatchAnd5C_retr_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5C_iretrig_retr_i_15, 
                Q1=>LatchAnd5C_iretrig_fin_15, OFX0=>open, 
                F0=>LatchAnd5C_iretrig_retr_i_14, 
                Q0=>LatchAnd5C_iretrig_fin_14);
    LatchAnd5C_iretrig_SLICE_592I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_retr_17, B1=>'X', 
                C1=>'X', D1=>'X', DI1=>LatchAnd5C_iretrig_retr_i_17, 
                DI0=>LatchAnd5C_iretrig_retr_i_16, A0=>LatchAnd5C_retr_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>LatchAnd5C_iretrig_retr_i_17, 
                Q1=>LatchAnd5C_iretrig_fin_17, OFX0=>open, 
                F0=>LatchAnd5C_iretrig_retr_i_16, 
                Q0=>LatchAnd5C_iretrig_fin_16);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_593I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0, 
                B0=>LatchAnd5C_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_594I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_0, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_595I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_10, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_596I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0, 
                B0=>LatchAnd5C_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_10, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_597I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_11, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_598I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0, 
                B0=>LatchAnd5C_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_599I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_12, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_600I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0, 
                B0=>LatchAnd5C_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_601I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_13, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_602I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0, 
                B0=>LatchAnd5C_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_603I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_14, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_604I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0, 
                B0=>LatchAnd5C_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_605I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_15, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_606I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0, 
                B0=>LatchAnd5C_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_607I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_16, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_608I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0, 
                B0=>LatchAnd5C_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_609I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_17, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_610I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0, 
                B0=>LatchAnd5C_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_17, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_611I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_1, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_612I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0, 
                B0=>LatchAnd5C_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_613I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_2, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_614I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0, 
                B0=>LatchAnd5C_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_2, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_615I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_3, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_616I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0, 
                B0=>LatchAnd5C_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_617I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_4, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_618I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0, 
                B0=>LatchAnd5C_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_619I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_5, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_620I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0, 
                B0=>LatchAnd5C_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_621I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_6, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_622I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0, 
                B0=>LatchAnd5C_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_6, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_623I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_7, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_624I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0, 
                B0=>LatchAnd5C_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_625I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_8, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_626I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0, 
                B0=>LatchAnd5C_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_8, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_627I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>And5C1_9, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0);
    LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_628I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0, 
                B0=>LatchAnd5C_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_10_1, 
                Q0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1);
    LatchAnd5C_SLICE_629I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_0, 
                B1=>LatchAnd5C_res_0, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1, 
                B0=>LatchAnd5C_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_0, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_0, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_0_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_0);
    LatchAnd5C_SLICE_630I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_1, 
                B1=>LatchAnd5C_res_1, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1, 
                B0=>LatchAnd5C_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_1, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_1, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_1_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_1);
    LatchAnd5C_SLICE_631I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_2, 
                B1=>LatchAnd5C_res_2, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1, 
                B0=>LatchAnd5C_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_2, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_2, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_2_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_2);
    LatchAnd5C_SLICE_632I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_3, 
                B1=>LatchAnd5C_res_3, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1, 
                B0=>LatchAnd5C_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_3, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_3, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_3_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_3);
    LatchAnd5C_SLICE_633I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_4, 
                B1=>LatchAnd5C_res_4, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1, 
                B0=>LatchAnd5C_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_4, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_4, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_4_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_4);
    LatchAnd5C_SLICE_634I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_5, 
                B1=>LatchAnd5C_res_5, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1, 
                B0=>LatchAnd5C_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_5, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_5, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_5_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_5);
    LatchAnd5C_SLICE_635I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_6, 
                B1=>LatchAnd5C_res_6, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1, 
                B0=>LatchAnd5C_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_6, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_6, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_6_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_6);
    LatchAnd5C_SLICE_636I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_7, 
                B1=>LatchAnd5C_res_7, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1, 
                B0=>LatchAnd5C_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_7, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_7, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_7_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_7);
    LatchAnd5C_SLICE_637I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_8, 
                B1=>LatchAnd5C_res_8, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1, 
                B0=>LatchAnd5C_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_8, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_8, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_8_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_8);
    LatchAnd5C_SLICE_638I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_9, 
                B1=>LatchAnd5C_res_9, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1, 
                B0=>LatchAnd5C_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_9, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_9, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_9_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_9);
    LatchAnd5C_SLICE_639I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_10, 
                B1=>LatchAnd5C_res_10, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1, 
                B0=>LatchAnd5C_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_10, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_10, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_10_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_10);
    LatchAnd5C_SLICE_640I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_11, 
                B1=>LatchAnd5C_res_11, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1, 
                B0=>LatchAnd5C_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_11, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_11, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_11_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_11);
    LatchAnd5C_SLICE_641I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_12, 
                B1=>LatchAnd5C_res_12, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1, 
                B0=>LatchAnd5C_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_12, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_12, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_12_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_12);
    LatchAnd5C_SLICE_642I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_13, 
                B1=>LatchAnd5C_res_13, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1, 
                B0=>LatchAnd5C_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_13, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_13, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_13_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_13);
    LatchAnd5C_SLICE_643I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_14, 
                B1=>LatchAnd5C_res_14, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1, 
                B0=>LatchAnd5C_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_14, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_14, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_14_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_14);
    LatchAnd5C_SLICE_644I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_15, 
                B1=>LatchAnd5C_res_15, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1, 
                B0=>LatchAnd5C_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_15, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_15, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_15_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_15);
    LatchAnd5C_SLICE_645I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_16, 
                B1=>LatchAnd5C_res_16, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1, 
                B0=>LatchAnd5C_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_16, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_16, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_16_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_16);
    LatchAnd5C_SLICE_646I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>LatchAnd5C_ireg_rst1_17, 
                B1=>LatchAnd5C_res_17, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                A0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1, 
                B0=>LatchAnd5C_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>And5C1_17, OFX1=>open, 
                F1=>LatchAnd5C_ireg_un1_diff_4_17, Q1=>open, OFX0=>open, 
                F0=>LatchAnd5C_leadEdgeDelay_Bitwise_Delay_17_Dline_res_11_2, 
                Q0=>LatchAnd5C_res_17);
    LatchAnd5C_SLICE_647I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_0, A0=>And5C1_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_40_i, 
                LSR=>LatchAnd5C_iretrig_fin_0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_0, Q0=>LatchAnd5C_retr_0);
    LatchAnd5C_SLICE_648I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_1, A0=>And5C1_1, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_38_i, 
                LSR=>LatchAnd5C_iretrig_fin_1, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_1, Q0=>LatchAnd5C_retr_1);
    LatchAnd5C_SLICE_649I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_2, A0=>And5C1_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_36_i, 
                LSR=>LatchAnd5C_iretrig_fin_2, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_2, Q0=>LatchAnd5C_retr_2);
    LatchAnd5C_SLICE_650I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_3, A0=>And5C1_3, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_34_i, 
                LSR=>LatchAnd5C_iretrig_fin_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_3, Q0=>LatchAnd5C_retr_3);
    LatchAnd5C_SLICE_651I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_4, A0=>And5C1_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_32_i, 
                LSR=>LatchAnd5C_iretrig_fin_4, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_4, Q0=>LatchAnd5C_retr_4);
    LatchAnd5C_SLICE_652I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_5, A0=>And5C1_5, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_30_i, 
                LSR=>LatchAnd5C_iretrig_fin_5, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_5, Q0=>LatchAnd5C_retr_5);
    LatchAnd5C_SLICE_653I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_6, A0=>And5C1_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_28_i, 
                LSR=>LatchAnd5C_iretrig_fin_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_6, Q0=>LatchAnd5C_retr_6);
    LatchAnd5C_SLICE_654I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_7, A0=>And5C1_7, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_26_i, 
                LSR=>LatchAnd5C_iretrig_fin_7, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_7, Q0=>LatchAnd5C_retr_7);
    LatchAnd5C_SLICE_655I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_8, A0=>And5C1_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_24_i, 
                LSR=>LatchAnd5C_iretrig_fin_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_8, Q0=>LatchAnd5C_retr_8);
    LatchAnd5C_SLICE_656I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_9, A0=>And5C1_9, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_22_i, 
                LSR=>LatchAnd5C_iretrig_fin_9, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_9, Q0=>LatchAnd5C_retr_9);
    LatchAnd5C_SLICE_657I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_10, A0=>And5C1_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_20_i, 
                LSR=>LatchAnd5C_iretrig_fin_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_10, Q0=>LatchAnd5C_retr_10);
    LatchAnd5C_SLICE_658I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_11, A0=>And5C1_11, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_18_i, 
                LSR=>LatchAnd5C_iretrig_fin_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_11, Q0=>LatchAnd5C_retr_11);
    LatchAnd5C_SLICE_659I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_12, A0=>And5C1_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_16_i, 
                LSR=>LatchAnd5C_iretrig_fin_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_12, Q0=>LatchAnd5C_retr_12);
    LatchAnd5C_SLICE_660I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_13, A0=>And5C1_13, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_14_i, 
                LSR=>LatchAnd5C_iretrig_fin_13, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_13, Q0=>LatchAnd5C_retr_13);
    LatchAnd5C_SLICE_661I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_14, A0=>And5C1_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_12_i, 
                LSR=>LatchAnd5C_iretrig_fin_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_14, Q0=>LatchAnd5C_retr_14);
    LatchAnd5C_SLICE_662I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_15, A0=>And5C1_15, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_10_i, 
                LSR=>LatchAnd5C_iretrig_fin_15, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_15, Q0=>LatchAnd5C_retr_15);
    LatchAnd5C_SLICE_663I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_16, A0=>And5C1_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_8_i, 
                LSR=>LatchAnd5C_iretrig_fin_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_16, Q0=>LatchAnd5C_retr_16);
    LatchAnd5C_SLICE_664I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>LatchAnd5C_And5C1_i_17, A0=>And5C1_17, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>N_6_i, 
                LSR=>LatchAnd5C_iretrig_fin_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>LatchAnd5C_And5C1_i_17, Q0=>LatchAnd5C_retr_17);
    ps2_ireg_SLICE_666I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_33, 
                LSR=>ps2_ireg_diff_33, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout2_33);
    ps2_ireg_SLICE_667I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_34, 
                LSR=>ps2_ireg_diff_34, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout2_34);
    ps2_ireg_SLICE_668I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_35, 
                LSR=>ps2_ireg_diff_35, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout2_35);
    SLICE_669I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"EEEE", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout2_36, B0=>Pout2_37, 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_36, 
                LSR=>ps2_ireg_diff_36, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>outOr2_out_3, Q0=>Pout2_36);
    ps2_ireg_SLICE_670I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_37, 
                LSR=>ps2_ireg_diff_37, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout2_37);
    ps2_ireg_SLICE_671I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_38, 
                LSR=>ps2_ireg_diff_38, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout2_38);
    ps2_ireg_SLICE_672I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_39, 
                LSR=>ps2_ireg_diff_39, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout2_39);
    SLICE_673I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCC4", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3A_And3A_i_a2_0, 
                B0=>Pout4_0, C0=>Pout4_5, D0=>Pout4_9, M0=>'X', CE=>'X', 
                CLK=>INP_c_0, LSR=>ps4_ireg_diff_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1576_i, Q0=>Pout4_0);
    SLICE_676I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_3, B0=>Pout4_10, 
                C0=>Pout4_11, D0=>Pout4_12, M0=>'X', CE=>'X', CLK=>INP_c_3, 
                LSR=>ps4_ireg_diff_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1591_i, Q0=>Pout4_3);
    SLICE_677I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"C4C4", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3A_And5A_i_a2_5, 
                B0=>Pout4_4, C0=>Pout4_14, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>INP_c_4, LSR=>ps4_ireg_diff_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1590_i, Q0=>Pout4_4);
    ps4_ireg_SLICE_678I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_5, LSR=>ps4_ireg_diff_5, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>Pout4_5);
    SLICE_679I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_0, B0=>Pout4_8, 
                C0=>Pout4_7, D0=>Pout4_6, M0=>'X', CE=>'X', CLK=>INP_c_6, 
                LSR=>ps4_ireg_diff_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1594_i, Q0=>Pout4_6);
    ps4_ireg_SLICE_681I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_8, LSR=>ps4_ireg_diff_8, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>Pout4_8);
    ps4_ireg_SLICE_682I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_9, LSR=>ps4_ireg_diff_9, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>Pout4_9);
    SLICE_683I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA2", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_3, 
                B0=>BO3A_And5A_i_a2_5, C0=>Pout4_10, D0=>Pout4_9, M0=>'X', 
                CE=>'X', CLK=>INP_c_10, LSR=>ps4_ireg_diff_10, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>N_1573_i, Q0=>Pout4_10);
    SLICE_684I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCC4", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3A_And5A_i_a2_3, 
                B0=>Pout4_2, C0=>Pout4_8, D0=>Pout4_11, M0=>'X', CE=>'X', 
                CLK=>INP_c_11, LSR=>ps4_ireg_diff_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1592_i, Q0=>Pout4_11);
    SLICE_685I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3A_And5A_i_a2_4, 
                B0=>Pout4_12, C0=>Pout4_13, D0=>Pout4_33, M0=>'X', CE=>'X', 
                CLK=>INP_c_12, LSR=>ps4_ireg_diff_12, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1589_i, Q0=>Pout4_12);
    SLICE_687I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F0E0", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_14, B0=>Pout4_15, 
                C0=>Pout4_34, D0=>Pout4_16, M0=>'X', CE=>'X', CLK=>INP_c_14, 
                LSR=>ps4_ireg_diff_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1588_i, Q0=>Pout4_14);
    SLICE_689I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A2AA", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_35, 
                B0=>BO3A_And3A_i_a2_8, C0=>Pout4_16, D0=>BO3A_And5A_i_a2_4, 
                M0=>'X', CE=>'X', CLK=>INP_c_16, LSR=>ps4_ireg_diff_16, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>N_1569_i, 
                Q0=>Pout4_16);
    SLICE_690I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_36, B0=>Pout4_19, 
                C0=>Pout4_18, D0=>Pout4_17, M0=>'X', CE=>'X', CLK=>INP_c_17, 
                LSR=>ps4_ireg_diff_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1586_i, Q0=>Pout4_17);
    SLICE_693I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_37, B0=>Pout4_20, 
                C0=>Pout4_19, D0=>Pout4_18, M0=>'X', CE=>'X', CLK=>INP_c_20, 
                LSR=>ps4_ireg_diff_20, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1585_i, Q0=>Pout4_20);
    SLICE_694I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F0E0", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_22, B0=>Pout4_23, 
                C0=>Pout4_39, D0=>Pout4_21, M0=>'X', CE=>'X', CLK=>INP_c_21, 
                LSR=>ps4_ireg_diff_21, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1583_i, Q0=>Pout4_21);
    SLICE_697I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3A_And5A_i_a2_13, 
                B0=>Pout4_24, C0=>Pout4_25, D0=>Pout4_40, M0=>'X', CE=>'X', 
                CLK=>INP_c_24, LSR=>ps4_ireg_diff_24, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1582_i, Q0=>Pout4_24);
    SLICE_698I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FE00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_25, B0=>Pout4_26, 
                C0=>Pout4_27, D0=>Pout4_42, M0=>'X', CE=>'X', CLK=>INP_c_25, 
                LSR=>ps4_ireg_diff_25, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1580_i, Q0=>Pout4_25);
    SLICE_699I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3A_And3A_i_a2_16, 
                B0=>Pout4_25, C0=>Pout4_26, D0=>Pout4_43, M0=>'X', CE=>'X', 
                CLK=>INP_c_26, LSR=>ps4_ireg_diff_26, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1561_i, Q0=>Pout4_26);
    SLICE_700I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA2", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_42, 
                B0=>BO3A_And5A_i_a2_0_14, C0=>Pout4_28, D0=>Pout4_27, M0=>'X', 
                CE=>'X', CLK=>INP_c_27, LSR=>ps4_ireg_diff_27, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>N_1562_i, Q0=>Pout4_27);
    SLICE_702I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_45, B0=>Pout4_31, 
                C0=>Pout4_30, D0=>Pout4_29, M0=>'X', CE=>'X', CLK=>INP_c_29, 
                LSR=>ps4_ireg_diff_29, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1577_i, Q0=>Pout4_29);
    ps4_ireg_SLICE_706I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_33, 
                LSR=>ps4_ireg_diff_33, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout4_33);
    ps4_ireg_SLICE_709I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_36, 
                LSR=>ps4_ireg_diff_36, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout4_36);
    SLICE_710I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA2", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_37, 
                B0=>BO3A_And3A_i_a2_8, C0=>Pout4_21, D0=>Pout4_20, M0=>'X', 
                CE=>'X', CLK=>INP_c_37, LSR=>ps4_ireg_diff_37, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>N_1567_i, Q0=>Pout4_37);
    SLICE_712I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"1111", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_37, B0=>Pout4_39, 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_39, 
                LSR=>ps4_ireg_diff_39, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>outOr4_out_i_a3_3, Q0=>Pout4_39);
    ps4_ireg_SLICE_713I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_40, 
                LSR=>ps4_ireg_diff_40, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout4_40);
    SLICE_714I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"D0D0", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3A_And5A_i_a2_0_14, 
                B0=>Pout4_23, C0=>Pout4_41, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>INP_c_41, LSR=>ps4_ireg_diff_41, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1581_i, Q0=>Pout4_41);
    ps4_ireg_SLICE_715I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_42, 
                LSR=>ps4_ireg_diff_42, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout4_42);
    SLICE_716I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3A_And5A_i_a2_14, 
                B0=>Pout4_26, C0=>Pout4_29, D0=>Pout4_43, M0=>'X', CE=>'X', 
                CLK=>INP_c_43, LSR=>ps4_ireg_diff_43, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1579_i, Q0=>Pout4_43);
    ps4_ireg_SLICE_717I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_44, 
                LSR=>ps4_ireg_diff_44, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout4_44);
    ps4_ireg_SLICE_718I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_45, 
                LSR=>ps4_ireg_diff_45, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout4_45);
    SLICE_720I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCC4", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And5B_i_a2_2, 
                B0=>Pout5_1, C0=>Pout5_9, D0=>Pout5_10, M0=>'X', CE=>'X', 
                CLK=>INP_c_1, LSR=>ps5_ireg_diff_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1512_i, Q0=>Pout5_1);
    SLICE_721I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"C4C4", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And5B_i_a2_3, 
                B0=>Pout5_2, C0=>Pout5_8, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>INP_c_2, LSR=>ps5_ireg_diff_2, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1511_i, Q0=>Pout5_2);
    SLICE_722I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_3, B0=>Pout5_10, 
                C0=>Pout5_11, D0=>Pout5_12, M0=>'X', CE=>'X', CLK=>INP_c_3, 
                LSR=>ps5_ireg_diff_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1510_i, Q0=>Pout5_3);
    ps5_ireg_SLICE_724I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_5, LSR=>ps5_ireg_diff_5, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>Pout5_5);
    SLICE_725I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F0E0", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_7, B0=>Pout5_8, 
                C0=>Pout5_0, D0=>Pout5_6, M0=>'X', CE=>'X', CLK=>INP_c_6, 
                LSR=>ps5_ireg_diff_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1513_i, Q0=>Pout5_6);
    ps5_ireg_SLICE_727I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_8, LSR=>ps5_ireg_diff_8, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>Pout5_8);
    ps5_ireg_SLICE_729I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_10, 
                LSR=>ps5_ireg_diff_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout5_10);
    SLICE_730I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCC4", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And5B_i_a2_5, 
                B0=>Pout5_4, C0=>Pout5_11, D0=>Pout5_14, M0=>'X', CE=>'X', 
                CLK=>INP_c_11, LSR=>ps5_ireg_diff_11, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1509_i, Q0=>Pout5_11);
    SLICE_731I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA2", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_3, 
                B0=>BO3B_And5B_i_a2_3, C0=>Pout5_13, D0=>Pout5_12, M0=>'X', 
                CE=>'X', CLK=>INP_c_12, LSR=>ps5_ireg_diff_12, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>N_1492_i, Q0=>Pout5_12);
    SLICE_732I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And3B_i_a2_6, 
                B0=>Pout5_13, C0=>Pout5_17, D0=>Pout5_34, M0=>'X', CE=>'X', 
                CLK=>INP_c_13, LSR=>ps5_ireg_diff_13, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1489_i, Q0=>Pout5_13);
    SLICE_733I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_34, B0=>Pout5_16, 
                C0=>Pout5_15, D0=>Pout5_14, M0=>'X', CE=>'X', CLK=>INP_c_14, 
                LSR=>ps5_ireg_diff_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1507_i, Q0=>Pout5_14);
    SLICE_735I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And3B_i_a2_8, 
                B0=>Pout5_16, C0=>Pout5_20, D0=>Pout5_36, M0=>'X', CE=>'X', 
                CLK=>INP_c_16, LSR=>ps5_ireg_diff_16, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1487_i, Q0=>Pout5_16);
    SLICE_736I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_36, B0=>Pout5_19, 
                C0=>Pout5_18, D0=>Pout5_17, M0=>'X', CE=>'X', CLK=>INP_c_17, 
                LSR=>ps5_ireg_diff_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1505_i, Q0=>Pout5_17);
    SLICE_739I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_37, B0=>Pout5_20, 
                C0=>Pout5_19, D0=>Pout5_18, M0=>'X', CE=>'X', CLK=>INP_c_20, 
                LSR=>ps5_ireg_diff_20, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1504_i, Q0=>Pout5_20);
    SLICE_740I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F0E0", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_22, B0=>Pout5_23, 
                C0=>Pout5_39, D0=>Pout5_21, M0=>'X', CE=>'X', CLK=>INP_c_21, 
                LSR=>ps5_ireg_diff_21, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1502_i, Q0=>Pout5_21);
    SLICE_743I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And5B_i_a2_13, 
                B0=>Pout5_24, C0=>Pout5_25, D0=>Pout5_40, M0=>'X', CE=>'X', 
                CLK=>INP_c_24, LSR=>ps5_ireg_diff_24, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1501_i, Q0=>Pout5_24);
    SLICE_744I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FE00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_25, B0=>Pout5_26, 
                C0=>Pout5_27, D0=>Pout5_42, M0=>'X', CE=>'X', CLK=>INP_c_25, 
                LSR=>ps5_ireg_diff_25, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1499_i, Q0=>Pout5_25);
    SLICE_745I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And3B_i_a2_16, 
                B0=>Pout5_25, C0=>Pout5_26, D0=>Pout5_43, M0=>'X', CE=>'X', 
                CLK=>INP_c_26, LSR=>ps5_ireg_diff_26, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1480_i, Q0=>Pout5_26);
    SLICE_746I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA2", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_42, 
                B0=>BO3B_And5B_i_a2_0_14, C0=>Pout5_28, D0=>Pout5_27, M0=>'X', 
                CE=>'X', CLK=>INP_c_27, LSR=>ps5_ireg_diff_27, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>N_1481_i, Q0=>Pout5_27);
    SLICE_748I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_45, B0=>Pout5_31, 
                C0=>Pout5_30, D0=>Pout5_29, M0=>'X', CE=>'X', CLK=>INP_c_29, 
                LSR=>ps5_ireg_diff_29, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_1496_i, Q0=>Pout5_29);
    ps5_ireg_SLICE_751I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_32, 
                LSR=>ps5_ireg_diff_32, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout5_32);
    SLICE_752I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F700", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And3B_i_a2_6, 
                B0=>BO3B_And5B_i_a2_5, C0=>Pout5_11, D0=>Pout5_33, M0=>'X', 
                CE=>'X', CLK=>INP_c_33, LSR=>ps5_ireg_diff_33, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>N_1490_i, Q0=>Pout5_33);
    ps5_ireg_SLICE_753I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_34, 
                LSR=>ps5_ireg_diff_34, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout5_34);
    ps5_ireg_SLICE_755I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_36, 
                LSR=>ps5_ireg_diff_36, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout5_36);
    ps5_ireg_SLICE_756I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_37, 
                LSR=>ps5_ireg_diff_37, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout5_37);
    ps5_ireg_SLICE_758I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_39, 
                LSR=>ps5_ireg_diff_39, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout5_39);
    ps5_ireg_SLICE_759I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_40, 
                LSR=>ps5_ireg_diff_40, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout5_40);
    SLICE_760I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"D0D0", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And5B_i_a2_0_14, 
                B0=>Pout5_23, C0=>Pout5_41, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>INP_c_41, LSR=>ps5_ireg_diff_41, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1500_i, Q0=>Pout5_41);
    ps5_ireg_SLICE_761I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_42, 
                LSR=>ps5_ireg_diff_42, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout5_42);
    SLICE_762I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And5B_i_a2_14, 
                B0=>Pout5_26, C0=>Pout5_29, D0=>Pout5_43, M0=>'X', CE=>'X', 
                CLK=>INP_c_43, LSR=>ps5_ireg_diff_43, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, F0=>N_1498_i, Q0=>Pout5_43);
    ps5_ireg_SLICE_763I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_44, 
                LSR=>ps5_ireg_diff_44, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout5_44);
    ps5_ireg_SLICE_764I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_45, 
                LSR=>ps5_ireg_diff_45, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout5_45);
    SLICE_765I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCC4", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_137, B0=>Pout6_0, 
                C0=>Pout6_5, D0=>Pout6_9, M0=>'X', CE=>'X', CLK=>INP_c_0, 
                LSR=>ps6_ireg_diff_0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_40_i, Q0=>Pout6_0);
    SLICE_768I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_3, B0=>Pout6_10, 
                C0=>Pout6_11, D0=>Pout6_12, M0=>'X', CE=>'X', CLK=>INP_c_3, 
                LSR=>ps6_ireg_diff_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_70_i, Q0=>Pout6_3);
    SLICE_769I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"C4C4", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_139, B0=>Pout6_4, 
                C0=>Pout6_14, D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_4, 
                LSR=>ps6_ireg_diff_4, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_68_i, Q0=>Pout6_4);
    ps6_ireg_SLICE_770I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_5, LSR=>ps6_ireg_diff_5, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>Pout6_5);
    SLICE_771I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_0, B0=>Pout6_8, 
                C0=>Pout6_7, D0=>Pout6_6, M0=>'X', CE=>'X', CLK=>INP_c_6, 
                LSR=>ps6_ireg_diff_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_76_i, Q0=>Pout6_6);
    ps6_ireg_SLICE_773I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_8, LSR=>ps6_ireg_diff_8, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>Pout6_8);
    ps6_ireg_SLICE_774I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_9, LSR=>ps6_ireg_diff_9, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>Pout6_9);
    SLICE_775I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA2", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_3, B0=>BO3C_N_139, 
                C0=>Pout6_10, D0=>Pout6_9, M0=>'X', CE=>'X', CLK=>INP_c_10, 
                LSR=>ps6_ireg_diff_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_34_i, Q0=>Pout6_10);
    SLICE_776I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCC4", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_133, B0=>Pout6_2, 
                C0=>Pout6_8, D0=>Pout6_11, M0=>'X', CE=>'X', CLK=>INP_c_11, 
                LSR=>ps6_ireg_diff_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_72_i, Q0=>Pout6_11);
    SLICE_777I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_128, B0=>Pout6_12, 
                C0=>Pout6_13, D0=>Pout6_33, M0=>'X', CE=>'X', CLK=>INP_c_12, 
                LSR=>ps6_ireg_diff_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_66_i, Q0=>Pout6_12);
    SLICE_779I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F0E0", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_14, B0=>Pout6_15, 
                C0=>Pout6_34, D0=>Pout6_16, M0=>'X', CE=>'X', CLK=>INP_c_14, 
                LSR=>ps6_ireg_diff_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_64_i, Q0=>Pout6_14);
    SLICE_781I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A2AA", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_35, B0=>BO3C_N_131, 
                C0=>Pout6_16, D0=>BO3C_N_128, M0=>'X', CE=>'X', CLK=>INP_c_16, 
                LSR=>ps6_ireg_diff_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_26_i, Q0=>Pout6_16);
    SLICE_782I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_36, B0=>Pout6_19, 
                C0=>Pout6_18, D0=>Pout6_17, M0=>'X', CE=>'X', CLK=>INP_c_17, 
                LSR=>ps6_ireg_diff_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_60_i, Q0=>Pout6_17);
    SLICE_785I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_37, B0=>Pout6_20, 
                C0=>Pout6_19, D0=>Pout6_18, M0=>'X', CE=>'X', CLK=>INP_c_20, 
                LSR=>ps6_ireg_diff_20, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_58_i, Q0=>Pout6_20);
    SLICE_786I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA8", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_39, B0=>Pout6_23, 
                C0=>Pout6_22, D0=>Pout6_21, M0=>'X', CE=>'X', CLK=>INP_c_21, 
                LSR=>ps6_ireg_diff_21, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_54_i, Q0=>Pout6_21);
    SLICE_790I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA2", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_42, B0=>BO3C_N_140, 
                C0=>Pout6_25, D0=>Pout6_24, M0=>'X', CE=>'X', CLK=>INP_c_25, 
                LSR=>ps6_ireg_diff_25, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_12_i, Q0=>Pout6_25);
    SLICE_791I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_134, B0=>Pout6_23, 
                C0=>Pout6_26, D0=>Pout6_41, M0=>'X', CE=>'X', CLK=>INP_c_26, 
                LSR=>ps6_ireg_diff_26, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_50_i, Q0=>Pout6_26);
    SLICE_792I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_135, B0=>Pout6_27, 
                C0=>Pout6_28, D0=>Pout6_44, M0=>'X', CE=>'X', CLK=>INP_c_27, 
                LSR=>ps6_ireg_diff_27, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_44_i, Q0=>Pout6_27);
    SLICE_794I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F0E0", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_29, B0=>Pout6_30, 
                C0=>Pout6_45, D0=>Pout6_31, M0=>'X', CE=>'X', CLK=>INP_c_29, 
                LSR=>ps6_ireg_diff_29, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_42_i, Q0=>Pout6_29);
    SLICE_799I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"1111", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_34, B0=>Pout6_37, 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_34, 
                LSR=>ps6_ireg_diff_34, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>outOr6_out_i_a3_3, Q0=>Pout6_34);
    ps6_ireg_SLICE_800I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_35, 
                LSR=>ps6_ireg_diff_35, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout6_35);
    ps6_ireg_SLICE_801I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_36, 
                LSR=>ps6_ireg_diff_36, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout6_36);
    SLICE_802I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA2", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_37, B0=>BO3C_N_131, 
                C0=>Pout6_21, D0=>Pout6_20, M0=>'X', CE=>'X', CLK=>INP_c_37, 
                LSR=>ps6_ireg_diff_37, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_22_i, Q0=>Pout6_37);
    ps6_ireg_SLICE_804I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_39, 
                LSR=>ps6_ireg_diff_39, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout6_39);
    SLICE_805I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F700", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_132, B0=>BO3C_N_134, 
                C0=>Pout6_26, D0=>Pout6_40, M0=>'X', CE=>'X', CLK=>INP_c_40, 
                LSR=>ps6_ireg_diff_40, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_16_i, Q0=>Pout6_40);
    ps6_ireg_SLICE_806I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_41, 
                LSR=>ps6_ireg_diff_41, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout6_41);
    SLICE_807I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FE00", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_25, B0=>Pout6_26, 
                C0=>Pout6_27, D0=>Pout6_42, M0=>'X', CE=>'X', CLK=>INP_c_42, 
                LSR=>ps6_ireg_diff_42, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_48_i, Q0=>Pout6_42);
    SLICE_808I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"D0D0", 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_140, B0=>Pout6_29, 
                C0=>Pout6_43, D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_43, 
                LSR=>ps6_ireg_diff_43, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>N_46_i, Q0=>Pout6_43);
    ps6_ireg_SLICE_809I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_44, 
                LSR=>ps6_ireg_diff_44, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout6_44);
    ps6_ireg_SLICE_810I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_45, 
                LSR=>ps6_ireg_diff_45, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>Pout6_45);
    ps2_SLICE_811I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_res_33, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps2_res_i_33, DI0=>ps2_res_i_32, A0=>ps2_res_32, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps2_res_i_33, 
                Q1=>ps2_ireg_rst1_33, OFX0=>open, F0=>ps2_res_i_32, 
                Q0=>ps2_ireg_rst1_32);
    ps2_SLICE_812I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_res_35, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps2_res_i_35, DI0=>ps2_res_i_34, A0=>ps2_res_34, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps2_res_i_35, 
                Q1=>ps2_ireg_rst1_35, OFX0=>open, F0=>ps2_res_i_34, 
                Q0=>ps2_ireg_rst1_34);
    ps2_SLICE_813I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_res_37, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps2_res_i_37, DI0=>ps2_res_i_36, A0=>ps2_res_36, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps2_res_i_37, 
                Q1=>ps2_ireg_rst1_37, OFX0=>open, F0=>ps2_res_i_36, 
                Q0=>ps2_ireg_rst1_36);
    ps2_SLICE_814I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_res_39, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps2_res_i_39, DI0=>ps2_res_i_38, A0=>ps2_res_38, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps2_res_i_39, 
                Q1=>ps2_ireg_rst1_39, OFX0=>open, F0=>ps2_res_i_38, 
                Q0=>ps2_ireg_rst1_38);
    ps2_iretrig_SLICE_815I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_retr_33, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps2_iretrig_retr_i_33, 
                DI0=>ps2_iretrig_retr_i_32, A0=>ps2_retr_32, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps2_iretrig_retr_i_33, Q1=>ps2_iretrig_fin_33, 
                OFX0=>open, F0=>ps2_iretrig_retr_i_32, Q0=>ps2_iretrig_fin_32);
    ps2_iretrig_SLICE_816I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_retr_35, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps2_iretrig_retr_i_35, 
                DI0=>ps2_iretrig_retr_i_34, A0=>ps2_retr_34, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps2_iretrig_retr_i_35, Q1=>ps2_iretrig_fin_35, 
                OFX0=>open, F0=>ps2_iretrig_retr_i_34, Q0=>ps2_iretrig_fin_34);
    ps2_iretrig_SLICE_817I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_retr_37, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps2_iretrig_retr_i_37, 
                DI0=>ps2_iretrig_retr_i_36, A0=>ps2_retr_36, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps2_iretrig_retr_i_37, Q1=>ps2_iretrig_fin_37, 
                OFX0=>open, F0=>ps2_iretrig_retr_i_36, Q0=>ps2_iretrig_fin_36);
    ps2_iretrig_SLICE_818I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_retr_39, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps2_iretrig_retr_i_39, 
                DI0=>ps2_iretrig_retr_i_38, A0=>ps2_retr_38, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps2_iretrig_retr_i_39, Q1=>ps2_iretrig_fin_39, 
                OFX0=>open, F0=>ps2_iretrig_retr_i_38, Q0=>ps2_iretrig_fin_38);
    ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_819I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout2_32, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0);
    ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_820I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_10_1, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0, 
                B0=>ps2_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_32, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_10_1, 
                Q0=>ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1);
    ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_821I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout2_33, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0);
    ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_822I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_10_1, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0, 
                B0=>ps2_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_33, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_10_1, 
                Q0=>ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1);
    ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_823I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout2_34, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0);
    ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_824I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_10_1, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0, 
                B0=>ps2_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_34, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_10_1, 
                Q0=>ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1);
    ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_825I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout2_35, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0);
    ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_826I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_10_1, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0, 
                B0=>ps2_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_35, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_10_1, 
                Q0=>ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1);
    ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_827I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout2_36, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0);
    ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_828I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_10_1, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0, 
                B0=>ps2_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_36, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_10_1, 
                Q0=>ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1);
    ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_829I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout2_37, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0);
    ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_830I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_10_1, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0, 
                B0=>ps2_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_37, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_10_1, 
                Q0=>ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1);
    ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_831I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout2_38, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0);
    ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_832I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_10_1, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0, 
                B0=>ps2_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_38, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_10_1, 
                Q0=>ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1);
    ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_833I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout2_39, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0);
    ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_834I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_10_1, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0, 
                B0=>ps2_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_39, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_10_1, 
                Q0=>ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1);
    ps2_SLICE_835I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_ireg_rst1_32, 
                B1=>ps2_res_32, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_11_2, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1, 
                B0=>ps2_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_32, OFX1=>open, 
                F1=>ps2_ireg_diff_32, Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_32_Dline_res_11_2, 
                Q0=>ps2_res_32);
    ps2_SLICE_836I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_ireg_rst1_33, 
                B1=>ps2_res_33, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_11_2, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1, 
                B0=>ps2_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_33, OFX1=>open, 
                F1=>ps2_ireg_diff_33, Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_33_Dline_res_11_2, 
                Q0=>ps2_res_33);
    ps2_SLICE_837I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_ireg_rst1_34, 
                B1=>ps2_res_34, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_11_2, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1, 
                B0=>ps2_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_34, OFX1=>open, 
                F1=>ps2_ireg_diff_34, Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_34_Dline_res_11_2, 
                Q0=>ps2_res_34);
    ps2_SLICE_838I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_ireg_rst1_35, 
                B1=>ps2_res_35, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_11_2, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1, 
                B0=>ps2_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_35, OFX1=>open, 
                F1=>ps2_ireg_diff_35, Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_35_Dline_res_11_2, 
                Q0=>ps2_res_35);
    ps2_SLICE_839I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_ireg_rst1_36, 
                B1=>ps2_res_36, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_11_2, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1, 
                B0=>ps2_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_36, OFX1=>open, 
                F1=>ps2_ireg_diff_36, Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_36_Dline_res_11_2, 
                Q0=>ps2_res_36);
    ps2_SLICE_840I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_ireg_rst1_37, 
                B1=>ps2_res_37, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_11_2, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1, 
                B0=>ps2_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_37, OFX1=>open, 
                F1=>ps2_ireg_diff_37, Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_37_Dline_res_11_2, 
                Q0=>ps2_res_37);
    ps2_SLICE_841I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_ireg_rst1_38, 
                B1=>ps2_res_38, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_11_2, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1, 
                B0=>ps2_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_38, OFX1=>open, 
                F1=>ps2_ireg_diff_38, Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_38_Dline_res_11_2, 
                Q0=>ps2_res_38);
    ps2_SLICE_842I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps2_ireg_rst1_39, 
                B1=>ps2_res_39, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_11_2, 
                A0=>ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1, 
                B0=>ps2_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout2_39, OFX1=>open, 
                F1=>ps2_ireg_diff_39, Q1=>open, OFX0=>open, 
                F0=>ps2_leadEdgeDelay_Bitwise_Delay_39_Dline_res_11_2, 
                Q0=>ps2_res_39);
    ps2_SLICE_843I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps2_Pout2_i_32, A0=>Pout2_32, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_32, 
                LSR=>ps2_iretrig_fin_32, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps2_Pout2_i_32, Q0=>ps2_retr_32);
    ps2_SLICE_844I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps2_Pout2_i_33, A0=>Pout2_33, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_33, 
                LSR=>ps2_iretrig_fin_33, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps2_Pout2_i_33, Q0=>ps2_retr_33);
    ps2_SLICE_845I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps2_Pout2_i_34, A0=>Pout2_34, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_34, 
                LSR=>ps2_iretrig_fin_34, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps2_Pout2_i_34, Q0=>ps2_retr_34);
    ps2_SLICE_846I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps2_Pout2_i_35, A0=>Pout2_35, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_35, 
                LSR=>ps2_iretrig_fin_35, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps2_Pout2_i_35, Q0=>ps2_retr_35);
    ps2_SLICE_847I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps2_Pout2_i_36, A0=>Pout2_36, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_36, 
                LSR=>ps2_iretrig_fin_36, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps2_Pout2_i_36, Q0=>ps2_retr_36);
    ps2_SLICE_848I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps2_Pout2_i_37, A0=>Pout2_37, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_37, 
                LSR=>ps2_iretrig_fin_37, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps2_Pout2_i_37, Q0=>ps2_retr_37);
    ps2_SLICE_849I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps2_Pout2_i_38, A0=>Pout2_38, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_38, 
                LSR=>ps2_iretrig_fin_38, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps2_Pout2_i_38, Q0=>ps2_retr_38);
    ps2_SLICE_850I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps2_Pout2_i_39, A0=>Pout2_39, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_39, 
                LSR=>ps2_iretrig_fin_39, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps2_Pout2_i_39, Q0=>ps2_retr_39);
    ps4_ireg_SLICE_851I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_8, LSR=>ps4_ireg_diff_8, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps4_ireg_C_fast_8);
    ps4_ireg_SLICE_852I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_10, 
                LSR=>ps4_ireg_diff_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_10);
    ps4_ireg_SLICE_853I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_11, 
                LSR=>ps4_ireg_diff_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_11);
    ps4_ireg_SLICE_854I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_12, 
                LSR=>ps4_ireg_diff_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_12);
    ps4_ireg_SLICE_855I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_13, 
                LSR=>ps4_ireg_diff_13, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_13);
    ps4_ireg_SLICE_856I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_16, 
                LSR=>ps4_ireg_diff_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_16);
    ps4_ireg_SLICE_857I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_17, 
                LSR=>ps4_ireg_diff_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_17);
    ps4_ireg_SLICE_858I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_18, 
                LSR=>ps4_ireg_diff_18, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_18);
    ps4_ireg_SLICE_859I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_19, 
                LSR=>ps4_ireg_diff_19, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_19);
    ps4_ireg_SLICE_860I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_20, 
                LSR=>ps4_ireg_diff_20, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_20);
    ps4_ireg_SLICE_861I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_24, 
                LSR=>ps4_ireg_diff_24, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_24);
    ps4_ireg_SLICE_862I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_25, 
                LSR=>ps4_ireg_diff_25, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_25);
    ps4_ireg_SLICE_863I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_26, 
                LSR=>ps4_ireg_diff_26, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_26);
    ps4_ireg_SLICE_864I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_27, 
                LSR=>ps4_ireg_diff_27, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_27);
    ps4_ireg_SLICE_865I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_29, 
                LSR=>ps4_ireg_diff_29, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_29);
    ps4_ireg_SLICE_866I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_33, 
                LSR=>ps4_ireg_diff_33, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_33);
    ps4_ireg_SLICE_867I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_34, 
                LSR=>ps4_ireg_diff_34, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_34);
    ps4_ireg_SLICE_868I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_35, 
                LSR=>ps4_ireg_diff_35, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_35);
    ps4_ireg_SLICE_869I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_36, 
                LSR=>ps4_ireg_diff_36, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_36);
    ps4_ireg_SLICE_870I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_37, 
                LSR=>ps4_ireg_diff_37, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_37);
    ps4_ireg_SLICE_871I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_38, 
                LSR=>ps4_ireg_diff_38, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_38);
    ps4_ireg_SLICE_872I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_39, 
                LSR=>ps4_ireg_diff_39, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps4_ireg_C_fast_39);
    ps4_SLICE_873I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"5555", LUT1_INITVAL=>X"5555", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_1, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_1, DI0=>ps4_res_i_0, A0=>ps4_res_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_1, 
                Q1=>ps4_ireg_rst1_1, OFX0=>open, F0=>ps4_res_i_0, 
                Q0=>ps4_ireg_rst1_0);
    ps4_SLICE_874I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_3, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_3, DI0=>ps4_res_i_2, A0=>ps4_res_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_3, 
                Q1=>ps4_ireg_rst1_3, OFX0=>open, F0=>ps4_res_i_2, 
                Q0=>ps4_ireg_rst1_2);
    ps4_SLICE_875I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_5, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_5, DI0=>ps4_res_i_4, A0=>ps4_res_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_5, 
                Q1=>ps4_ireg_rst1_5, OFX0=>open, F0=>ps4_res_i_4, 
                Q0=>ps4_ireg_rst1_4);
    ps4_SLICE_876I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_7, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_7, DI0=>ps4_res_i_6, A0=>ps4_res_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_7, 
                Q1=>ps4_ireg_rst1_7, OFX0=>open, F0=>ps4_res_i_6, 
                Q0=>ps4_ireg_rst1_6);
    ps4_SLICE_877I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_9, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_9, DI0=>ps4_res_i_8, A0=>ps4_res_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_9, 
                Q1=>ps4_ireg_rst1_9, OFX0=>open, F0=>ps4_res_i_8, 
                Q0=>ps4_ireg_rst1_8);
    ps4_SLICE_878I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_11, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_11, DI0=>ps4_res_i_10, A0=>ps4_res_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_11, 
                Q1=>ps4_ireg_rst1_11, OFX0=>open, F0=>ps4_res_i_10, 
                Q0=>ps4_ireg_rst1_10);
    ps4_SLICE_879I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_13, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_13, DI0=>ps4_res_i_12, A0=>ps4_res_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_13, 
                Q1=>ps4_ireg_rst1_13, OFX0=>open, F0=>ps4_res_i_12, 
                Q0=>ps4_ireg_rst1_12);
    ps4_SLICE_880I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_15, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_15, DI0=>ps4_res_i_14, A0=>ps4_res_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_15, 
                Q1=>ps4_ireg_rst1_15, OFX0=>open, F0=>ps4_res_i_14, 
                Q0=>ps4_ireg_rst1_14);
    ps4_SLICE_881I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_17, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_17, DI0=>ps4_res_i_16, A0=>ps4_res_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_17, 
                Q1=>ps4_ireg_rst1_17, OFX0=>open, F0=>ps4_res_i_16, 
                Q0=>ps4_ireg_rst1_16);
    ps4_SLICE_882I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_19, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_19, DI0=>ps4_res_i_18, A0=>ps4_res_18, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_19, 
                Q1=>ps4_ireg_rst1_19, OFX0=>open, F0=>ps4_res_i_18, 
                Q0=>ps4_ireg_rst1_18);
    ps4_SLICE_883I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_21, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_21, DI0=>ps4_res_i_20, A0=>ps4_res_20, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_21, 
                Q1=>ps4_ireg_rst1_21, OFX0=>open, F0=>ps4_res_i_20, 
                Q0=>ps4_ireg_rst1_20);
    ps4_SLICE_884I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_23, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_23, DI0=>ps4_res_i_22, A0=>ps4_res_22, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_23, 
                Q1=>ps4_ireg_rst1_23, OFX0=>open, F0=>ps4_res_i_22, 
                Q0=>ps4_ireg_rst1_22);
    ps4_SLICE_885I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_25, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_25, DI0=>ps4_res_i_24, A0=>ps4_res_24, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_25, 
                Q1=>ps4_ireg_rst1_25, OFX0=>open, F0=>ps4_res_i_24, 
                Q0=>ps4_ireg_rst1_24);
    ps4_SLICE_886I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_27, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_27, DI0=>ps4_res_i_26, A0=>ps4_res_26, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_27, 
                Q1=>ps4_ireg_rst1_27, OFX0=>open, F0=>ps4_res_i_26, 
                Q0=>ps4_ireg_rst1_26);
    ps4_SLICE_887I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_29, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_29, DI0=>ps4_res_i_28, A0=>ps4_res_28, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_29, 
                Q1=>ps4_ireg_rst1_29, OFX0=>open, F0=>ps4_res_i_28, 
                Q0=>ps4_ireg_rst1_28);
    ps4_SLICE_888I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_31, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_31, DI0=>ps4_res_i_30, A0=>ps4_res_30, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_31, 
                Q1=>ps4_ireg_rst1_31, OFX0=>open, F0=>ps4_res_i_30, 
                Q0=>ps4_ireg_rst1_30);
    ps4_SLICE_889I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_33, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_33, DI0=>ps4_res_i_32, A0=>ps4_res_32, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_33, 
                Q1=>ps4_ireg_rst1_33, OFX0=>open, F0=>ps4_res_i_32, 
                Q0=>ps4_ireg_rst1_32);
    ps4_SLICE_890I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_35, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_35, DI0=>ps4_res_i_34, A0=>ps4_res_34, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_35, 
                Q1=>ps4_ireg_rst1_35, OFX0=>open, F0=>ps4_res_i_34, 
                Q0=>ps4_ireg_rst1_34);
    ps4_SLICE_891I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_37, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_37, DI0=>ps4_res_i_36, A0=>ps4_res_36, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_37, 
                Q1=>ps4_ireg_rst1_37, OFX0=>open, F0=>ps4_res_i_36, 
                Q0=>ps4_ireg_rst1_36);
    ps4_SLICE_892I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_39, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_39, DI0=>ps4_res_i_38, A0=>ps4_res_38, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_39, 
                Q1=>ps4_ireg_rst1_39, OFX0=>open, F0=>ps4_res_i_38, 
                Q0=>ps4_ireg_rst1_38);
    ps4_SLICE_893I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_41, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_41, DI0=>ps4_res_i_40, A0=>ps4_res_40, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_41, 
                Q1=>ps4_ireg_rst1_41, OFX0=>open, F0=>ps4_res_i_40, 
                Q0=>ps4_ireg_rst1_40);
    ps4_SLICE_894I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_43, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_43, DI0=>ps4_res_i_42, A0=>ps4_res_42, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_43, 
                Q1=>ps4_ireg_rst1_43, OFX0=>open, F0=>ps4_res_i_42, 
                Q0=>ps4_ireg_rst1_42);
    ps4_SLICE_895I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_res_45, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_res_i_45, DI0=>ps4_res_i_44, A0=>ps4_res_44, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps4_res_i_45, 
                Q1=>ps4_ireg_rst1_45, OFX0=>open, F0=>ps4_res_i_44, 
                Q0=>ps4_ireg_rst1_44);
    ps4_iretrig_SLICE_896I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_1, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_1, DI0=>ps4_iretrig_retr_i_0, 
                A0=>ps4_retr_0, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps4_iretrig_retr_i_1, Q1=>ps4_iretrig_fin_1, OFX0=>open, 
                F0=>ps4_iretrig_retr_i_0, Q0=>ps4_iretrig_fin_0);
    ps4_iretrig_SLICE_897I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_3, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_3, DI0=>ps4_iretrig_retr_i_2, 
                A0=>ps4_retr_2, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps4_iretrig_retr_i_3, Q1=>ps4_iretrig_fin_3, OFX0=>open, 
                F0=>ps4_iretrig_retr_i_2, Q0=>ps4_iretrig_fin_2);
    ps4_iretrig_SLICE_898I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_5, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_5, DI0=>ps4_iretrig_retr_i_4, 
                A0=>ps4_retr_4, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps4_iretrig_retr_i_5, Q1=>ps4_iretrig_fin_5, OFX0=>open, 
                F0=>ps4_iretrig_retr_i_4, Q0=>ps4_iretrig_fin_4);
    ps4_iretrig_SLICE_899I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_7, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_7, DI0=>ps4_iretrig_retr_i_6, 
                A0=>ps4_retr_6, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps4_iretrig_retr_i_7, Q1=>ps4_iretrig_fin_7, OFX0=>open, 
                F0=>ps4_iretrig_retr_i_6, Q0=>ps4_iretrig_fin_6);
    ps4_iretrig_SLICE_900I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_9, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_9, DI0=>ps4_iretrig_retr_i_8, 
                A0=>ps4_retr_8, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps4_iretrig_retr_i_9, Q1=>ps4_iretrig_fin_9, OFX0=>open, 
                F0=>ps4_iretrig_retr_i_8, Q0=>ps4_iretrig_fin_8);
    ps4_iretrig_SLICE_901I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_11, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_11, 
                DI0=>ps4_iretrig_retr_i_10, A0=>ps4_retr_10, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_11, Q1=>ps4_iretrig_fin_11, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_10, Q0=>ps4_iretrig_fin_10);
    ps4_iretrig_SLICE_902I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_13, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_13, 
                DI0=>ps4_iretrig_retr_i_12, A0=>ps4_retr_12, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_13, Q1=>ps4_iretrig_fin_13, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_12, Q0=>ps4_iretrig_fin_12);
    ps4_iretrig_SLICE_903I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_15, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_15, 
                DI0=>ps4_iretrig_retr_i_14, A0=>ps4_retr_14, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_15, Q1=>ps4_iretrig_fin_15, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_14, Q0=>ps4_iretrig_fin_14);
    ps4_iretrig_SLICE_904I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_17, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_17, 
                DI0=>ps4_iretrig_retr_i_16, A0=>ps4_retr_16, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_17, Q1=>ps4_iretrig_fin_17, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_16, Q0=>ps4_iretrig_fin_16);
    ps4_iretrig_SLICE_905I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_19, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_19, 
                DI0=>ps4_iretrig_retr_i_18, A0=>ps4_retr_18, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_19, Q1=>ps4_iretrig_fin_19, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_18, Q0=>ps4_iretrig_fin_18);
    ps4_iretrig_SLICE_906I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_21, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_21, 
                DI0=>ps4_iretrig_retr_i_20, A0=>ps4_retr_20, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_21, Q1=>ps4_iretrig_fin_21, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_20, Q0=>ps4_iretrig_fin_20);
    ps4_iretrig_SLICE_907I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_23, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_23, 
                DI0=>ps4_iretrig_retr_i_22, A0=>ps4_retr_22, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_23, Q1=>ps4_iretrig_fin_23, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_22, Q0=>ps4_iretrig_fin_22);
    ps4_iretrig_SLICE_908I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_25, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_25, 
                DI0=>ps4_iretrig_retr_i_24, A0=>ps4_retr_24, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_25, Q1=>ps4_iretrig_fin_25, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_24, Q0=>ps4_iretrig_fin_24);
    ps4_iretrig_SLICE_909I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_27, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_27, 
                DI0=>ps4_iretrig_retr_i_26, A0=>ps4_retr_26, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_27, Q1=>ps4_iretrig_fin_27, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_26, Q0=>ps4_iretrig_fin_26);
    ps4_iretrig_SLICE_910I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_29, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_29, 
                DI0=>ps4_iretrig_retr_i_28, A0=>ps4_retr_28, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_29, Q1=>ps4_iretrig_fin_29, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_28, Q0=>ps4_iretrig_fin_28);
    ps4_iretrig_SLICE_911I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_31, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_31, 
                DI0=>ps4_iretrig_retr_i_30, A0=>ps4_retr_30, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_31, Q1=>ps4_iretrig_fin_31, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_30, Q0=>ps4_iretrig_fin_30);
    ps4_iretrig_SLICE_912I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_33, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_33, 
                DI0=>ps4_iretrig_retr_i_32, A0=>ps4_retr_32, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_33, Q1=>ps4_iretrig_fin_33, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_32, Q0=>ps4_iretrig_fin_32);
    ps4_iretrig_SLICE_913I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_35, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_35, 
                DI0=>ps4_iretrig_retr_i_34, A0=>ps4_retr_34, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_35, Q1=>ps4_iretrig_fin_35, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_34, Q0=>ps4_iretrig_fin_34);
    ps4_iretrig_SLICE_914I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_37, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_37, 
                DI0=>ps4_iretrig_retr_i_36, A0=>ps4_retr_36, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_37, Q1=>ps4_iretrig_fin_37, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_36, Q0=>ps4_iretrig_fin_36);
    ps4_iretrig_SLICE_915I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_39, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_39, 
                DI0=>ps4_iretrig_retr_i_38, A0=>ps4_retr_38, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_39, Q1=>ps4_iretrig_fin_39, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_38, Q0=>ps4_iretrig_fin_38);
    ps4_iretrig_SLICE_916I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_41, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_41, 
                DI0=>ps4_iretrig_retr_i_40, A0=>ps4_retr_40, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_41, Q1=>ps4_iretrig_fin_41, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_40, Q0=>ps4_iretrig_fin_40);
    ps4_iretrig_SLICE_917I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_43, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_43, 
                DI0=>ps4_iretrig_retr_i_42, A0=>ps4_retr_42, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_43, Q1=>ps4_iretrig_fin_43, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_42, Q0=>ps4_iretrig_fin_42);
    ps4_iretrig_SLICE_918I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_retr_45, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps4_iretrig_retr_i_45, 
                DI0=>ps4_iretrig_retr_i_44, A0=>ps4_retr_44, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps4_iretrig_retr_i_45, Q1=>ps4_iretrig_fin_45, 
                OFX0=>open, F0=>ps4_iretrig_retr_i_44, Q0=>ps4_iretrig_fin_44);
    ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_919I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1, 
                B1=>ps4_retr_0, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0, 
                B0=>ps4_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_0, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_920I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_2, 
                B0=>ps4_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_921I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0);
    ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_922I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_923I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1, 
                B1=>ps4_retr_10, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0, 
                B0=>ps4_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_10, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_924I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_2, 
                B0=>ps4_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_10, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_925I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_926I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1, 
                B1=>ps4_retr_11, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0, 
                B0=>ps4_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_11, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_927I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_2, 
                B0=>ps4_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_11, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_928I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_929I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1, 
                B1=>ps4_retr_12, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0, 
                B0=>ps4_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_12, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_930I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_2, 
                B0=>ps4_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_12, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_931I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_13, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_932I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1, 
                B1=>ps4_retr_13, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0, 
                B0=>ps4_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_13, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_933I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_2, 
                B0=>ps4_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_13, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_934I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_14, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_935I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1, 
                B1=>ps4_retr_14, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0, 
                B0=>ps4_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_14, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_936I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_2, 
                B0=>ps4_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_937I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_15, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_938I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1, 
                B1=>ps4_retr_15, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0, 
                B0=>ps4_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_15, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_939I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_2, 
                B0=>ps4_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_940I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_941I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1, 
                B1=>ps4_retr_16, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0, 
                B0=>ps4_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_16, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_942I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_2, 
                B0=>ps4_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_16, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_943I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_944I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1, 
                B1=>ps4_retr_17, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0, 
                B0=>ps4_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_17, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_945I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_2, 
                B0=>ps4_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_17, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_SLICE_946I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_18, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_SLICE_947I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_1, 
                B1=>ps4_retr_18, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_0, 
                B0=>ps4_retr_18, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_18, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_SLICE_948I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_2, 
                B0=>ps4_retr_18, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_18, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_SLICE_949I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_19, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_SLICE_950I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_1, 
                B1=>ps4_retr_19, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_0, 
                B0=>ps4_retr_19, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_19, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_SLICE_951I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_2, 
                B0=>ps4_retr_19, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_19, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_952I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_1, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_953I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_2, 
                B1=>ps4_retr_1, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_31_3, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_30_2, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1, 
                B0=>ps4_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_1, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_31_3, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_3, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_30_2, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_2);
    ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_954I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0, 
                B0=>ps4_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1);
    ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_SLICE_955I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_20, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_SLICE_956I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_1, 
                B1=>ps4_retr_20, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_0, 
                B0=>ps4_retr_20, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_20, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_SLICE_957I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_2, 
                B0=>ps4_retr_20, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_20, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_SLICE_958I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_21, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_SLICE_959I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_1, 
                B1=>ps4_retr_21, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_0, 
                B0=>ps4_retr_21, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_21, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_SLICE_960I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_2, 
                B0=>ps4_retr_21, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_21, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_SLICE_961I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_22, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_SLICE_962I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_1, 
                B1=>ps4_retr_22, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_0, 
                B0=>ps4_retr_22, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_22, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_SLICE_963I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_2, 
                B0=>ps4_retr_22, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_22, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_SLICE_964I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_23, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_SLICE_965I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_1, 
                B1=>ps4_retr_23, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_0, 
                B0=>ps4_retr_23, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_23, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_SLICE_966I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_2, 
                B0=>ps4_retr_23, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_23, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_SLICE_967I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_24, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_SLICE_968I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_1, 
                B1=>ps4_retr_24, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_0, 
                B0=>ps4_retr_24, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_24, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_SLICE_969I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_2, 
                B0=>ps4_retr_24, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_24, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_SLICE_970I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_25, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_SLICE_971I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_1, 
                B1=>ps4_retr_25, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_0, 
                B0=>ps4_retr_25, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_25, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_SLICE_972I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_2, 
                B0=>ps4_retr_25, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_25, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_SLICE_973I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_26, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_SLICE_974I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_1, 
                B1=>ps4_retr_26, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_0, 
                B0=>ps4_retr_26, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_26, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_SLICE_975I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_2, 
                B0=>ps4_retr_26, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_26, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_SLICE_976I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_27, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_SLICE_977I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_1, 
                B1=>ps4_retr_27, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_0, 
                B0=>ps4_retr_27, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_27, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_SLICE_978I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_2, 
                B0=>ps4_retr_27, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_27, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_SLICE_979I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_28, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_SLICE_980I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_1, 
                B1=>ps4_retr_28, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_0, 
                B0=>ps4_retr_28, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_28, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_SLICE_981I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_2, 
                B0=>ps4_retr_28, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_28, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_SLICE_982I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_29, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_SLICE_983I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_1, 
                B1=>ps4_retr_29, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_0, 
                B0=>ps4_retr_29, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_29, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_SLICE_984I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_2, 
                B0=>ps4_retr_29, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_29, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_985I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_2, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_986I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0_2, 
                B1=>ps4_retr_2, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_31_3, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0, 
                B0=>ps4_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_2, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_31_3, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_3, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_987I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_30_2, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1, 
                B0=>ps4_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_2, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_30_2, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0_2);
    ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_SLICE_988I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_30, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_SLICE_989I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_1, 
                B1=>ps4_retr_30, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_0, 
                B0=>ps4_retr_30, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_30, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_SLICE_990I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_2, 
                B0=>ps4_retr_30, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_30, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_SLICE_991I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_31, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_SLICE_992I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_1, 
                B1=>ps4_retr_31, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_0, 
                B0=>ps4_retr_31, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_31, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_SLICE_993I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_2, 
                B0=>ps4_retr_31, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_31, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_994I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_32, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_995I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1, 
                B1=>ps4_retr_32, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0, 
                B0=>ps4_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_32, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_996I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_2, 
                B0=>ps4_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_32, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_997I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_33, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_998I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1, 
                B1=>ps4_retr_33, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0, 
                B0=>ps4_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_33, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_999I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_2, 
                B0=>ps4_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_33, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_1000I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_34, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_1001I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1, 
                B1=>ps4_retr_34, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0, 
                B0=>ps4_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_34, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_1002I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_2, 
                B0=>ps4_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_34, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_1003I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_35, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_1004I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1, 
                B1=>ps4_retr_35, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0, 
                B0=>ps4_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_35, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_1005I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_2, 
                B0=>ps4_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_35, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_1006I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_36, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_1007I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1, 
                B1=>ps4_retr_36, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0, 
                B0=>ps4_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_36, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_1008I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_2, 
                B0=>ps4_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_36, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_1009I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_37, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_1010I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1, 
                B1=>ps4_retr_37, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0, 
                B0=>ps4_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_37, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_1011I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_2, 
                B0=>ps4_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_37, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_1012I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_38, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_1013I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1, 
                B1=>ps4_retr_38, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0, 
                B0=>ps4_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_38, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_1014I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_2, 
                B0=>ps4_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_38, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_1015I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_39, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_1016I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1, 
                B1=>ps4_retr_39, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0, 
                B0=>ps4_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_39, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_1017I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_2, 
                B0=>ps4_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_39, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_1018I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_3, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_1019I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1, 
                B1=>ps4_retr_3, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0, 
                B0=>ps4_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_3, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_1020I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_2, 
                B0=>ps4_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0_3);
    ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_SLICE_1021I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_40, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_SLICE_1022I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_1, 
                B1=>ps4_retr_40, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_0, 
                B0=>ps4_retr_40, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_40, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_SLICE_1023I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_2, 
                B0=>ps4_retr_40, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_40, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_SLICE_1024I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_41, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_SLICE_1025I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_1, 
                B1=>ps4_retr_41, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_0, 
                B0=>ps4_retr_41, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_41, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_SLICE_1026I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_2, 
                B0=>ps4_retr_41, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_41, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_SLICE_1027I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_42, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_SLICE_1028I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_1, 
                B1=>ps4_retr_42, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_0, 
                B0=>ps4_retr_42, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_42, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_SLICE_1029I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_2, 
                B0=>ps4_retr_42, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_42, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_SLICE_1030I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_43, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_SLICE_1031I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_1, 
                B1=>ps4_retr_43, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_0, 
                B0=>ps4_retr_43, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_43, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_SLICE_1032I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_2, 
                B0=>ps4_retr_43, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_43, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_SLICE_1033I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_44, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_SLICE_1034I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_1, 
                B1=>ps4_retr_44, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_0, 
                B0=>ps4_retr_44, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_44, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_SLICE_1035I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_2, 
                B0=>ps4_retr_44, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_44, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_SLICE_1036I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout4_45, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_SLICE_1037I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_1, 
                B1=>ps4_retr_45, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_0, 
                B0=>ps4_retr_45, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_45, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_SLICE_1038I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_2, 
                B0=>ps4_retr_45, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_45, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_1039I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_4, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_1040I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1, 
                B1=>ps4_retr_4, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0, 
                B0=>ps4_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_4, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_1041I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_2, 
                B0=>ps4_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_1042I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_5, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_1043I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1, 
                B1=>ps4_retr_5, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0, 
                B0=>ps4_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_5, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_1044I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_2, 
                B0=>ps4_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_1045I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_6, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_1046I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1, 
                B1=>ps4_retr_6, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0, 
                B0=>ps4_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_6, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_1047I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_2, 
                B0=>ps4_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_6, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_1048I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_7, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_1049I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1, 
                B1=>ps4_retr_7, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0, 
                B0=>ps4_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_7, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_1050I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_2, 
                B0=>ps4_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_1051I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps4_ireg_C_fast_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_1052I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1, 
                B1=>ps4_retr_8, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0, 
                B0=>ps4_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_8, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_1053I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_2, 
                B0=>ps4_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_8, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_3);
    ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_1054I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_9, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0);
    ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_1055I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1, 
                B1=>ps4_retr_9, C1=>'X', D1=>'X', 
                DI1=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_30_2, 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_29_1, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0, 
                B0=>ps4_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_9, OFX1=>open, 
                F1=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_30_2, 
                Q1=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_2, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_29_1, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1);
    ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_1056I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_31_3, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_2, 
                B0=>ps4_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_31_3, 
                Q0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_3);
    ps4_SLICE_1057I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_0, 
                B1=>ps4_res_0, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_3, 
                B0=>ps4_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_0, OFX1=>open, 
                F1=>ps4_ireg_diff_0, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_0_Dline_res_32_4, 
                Q0=>ps4_res_0);
    ps4_SLICE_1058I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_1, 
                B1=>ps4_res_1, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_3, 
                B0=>ps4_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_1, OFX1=>open, 
                F1=>ps4_ireg_diff_1, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_1_Dline_res_32_4, 
                Q0=>ps4_res_1);
    ps4_SLICE_1059I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_2, 
                B1=>ps4_res_2, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_3, 
                B0=>ps4_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_2, OFX1=>open, 
                F1=>ps4_ireg_diff_2, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_2_Dline_res_32_4, 
                Q0=>ps4_res_2);
    ps4_SLICE_1060I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_3, 
                B1=>ps4_res_3, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0_3, 
                B0=>ps4_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_3, OFX1=>open, 
                F1=>ps4_ireg_diff_3, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_3_Dline_res_32_4, 
                Q0=>ps4_res_3);
    ps4_SLICE_1061I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_4, 
                B1=>ps4_res_4, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_3, 
                B0=>ps4_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_4, OFX1=>open, 
                F1=>ps4_ireg_diff_4, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_4_Dline_res_32_4, 
                Q0=>ps4_res_4);
    ps4_SLICE_1062I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_5, 
                B1=>ps4_res_5, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_3, 
                B0=>ps4_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_5, OFX1=>open, 
                F1=>ps4_ireg_diff_5, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_5_Dline_res_32_4, 
                Q0=>ps4_res_5);
    ps4_SLICE_1063I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_6, 
                B1=>ps4_res_6, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_3, 
                B0=>ps4_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_6, OFX1=>open, 
                F1=>ps4_ireg_diff_6, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_6_Dline_res_32_4, 
                Q0=>ps4_res_6);
    ps4_SLICE_1064I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_7, 
                B1=>ps4_res_7, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_3, 
                B0=>ps4_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_7, OFX1=>open, 
                F1=>ps4_ireg_diff_7, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_7_Dline_res_32_4, 
                Q0=>ps4_res_7);
    ps4_SLICE_1065I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_8, 
                B1=>ps4_res_8, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_3, 
                B0=>ps4_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_8, OFX1=>open, 
                F1=>ps4_ireg_diff_8, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_8_Dline_res_32_4, 
                Q0=>ps4_res_8);
    ps4_SLICE_1066I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_9, 
                B1=>ps4_res_9, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_3, 
                B0=>ps4_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_9, OFX1=>open, 
                F1=>ps4_ireg_diff_9, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_9_Dline_res_32_4, 
                Q0=>ps4_res_9);
    ps4_SLICE_1067I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_10, 
                B1=>ps4_res_10, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_3, 
                B0=>ps4_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_10, OFX1=>open, 
                F1=>ps4_ireg_diff_10, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_10_Dline_res_32_4, 
                Q0=>ps4_res_10);
    ps4_SLICE_1068I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_11, 
                B1=>ps4_res_11, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_3, 
                B0=>ps4_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_11, OFX1=>open, 
                F1=>ps4_ireg_diff_11, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_11_Dline_res_32_4, 
                Q0=>ps4_res_11);
    ps4_SLICE_1069I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_12, 
                B1=>ps4_res_12, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_3, 
                B0=>ps4_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_12, OFX1=>open, 
                F1=>ps4_ireg_diff_12, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_12_Dline_res_32_4, 
                Q0=>ps4_res_12);
    ps4_SLICE_1070I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_13, 
                B1=>ps4_res_13, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_3, 
                B0=>ps4_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_13, OFX1=>open, 
                F1=>ps4_ireg_diff_13, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_13_Dline_res_32_4, 
                Q0=>ps4_res_13);
    ps4_SLICE_1071I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_14, 
                B1=>ps4_res_14, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_3, 
                B0=>ps4_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_14, OFX1=>open, 
                F1=>ps4_ireg_diff_14, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_14_Dline_res_32_4, 
                Q0=>ps4_res_14);
    ps4_SLICE_1072I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_15, 
                B1=>ps4_res_15, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_3, 
                B0=>ps4_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_15, OFX1=>open, 
                F1=>ps4_ireg_diff_15, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_15_Dline_res_32_4, 
                Q0=>ps4_res_15);
    ps4_SLICE_1073I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_16, 
                B1=>ps4_res_16, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_3, 
                B0=>ps4_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_16, OFX1=>open, 
                F1=>ps4_ireg_diff_16, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_16_Dline_res_32_4, 
                Q0=>ps4_res_16);
    ps4_SLICE_1074I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_17, 
                B1=>ps4_res_17, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_3, 
                B0=>ps4_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_17, OFX1=>open, 
                F1=>ps4_ireg_diff_17, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_17_Dline_res_32_4, 
                Q0=>ps4_res_17);
    ps4_SLICE_1075I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_18, 
                B1=>ps4_res_18, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_3, 
                B0=>ps4_retr_18, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_18, OFX1=>open, 
                F1=>ps4_ireg_diff_18, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_18_Dline_res_32_4, 
                Q0=>ps4_res_18);
    ps4_SLICE_1076I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_19, 
                B1=>ps4_res_19, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_3, 
                B0=>ps4_retr_19, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_19, OFX1=>open, 
                F1=>ps4_ireg_diff_19, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_19_Dline_res_32_4, 
                Q0=>ps4_res_19);
    ps4_SLICE_1077I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_20, 
                B1=>ps4_res_20, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_3, 
                B0=>ps4_retr_20, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_20, OFX1=>open, 
                F1=>ps4_ireg_diff_20, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_20_Dline_res_32_4, 
                Q0=>ps4_res_20);
    ps4_SLICE_1078I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_21, 
                B1=>ps4_res_21, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_3, 
                B0=>ps4_retr_21, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_21, OFX1=>open, 
                F1=>ps4_ireg_diff_21, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_21_Dline_res_32_4, 
                Q0=>ps4_res_21);
    ps4_SLICE_1079I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_22, 
                B1=>ps4_res_22, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_3, 
                B0=>ps4_retr_22, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_22, OFX1=>open, 
                F1=>ps4_ireg_diff_22, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_22_Dline_res_32_4, 
                Q0=>ps4_res_22);
    ps4_SLICE_1080I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_23, 
                B1=>ps4_res_23, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_3, 
                B0=>ps4_retr_23, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_23, OFX1=>open, 
                F1=>ps4_ireg_diff_23, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_23_Dline_res_32_4, 
                Q0=>ps4_res_23);
    ps4_SLICE_1081I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_24, 
                B1=>ps4_res_24, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_3, 
                B0=>ps4_retr_24, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_24, OFX1=>open, 
                F1=>ps4_ireg_diff_24, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_24_Dline_res_32_4, 
                Q0=>ps4_res_24);
    ps4_SLICE_1082I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_25, 
                B1=>ps4_res_25, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_3, 
                B0=>ps4_retr_25, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_25, OFX1=>open, 
                F1=>ps4_ireg_diff_25, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_25_Dline_res_32_4, 
                Q0=>ps4_res_25);
    ps4_SLICE_1083I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_26, 
                B1=>ps4_res_26, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_3, 
                B0=>ps4_retr_26, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_26, OFX1=>open, 
                F1=>ps4_ireg_diff_26, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_26_Dline_res_32_4, 
                Q0=>ps4_res_26);
    ps4_SLICE_1084I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_27, 
                B1=>ps4_res_27, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_3, 
                B0=>ps4_retr_27, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_27, OFX1=>open, 
                F1=>ps4_ireg_diff_27, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_27_Dline_res_32_4, 
                Q0=>ps4_res_27);
    ps4_SLICE_1085I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_28, 
                B1=>ps4_res_28, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_3, 
                B0=>ps4_retr_28, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_28, OFX1=>open, 
                F1=>ps4_ireg_diff_28, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_28_Dline_res_32_4, 
                Q0=>ps4_res_28);
    ps4_SLICE_1086I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_29, 
                B1=>ps4_res_29, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_3, 
                B0=>ps4_retr_29, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_29, OFX1=>open, 
                F1=>ps4_ireg_diff_29, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_29_Dline_res_32_4, 
                Q0=>ps4_res_29);
    ps4_SLICE_1087I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_30, 
                B1=>ps4_res_30, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_3, 
                B0=>ps4_retr_30, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_30, OFX1=>open, 
                F1=>ps4_ireg_diff_30, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_30_Dline_res_32_4, 
                Q0=>ps4_res_30);
    ps4_SLICE_1088I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_31, 
                B1=>ps4_res_31, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_3, 
                B0=>ps4_retr_31, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_31, OFX1=>open, 
                F1=>ps4_ireg_diff_31, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_31_Dline_res_32_4, 
                Q0=>ps4_res_31);
    ps4_SLICE_1089I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_32, 
                B1=>ps4_res_32, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_3, 
                B0=>ps4_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_32, OFX1=>open, 
                F1=>ps4_ireg_diff_32, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_32_Dline_res_32_4, 
                Q0=>ps4_res_32);
    ps4_SLICE_1090I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_33, 
                B1=>ps4_res_33, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_3, 
                B0=>ps4_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_33, OFX1=>open, 
                F1=>ps4_ireg_diff_33, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_33_Dline_res_32_4, 
                Q0=>ps4_res_33);
    ps4_SLICE_1091I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_34, 
                B1=>ps4_res_34, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_3, 
                B0=>ps4_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_34, OFX1=>open, 
                F1=>ps4_ireg_diff_34, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_34_Dline_res_32_4, 
                Q0=>ps4_res_34);
    ps4_SLICE_1092I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_35, 
                B1=>ps4_res_35, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_3, 
                B0=>ps4_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_35, OFX1=>open, 
                F1=>ps4_ireg_diff_35, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_35_Dline_res_32_4, 
                Q0=>ps4_res_35);
    ps4_SLICE_1093I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_36, 
                B1=>ps4_res_36, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_3, 
                B0=>ps4_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_36, OFX1=>open, 
                F1=>ps4_ireg_diff_36, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_36_Dline_res_32_4, 
                Q0=>ps4_res_36);
    ps4_SLICE_1094I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_37, 
                B1=>ps4_res_37, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_3, 
                B0=>ps4_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_37, OFX1=>open, 
                F1=>ps4_ireg_diff_37, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_37_Dline_res_32_4, 
                Q0=>ps4_res_37);
    ps4_SLICE_1095I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_38, 
                B1=>ps4_res_38, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_3, 
                B0=>ps4_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_38, OFX1=>open, 
                F1=>ps4_ireg_diff_38, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_38_Dline_res_32_4, 
                Q0=>ps4_res_38);
    ps4_SLICE_1096I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_39, 
                B1=>ps4_res_39, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_3, 
                B0=>ps4_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps4_ireg_C_fast_39, OFX1=>open, 
                F1=>ps4_ireg_diff_39, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_39_Dline_res_32_4, 
                Q0=>ps4_res_39);
    ps4_SLICE_1097I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_40, 
                B1=>ps4_res_40, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_3, 
                B0=>ps4_retr_40, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_40, OFX1=>open, 
                F1=>ps4_ireg_diff_40, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_40_Dline_res_32_4, 
                Q0=>ps4_res_40);
    ps4_SLICE_1098I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_41, 
                B1=>ps4_res_41, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_3, 
                B0=>ps4_retr_41, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_41, OFX1=>open, 
                F1=>ps4_ireg_diff_41, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_41_Dline_res_32_4, 
                Q0=>ps4_res_41);
    ps4_SLICE_1099I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_42, 
                B1=>ps4_res_42, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_3, 
                B0=>ps4_retr_42, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_42, OFX1=>open, 
                F1=>ps4_ireg_diff_42, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_42_Dline_res_32_4, 
                Q0=>ps4_res_42);
    ps4_SLICE_1100I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_43, 
                B1=>ps4_res_43, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_3, 
                B0=>ps4_retr_43, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_43, OFX1=>open, 
                F1=>ps4_ireg_diff_43, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_43_Dline_res_32_4, 
                Q0=>ps4_res_43);
    ps4_SLICE_1101I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_44, 
                B1=>ps4_res_44, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_3, 
                B0=>ps4_retr_44, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_44, OFX1=>open, 
                F1=>ps4_ireg_diff_44, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_44_Dline_res_32_4, 
                Q0=>ps4_res_44);
    ps4_SLICE_1102I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps4_ireg_rst1_45, 
                B1=>ps4_res_45, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_32_4, 
                A0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_3, 
                B0=>ps4_retr_45, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout4_45, OFX1=>open, 
                F1=>ps4_ireg_diff_45, Q1=>open, OFX0=>open, 
                F0=>ps4_leadEdgeDelay_Bitwise_Delay_45_Dline_res_32_4, 
                Q0=>ps4_res_45);
    ps4_SLICE_1103I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_0, A0=>Pout4_0, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_0, 
                LSR=>ps4_iretrig_fin_0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_0, Q0=>ps4_retr_0);
    ps4_SLICE_1104I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_1, A0=>Pout4_1, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_1, 
                LSR=>ps4_iretrig_fin_1, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_1, Q0=>ps4_retr_1);
    ps4_SLICE_1105I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_2, A0=>Pout4_2, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_2, 
                LSR=>ps4_iretrig_fin_2, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_2, Q0=>ps4_retr_2);
    ps4_SLICE_1106I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_3, A0=>Pout4_3, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_3, 
                LSR=>ps4_iretrig_fin_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_3, Q0=>ps4_retr_3);
    ps4_SLICE_1107I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_4, A0=>Pout4_4, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_4, 
                LSR=>ps4_iretrig_fin_4, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_4, Q0=>ps4_retr_4);
    ps4_SLICE_1108I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_5, A0=>Pout4_5, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_5, 
                LSR=>ps4_iretrig_fin_5, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_5, Q0=>ps4_retr_5);
    ps4_SLICE_1109I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_6, A0=>Pout4_6, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_6, 
                LSR=>ps4_iretrig_fin_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_6, Q0=>ps4_retr_6);
    ps4_SLICE_1110I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_7, A0=>Pout4_7, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_7, 
                LSR=>ps4_iretrig_fin_7, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_7, Q0=>ps4_retr_7);
    ps4_SLICE_1111I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_8, A0=>ps4_ireg_C_fast_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_8, 
                LSR=>ps4_iretrig_fin_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_C_fast_i_8, Q0=>ps4_retr_8);
    ps4_SLICE_1112I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_9, A0=>Pout4_9, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_9, 
                LSR=>ps4_iretrig_fin_9, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_9, Q0=>ps4_retr_9);
    ps4_SLICE_1113I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_10, 
                A0=>ps4_ireg_C_fast_10, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_10, LSR=>ps4_iretrig_fin_10, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_10, 
                Q0=>ps4_retr_10);
    ps4_SLICE_1114I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_11, 
                A0=>ps4_ireg_C_fast_11, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_11, LSR=>ps4_iretrig_fin_11, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_11, 
                Q0=>ps4_retr_11);
    ps4_SLICE_1115I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_12, 
                A0=>ps4_ireg_C_fast_12, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_12, LSR=>ps4_iretrig_fin_12, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_12, 
                Q0=>ps4_retr_12);
    ps4_SLICE_1116I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_13, 
                A0=>ps4_ireg_C_fast_13, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_13, LSR=>ps4_iretrig_fin_13, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_13, 
                Q0=>ps4_retr_13);
    ps4_SLICE_1117I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_14, A0=>Pout4_14, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_14, 
                LSR=>ps4_iretrig_fin_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_14, Q0=>ps4_retr_14);
    ps4_SLICE_1118I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_15, A0=>Pout4_15, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_15, 
                LSR=>ps4_iretrig_fin_15, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_15, Q0=>ps4_retr_15);
    ps4_SLICE_1119I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_16, 
                A0=>ps4_ireg_C_fast_16, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_16, LSR=>ps4_iretrig_fin_16, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_16, 
                Q0=>ps4_retr_16);
    ps4_SLICE_1120I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_17, 
                A0=>ps4_ireg_C_fast_17, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_17, LSR=>ps4_iretrig_fin_17, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_17, 
                Q0=>ps4_retr_17);
    ps4_SLICE_1121I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_18, 
                A0=>ps4_ireg_C_fast_18, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_18, LSR=>ps4_iretrig_fin_18, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_18, 
                Q0=>ps4_retr_18);
    ps4_SLICE_1122I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_19, 
                A0=>ps4_ireg_C_fast_19, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_19, LSR=>ps4_iretrig_fin_19, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_19, 
                Q0=>ps4_retr_19);
    ps4_SLICE_1123I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_20, 
                A0=>ps4_ireg_C_fast_20, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_20, LSR=>ps4_iretrig_fin_20, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_20, 
                Q0=>ps4_retr_20);
    ps4_SLICE_1124I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_21, A0=>Pout4_21, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_21, 
                LSR=>ps4_iretrig_fin_21, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_21, Q0=>ps4_retr_21);
    ps4_SLICE_1125I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_22, A0=>Pout4_22, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_22, 
                LSR=>ps4_iretrig_fin_22, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_22, Q0=>ps4_retr_22);
    ps4_SLICE_1126I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_23, A0=>Pout4_23, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_23, 
                LSR=>ps4_iretrig_fin_23, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_23, Q0=>ps4_retr_23);
    ps4_SLICE_1127I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_24, 
                A0=>ps4_ireg_C_fast_24, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_24, LSR=>ps4_iretrig_fin_24, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_24, 
                Q0=>ps4_retr_24);
    ps4_SLICE_1128I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_25, 
                A0=>ps4_ireg_C_fast_25, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_25, LSR=>ps4_iretrig_fin_25, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_25, 
                Q0=>ps4_retr_25);
    ps4_SLICE_1129I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_26, 
                A0=>ps4_ireg_C_fast_26, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_26, LSR=>ps4_iretrig_fin_26, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_26, 
                Q0=>ps4_retr_26);
    ps4_SLICE_1130I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_27, 
                A0=>ps4_ireg_C_fast_27, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_27, LSR=>ps4_iretrig_fin_27, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_27, 
                Q0=>ps4_retr_27);
    ps4_SLICE_1131I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_28, A0=>Pout4_28, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_28, 
                LSR=>ps4_iretrig_fin_28, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_28, Q0=>ps4_retr_28);
    ps4_SLICE_1132I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_29, 
                A0=>ps4_ireg_C_fast_29, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_29, LSR=>ps4_iretrig_fin_29, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_29, 
                Q0=>ps4_retr_29);
    ps4_SLICE_1133I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_30, A0=>Pout4_30, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_30, 
                LSR=>ps4_iretrig_fin_30, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_30, Q0=>ps4_retr_30);
    ps4_SLICE_1134I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_31, A0=>Pout4_31, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_31, 
                LSR=>ps4_iretrig_fin_31, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_31, Q0=>ps4_retr_31);
    ps4_SLICE_1135I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_32, A0=>Pout4_32, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_32, 
                LSR=>ps4_iretrig_fin_32, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_32, Q0=>ps4_retr_32);
    ps4_SLICE_1136I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_33, 
                A0=>ps4_ireg_C_fast_33, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_33, LSR=>ps4_iretrig_fin_33, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_33, 
                Q0=>ps4_retr_33);
    ps4_SLICE_1137I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_34, 
                A0=>ps4_ireg_C_fast_34, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_34, LSR=>ps4_iretrig_fin_34, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_34, 
                Q0=>ps4_retr_34);
    ps4_SLICE_1138I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_35, 
                A0=>ps4_ireg_C_fast_35, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_35, LSR=>ps4_iretrig_fin_35, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_35, 
                Q0=>ps4_retr_35);
    ps4_SLICE_1139I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_36, 
                A0=>ps4_ireg_C_fast_36, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_36, LSR=>ps4_iretrig_fin_36, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_36, 
                Q0=>ps4_retr_36);
    ps4_SLICE_1140I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_37, 
                A0=>ps4_ireg_C_fast_37, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_37, LSR=>ps4_iretrig_fin_37, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_37, 
                Q0=>ps4_retr_37);
    ps4_SLICE_1141I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_38, 
                A0=>ps4_ireg_C_fast_38, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_38, LSR=>ps4_iretrig_fin_38, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_38, 
                Q0=>ps4_retr_38);
    ps4_SLICE_1142I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_C_fast_i_39, 
                A0=>ps4_ireg_C_fast_39, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_39, LSR=>ps4_iretrig_fin_39, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps4_C_fast_i_39, 
                Q0=>ps4_retr_39);
    ps4_SLICE_1143I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_40, A0=>Pout4_40, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_40, 
                LSR=>ps4_iretrig_fin_40, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_40, Q0=>ps4_retr_40);
    ps4_SLICE_1144I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_41, A0=>Pout4_41, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_41, 
                LSR=>ps4_iretrig_fin_41, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_41, Q0=>ps4_retr_41);
    ps4_SLICE_1145I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_42, A0=>Pout4_42, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_42, 
                LSR=>ps4_iretrig_fin_42, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_42, Q0=>ps4_retr_42);
    ps4_SLICE_1146I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_43, A0=>Pout4_43, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_43, 
                LSR=>ps4_iretrig_fin_43, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_43, Q0=>ps4_retr_43);
    ps4_SLICE_1147I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_44, A0=>Pout4_44, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_44, 
                LSR=>ps4_iretrig_fin_44, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_44, Q0=>ps4_retr_44);
    ps4_SLICE_1148I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps4_Pout4_i_45, A0=>Pout4_45, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_45, 
                LSR=>ps4_iretrig_fin_45, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps4_Pout4_i_45, Q0=>ps4_retr_45);
    ps5_ireg_SLICE_1149I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_9, LSR=>ps5_ireg_diff_9, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps5_ireg_C_fast_9);
    ps5_ireg_SLICE_1150I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_10, 
                LSR=>ps5_ireg_diff_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_10);
    ps5_ireg_SLICE_1151I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_11, 
                LSR=>ps5_ireg_diff_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_11);
    ps5_ireg_SLICE_1152I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_12, 
                LSR=>ps5_ireg_diff_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_12);
    ps5_ireg_SLICE_1153I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_14, 
                LSR=>ps5_ireg_diff_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_14);
    ps5_ireg_SLICE_1154I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_15, 
                LSR=>ps5_ireg_diff_15, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_15);
    ps5_ireg_SLICE_1155I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_16, 
                LSR=>ps5_ireg_diff_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_16);
    ps5_ireg_SLICE_1156I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_17, 
                LSR=>ps5_ireg_diff_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_17);
    ps5_ireg_SLICE_1157I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_18, 
                LSR=>ps5_ireg_diff_18, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_18);
    ps5_ireg_SLICE_1158I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_19, 
                LSR=>ps5_ireg_diff_19, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_19);
    ps5_ireg_SLICE_1159I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_20, 
                LSR=>ps5_ireg_diff_20, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_20);
    ps5_ireg_SLICE_1160I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_24, 
                LSR=>ps5_ireg_diff_24, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_24);
    ps5_ireg_SLICE_1161I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_25, 
                LSR=>ps5_ireg_diff_25, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_25);
    ps5_ireg_SLICE_1162I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_26, 
                LSR=>ps5_ireg_diff_26, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_26);
    ps5_ireg_SLICE_1163I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_27, 
                LSR=>ps5_ireg_diff_27, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_27);
    ps5_ireg_SLICE_1164I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_29, 
                LSR=>ps5_ireg_diff_29, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps5_ireg_C_fast_29);
    ps5_SLICE_1165I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"5555", LUT1_INITVAL=>X"5555", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_1, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_1, DI0=>ps5_res_i_0, A0=>ps5_res_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_1, 
                Q1=>ps5_ireg_rst1_1, OFX0=>open, F0=>ps5_res_i_0, 
                Q0=>ps5_ireg_rst1_0);
    ps5_SLICE_1166I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_3, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_3, DI0=>ps5_res_i_2, A0=>ps5_res_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_3, 
                Q1=>ps5_ireg_rst1_3, OFX0=>open, F0=>ps5_res_i_2, 
                Q0=>ps5_ireg_rst1_2);
    ps5_SLICE_1167I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_5, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_5, DI0=>ps5_res_i_4, A0=>ps5_res_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_5, 
                Q1=>ps5_ireg_rst1_5, OFX0=>open, F0=>ps5_res_i_4, 
                Q0=>ps5_ireg_rst1_4);
    ps5_SLICE_1168I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_7, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_7, DI0=>ps5_res_i_6, A0=>ps5_res_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_7, 
                Q1=>ps5_ireg_rst1_7, OFX0=>open, F0=>ps5_res_i_6, 
                Q0=>ps5_ireg_rst1_6);
    ps5_SLICE_1169I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_9, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_9, DI0=>ps5_res_i_8, A0=>ps5_res_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_9, 
                Q1=>ps5_ireg_rst1_9, OFX0=>open, F0=>ps5_res_i_8, 
                Q0=>ps5_ireg_rst1_8);
    ps5_SLICE_1170I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_11, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_11, DI0=>ps5_res_i_10, A0=>ps5_res_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_11, 
                Q1=>ps5_ireg_rst1_11, OFX0=>open, F0=>ps5_res_i_10, 
                Q0=>ps5_ireg_rst1_10);
    ps5_SLICE_1171I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_13, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_13, DI0=>ps5_res_i_12, A0=>ps5_res_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_13, 
                Q1=>ps5_ireg_rst1_13, OFX0=>open, F0=>ps5_res_i_12, 
                Q0=>ps5_ireg_rst1_12);
    ps5_SLICE_1172I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_15, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_15, DI0=>ps5_res_i_14, A0=>ps5_res_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_15, 
                Q1=>ps5_ireg_rst1_15, OFX0=>open, F0=>ps5_res_i_14, 
                Q0=>ps5_ireg_rst1_14);
    ps5_SLICE_1173I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_17, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_17, DI0=>ps5_res_i_16, A0=>ps5_res_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_17, 
                Q1=>ps5_ireg_rst1_17, OFX0=>open, F0=>ps5_res_i_16, 
                Q0=>ps5_ireg_rst1_16);
    ps5_SLICE_1174I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_19, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_19, DI0=>ps5_res_i_18, A0=>ps5_res_18, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_19, 
                Q1=>ps5_ireg_rst1_19, OFX0=>open, F0=>ps5_res_i_18, 
                Q0=>ps5_ireg_rst1_18);
    ps5_SLICE_1175I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_21, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_21, DI0=>ps5_res_i_20, A0=>ps5_res_20, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_21, 
                Q1=>ps5_ireg_rst1_21, OFX0=>open, F0=>ps5_res_i_20, 
                Q0=>ps5_ireg_rst1_20);
    ps5_SLICE_1176I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_23, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_23, DI0=>ps5_res_i_22, A0=>ps5_res_22, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_23, 
                Q1=>ps5_ireg_rst1_23, OFX0=>open, F0=>ps5_res_i_22, 
                Q0=>ps5_ireg_rst1_22);
    ps5_SLICE_1177I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_25, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_25, DI0=>ps5_res_i_24, A0=>ps5_res_24, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_25, 
                Q1=>ps5_ireg_rst1_25, OFX0=>open, F0=>ps5_res_i_24, 
                Q0=>ps5_ireg_rst1_24);
    ps5_SLICE_1178I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_27, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_27, DI0=>ps5_res_i_26, A0=>ps5_res_26, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_27, 
                Q1=>ps5_ireg_rst1_27, OFX0=>open, F0=>ps5_res_i_26, 
                Q0=>ps5_ireg_rst1_26);
    ps5_SLICE_1179I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_29, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_29, DI0=>ps5_res_i_28, A0=>ps5_res_28, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_29, 
                Q1=>ps5_ireg_rst1_29, OFX0=>open, F0=>ps5_res_i_28, 
                Q0=>ps5_ireg_rst1_28);
    ps5_SLICE_1180I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_31, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_31, DI0=>ps5_res_i_30, A0=>ps5_res_30, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_31, 
                Q1=>ps5_ireg_rst1_31, OFX0=>open, F0=>ps5_res_i_30, 
                Q0=>ps5_ireg_rst1_30);
    ps5_SLICE_1181I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_33, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_33, DI0=>ps5_res_i_32, A0=>ps5_res_32, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_33, 
                Q1=>ps5_ireg_rst1_33, OFX0=>open, F0=>ps5_res_i_32, 
                Q0=>ps5_ireg_rst1_32);
    ps5_SLICE_1182I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_35, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_35, DI0=>ps5_res_i_34, A0=>ps5_res_34, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_35, 
                Q1=>ps5_ireg_rst1_35, OFX0=>open, F0=>ps5_res_i_34, 
                Q0=>ps5_ireg_rst1_34);
    ps5_SLICE_1183I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_37, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_37, DI0=>ps5_res_i_36, A0=>ps5_res_36, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_37, 
                Q1=>ps5_ireg_rst1_37, OFX0=>open, F0=>ps5_res_i_36, 
                Q0=>ps5_ireg_rst1_36);
    ps5_SLICE_1184I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_39, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_39, DI0=>ps5_res_i_38, A0=>ps5_res_38, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_39, 
                Q1=>ps5_ireg_rst1_39, OFX0=>open, F0=>ps5_res_i_38, 
                Q0=>ps5_ireg_rst1_38);
    ps5_SLICE_1185I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_41, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_41, DI0=>ps5_res_i_40, A0=>ps5_res_40, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_41, 
                Q1=>ps5_ireg_rst1_41, OFX0=>open, F0=>ps5_res_i_40, 
                Q0=>ps5_ireg_rst1_40);
    ps5_SLICE_1186I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_43, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_43, DI0=>ps5_res_i_42, A0=>ps5_res_42, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_43, 
                Q1=>ps5_ireg_rst1_43, OFX0=>open, F0=>ps5_res_i_42, 
                Q0=>ps5_ireg_rst1_42);
    ps5_SLICE_1187I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_res_45, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_res_i_45, DI0=>ps5_res_i_44, A0=>ps5_res_44, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps5_res_i_45, 
                Q1=>ps5_ireg_rst1_45, OFX0=>open, F0=>ps5_res_i_44, 
                Q0=>ps5_ireg_rst1_44);
    ps5_iretrig_SLICE_1188I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_1, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_1, DI0=>ps5_iretrig_retr_i_0, 
                A0=>ps5_retr_0, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps5_iretrig_retr_i_1, Q1=>ps5_iretrig_fin_1, OFX0=>open, 
                F0=>ps5_iretrig_retr_i_0, Q0=>ps5_iretrig_fin_0);
    ps5_iretrig_SLICE_1189I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_3, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_3, DI0=>ps5_iretrig_retr_i_2, 
                A0=>ps5_retr_2, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps5_iretrig_retr_i_3, Q1=>ps5_iretrig_fin_3, OFX0=>open, 
                F0=>ps5_iretrig_retr_i_2, Q0=>ps5_iretrig_fin_2);
    ps5_iretrig_SLICE_1190I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_5, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_5, DI0=>ps5_iretrig_retr_i_4, 
                A0=>ps5_retr_4, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps5_iretrig_retr_i_5, Q1=>ps5_iretrig_fin_5, OFX0=>open, 
                F0=>ps5_iretrig_retr_i_4, Q0=>ps5_iretrig_fin_4);
    ps5_iretrig_SLICE_1191I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_7, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_7, DI0=>ps5_iretrig_retr_i_6, 
                A0=>ps5_retr_6, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps5_iretrig_retr_i_7, Q1=>ps5_iretrig_fin_7, OFX0=>open, 
                F0=>ps5_iretrig_retr_i_6, Q0=>ps5_iretrig_fin_6);
    ps5_iretrig_SLICE_1192I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_9, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_9, DI0=>ps5_iretrig_retr_i_8, 
                A0=>ps5_retr_8, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps5_iretrig_retr_i_9, Q1=>ps5_iretrig_fin_9, OFX0=>open, 
                F0=>ps5_iretrig_retr_i_8, Q0=>ps5_iretrig_fin_8);
    ps5_iretrig_SLICE_1193I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_11, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_11, 
                DI0=>ps5_iretrig_retr_i_10, A0=>ps5_retr_10, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_11, Q1=>ps5_iretrig_fin_11, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_10, Q0=>ps5_iretrig_fin_10);
    ps5_iretrig_SLICE_1194I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_13, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_13, 
                DI0=>ps5_iretrig_retr_i_12, A0=>ps5_retr_12, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_13, Q1=>ps5_iretrig_fin_13, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_12, Q0=>ps5_iretrig_fin_12);
    ps5_iretrig_SLICE_1195I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_15, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_15, 
                DI0=>ps5_iretrig_retr_i_14, A0=>ps5_retr_14, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_15, Q1=>ps5_iretrig_fin_15, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_14, Q0=>ps5_iretrig_fin_14);
    ps5_iretrig_SLICE_1196I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_17, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_17, 
                DI0=>ps5_iretrig_retr_i_16, A0=>ps5_retr_16, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_17, Q1=>ps5_iretrig_fin_17, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_16, Q0=>ps5_iretrig_fin_16);
    ps5_iretrig_SLICE_1197I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_19, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_19, 
                DI0=>ps5_iretrig_retr_i_18, A0=>ps5_retr_18, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_19, Q1=>ps5_iretrig_fin_19, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_18, Q0=>ps5_iretrig_fin_18);
    ps5_iretrig_SLICE_1198I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_21, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_21, 
                DI0=>ps5_iretrig_retr_i_20, A0=>ps5_retr_20, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_21, Q1=>ps5_iretrig_fin_21, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_20, Q0=>ps5_iretrig_fin_20);
    ps5_iretrig_SLICE_1199I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_23, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_23, 
                DI0=>ps5_iretrig_retr_i_22, A0=>ps5_retr_22, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_23, Q1=>ps5_iretrig_fin_23, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_22, Q0=>ps5_iretrig_fin_22);
    ps5_iretrig_SLICE_1200I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_25, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_25, 
                DI0=>ps5_iretrig_retr_i_24, A0=>ps5_retr_24, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_25, Q1=>ps5_iretrig_fin_25, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_24, Q0=>ps5_iretrig_fin_24);
    ps5_iretrig_SLICE_1201I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_27, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_27, 
                DI0=>ps5_iretrig_retr_i_26, A0=>ps5_retr_26, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_27, Q1=>ps5_iretrig_fin_27, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_26, Q0=>ps5_iretrig_fin_26);
    ps5_iretrig_SLICE_1202I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_29, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_29, 
                DI0=>ps5_iretrig_retr_i_28, A0=>ps5_retr_28, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_29, Q1=>ps5_iretrig_fin_29, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_28, Q0=>ps5_iretrig_fin_28);
    ps5_iretrig_SLICE_1203I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_31, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_31, 
                DI0=>ps5_iretrig_retr_i_30, A0=>ps5_retr_30, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_31, Q1=>ps5_iretrig_fin_31, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_30, Q0=>ps5_iretrig_fin_30);
    ps5_iretrig_SLICE_1204I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_33, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_33, 
                DI0=>ps5_iretrig_retr_i_32, A0=>ps5_retr_32, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_33, Q1=>ps5_iretrig_fin_33, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_32, Q0=>ps5_iretrig_fin_32);
    ps5_iretrig_SLICE_1205I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_35, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_35, 
                DI0=>ps5_iretrig_retr_i_34, A0=>ps5_retr_34, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_35, Q1=>ps5_iretrig_fin_35, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_34, Q0=>ps5_iretrig_fin_34);
    ps5_iretrig_SLICE_1206I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_37, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_37, 
                DI0=>ps5_iretrig_retr_i_36, A0=>ps5_retr_36, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_37, Q1=>ps5_iretrig_fin_37, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_36, Q0=>ps5_iretrig_fin_36);
    ps5_iretrig_SLICE_1207I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_39, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_39, 
                DI0=>ps5_iretrig_retr_i_38, A0=>ps5_retr_38, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_39, Q1=>ps5_iretrig_fin_39, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_38, Q0=>ps5_iretrig_fin_38);
    ps5_iretrig_SLICE_1208I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_41, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_41, 
                DI0=>ps5_iretrig_retr_i_40, A0=>ps5_retr_40, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_41, Q1=>ps5_iretrig_fin_41, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_40, Q0=>ps5_iretrig_fin_40);
    ps5_iretrig_SLICE_1209I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_43, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_43, 
                DI0=>ps5_iretrig_retr_i_42, A0=>ps5_retr_42, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_43, Q1=>ps5_iretrig_fin_43, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_42, Q0=>ps5_iretrig_fin_42);
    ps5_iretrig_SLICE_1210I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_retr_45, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps5_iretrig_retr_i_45, 
                DI0=>ps5_iretrig_retr_i_44, A0=>ps5_retr_44, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps5_iretrig_retr_i_45, Q1=>ps5_iretrig_fin_45, 
                OFX0=>open, F0=>ps5_iretrig_retr_i_44, Q0=>ps5_iretrig_fin_44);
    ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_1211I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1, 
                B1=>ps5_retr_0, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0, 
                B0=>ps5_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_0, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_1212I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_3, 
                B1=>ps5_retr_0, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_2, 
                B0=>ps5_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_0, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_1213I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0);
    ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_1214I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_1215I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1, 
                B1=>ps5_retr_10, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0, 
                B0=>ps5_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_10, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_1216I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_3, 
                B1=>ps5_retr_10, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_2, 
                B0=>ps5_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_10, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_1217I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_1218I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1, 
                B1=>ps5_retr_11, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0, 
                B0=>ps5_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_11, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_1219I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_3, 
                B1=>ps5_retr_11, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_2, 
                B0=>ps5_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_11, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_1220I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_1221I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1, 
                B1=>ps5_retr_12, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0, 
                B0=>ps5_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_12, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_1222I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_3, 
                B1=>ps5_retr_12, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_2, 
                B0=>ps5_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_12, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_1223I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_13, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_1224I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1, 
                B1=>ps5_retr_13, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0, 
                B0=>ps5_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_13, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_1225I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_3, 
                B1=>ps5_retr_13, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_2, 
                B0=>ps5_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_13, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_1226I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_1227I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1, 
                B1=>ps5_retr_14, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0, 
                B0=>ps5_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_14, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_1228I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_3, 
                B1=>ps5_retr_14, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_2, 
                B0=>ps5_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_14, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_1229I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_15, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_1230I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1, 
                B1=>ps5_retr_15, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0, 
                B0=>ps5_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_15, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_1231I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_3, 
                B1=>ps5_retr_15, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_2, 
                B0=>ps5_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_15, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_1232I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_1233I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1, 
                B1=>ps5_retr_16, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0, 
                B0=>ps5_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_16, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_1234I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_3, 
                B1=>ps5_retr_16, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_2, 
                B0=>ps5_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_16, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_1235I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_1236I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1, 
                B1=>ps5_retr_17, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0, 
                B0=>ps5_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_17, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_1237I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_3, 
                B1=>ps5_retr_17, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_2, 
                B0=>ps5_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_17, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_SLICE_1238I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_18, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_SLICE_1239I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_1, 
                B1=>ps5_retr_18, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_0, 
                B0=>ps5_retr_18, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_18, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_SLICE_1240I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_3, 
                B1=>ps5_retr_18, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_2, 
                B0=>ps5_retr_18, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_18, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_SLICE_1241I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_19, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_SLICE_1242I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_1, 
                B1=>ps5_retr_19, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_0, 
                B0=>ps5_retr_19, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_19, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_SLICE_1243I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_3, 
                B1=>ps5_retr_19, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_2, 
                B0=>ps5_retr_19, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_19, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_1244I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_1, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_1245I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_2, 
                B1=>ps5_retr_1, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_50_3, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_49_2, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1, 
                B0=>ps5_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_1, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_50_3, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_3, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_49_2, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_2);
    ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_1246I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_51_4, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_3, 
                B0=>ps5_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_51_4, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_4);
    ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_1247I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0, 
                B0=>ps5_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1);
    ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_SLICE_1248I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_20, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_SLICE_1249I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_1, 
                B1=>ps5_retr_20, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_0, 
                B0=>ps5_retr_20, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_20, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_SLICE_1250I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_3, 
                B1=>ps5_retr_20, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_2, 
                B0=>ps5_retr_20, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_20, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_SLICE_1251I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_21, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_SLICE_1252I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_1, 
                B1=>ps5_retr_21, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_0, 
                B0=>ps5_retr_21, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_21, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_SLICE_1253I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_3, 
                B1=>ps5_retr_21, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_2, 
                B0=>ps5_retr_21, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_21, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_SLICE_1254I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_22, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_SLICE_1255I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_1, 
                B1=>ps5_retr_22, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_0, 
                B0=>ps5_retr_22, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_22, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_SLICE_1256I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_3, 
                B1=>ps5_retr_22, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_2, 
                B0=>ps5_retr_22, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_22, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_SLICE_1257I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_23, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_SLICE_1258I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_1, 
                B1=>ps5_retr_23, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_0, 
                B0=>ps5_retr_23, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_23, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_SLICE_1259I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_3, 
                B1=>ps5_retr_23, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_2, 
                B0=>ps5_retr_23, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_23, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_SLICE_1260I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_24, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_SLICE_1261I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_1, 
                B1=>ps5_retr_24, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_0, 
                B0=>ps5_retr_24, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_24, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_SLICE_1262I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_3, 
                B1=>ps5_retr_24, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_2, 
                B0=>ps5_retr_24, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_24, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_SLICE_1263I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_25, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_SLICE_1264I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_1, 
                B1=>ps5_retr_25, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_0, 
                B0=>ps5_retr_25, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_25, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_SLICE_1265I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_3, 
                B1=>ps5_retr_25, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_2, 
                B0=>ps5_retr_25, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_25, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_SLICE_1266I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_26, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_SLICE_1267I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_1, 
                B1=>ps5_retr_26, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_0, 
                B0=>ps5_retr_26, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_26, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_SLICE_1268I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_3, 
                B1=>ps5_retr_26, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_2, 
                B0=>ps5_retr_26, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_26, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_SLICE_1269I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_27, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_SLICE_1270I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_1, 
                B1=>ps5_retr_27, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_0, 
                B0=>ps5_retr_27, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_27, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_SLICE_1271I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_3, 
                B1=>ps5_retr_27, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_2, 
                B0=>ps5_retr_27, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_27, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_SLICE_1272I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_28, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_SLICE_1273I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_1, 
                B1=>ps5_retr_28, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_0, 
                B0=>ps5_retr_28, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_28, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_SLICE_1274I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_3, 
                B1=>ps5_retr_28, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_2, 
                B0=>ps5_retr_28, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_28, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_SLICE_1275I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_29, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_SLICE_1276I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_1, 
                B1=>ps5_retr_29, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_0, 
                B0=>ps5_retr_29, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_29, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_SLICE_1277I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_3, 
                B1=>ps5_retr_29, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_2, 
                B0=>ps5_retr_29, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_29, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_1278I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_2, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_1279I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0_2, 
                B1=>ps5_retr_2, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_50_3, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0, 
                B0=>ps5_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_2, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_50_3, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_3, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_1280I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_51_4, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_3, 
                B0=>ps5_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_2, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_51_4, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_4);
    ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_1281I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_49_2, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1, 
                B0=>ps5_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_2, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_49_2, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0_2);
    ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_SLICE_1282I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_30, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_SLICE_1283I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_1, 
                B1=>ps5_retr_30, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_0, 
                B0=>ps5_retr_30, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_30, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_SLICE_1284I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_3, 
                B1=>ps5_retr_30, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_2, 
                B0=>ps5_retr_30, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_30, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_SLICE_1285I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_31, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_SLICE_1286I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_1, 
                B1=>ps5_retr_31, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_0, 
                B0=>ps5_retr_31, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_31, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_SLICE_1287I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_3, 
                B1=>ps5_retr_31, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_2, 
                B0=>ps5_retr_31, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_31, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_1288I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_32, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_1289I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1, 
                B1=>ps5_retr_32, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0, 
                B0=>ps5_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_32, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_1290I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_3, 
                B1=>ps5_retr_32, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_2, 
                B0=>ps5_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_32, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_1291I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_33, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_1292I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1, 
                B1=>ps5_retr_33, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0, 
                B0=>ps5_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_33, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_1293I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_3, 
                B1=>ps5_retr_33, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_2, 
                B0=>ps5_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_33, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_1294I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_34, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_1295I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1, 
                B1=>ps5_retr_34, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0, 
                B0=>ps5_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_34, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_1296I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_3, 
                B1=>ps5_retr_34, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_2, 
                B0=>ps5_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_34, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_1297I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_35, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_1298I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1, 
                B1=>ps5_retr_35, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0, 
                B0=>ps5_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_35, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_1299I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_3, 
                B1=>ps5_retr_35, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_2, 
                B0=>ps5_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_35, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_1300I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_36, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_1301I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1, 
                B1=>ps5_retr_36, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0, 
                B0=>ps5_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_36, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_1302I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_3, 
                B1=>ps5_retr_36, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_2, 
                B0=>ps5_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_36, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_1303I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_37, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_1304I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1, 
                B1=>ps5_retr_37, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0, 
                B0=>ps5_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_37, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_1305I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_3, 
                B1=>ps5_retr_37, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_2, 
                B0=>ps5_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_37, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_1306I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_38, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_1307I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1, 
                B1=>ps5_retr_38, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0, 
                B0=>ps5_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_38, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_1308I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_3, 
                B1=>ps5_retr_38, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_2, 
                B0=>ps5_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_38, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_1309I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_39, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_1310I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1, 
                B1=>ps5_retr_39, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0, 
                B0=>ps5_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_39, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_1311I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_3, 
                B1=>ps5_retr_39, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_2, 
                B0=>ps5_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_39, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_1312I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_3, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_1313I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1, 
                B1=>ps5_retr_3, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0, 
                B0=>ps5_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_3, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_1314I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_51_4, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0_3, 
                B0=>ps5_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_51_4, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_4);
    ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_1315I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_2, 
                B0=>ps5_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_3, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0_3);
    ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_SLICE_1316I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_40, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_SLICE_1317I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_1, 
                B1=>ps5_retr_40, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_0, 
                B0=>ps5_retr_40, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_40, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_SLICE_1318I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_3, 
                B1=>ps5_retr_40, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_2, 
                B0=>ps5_retr_40, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_40, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_SLICE_1319I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_41, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_SLICE_1320I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_1, 
                B1=>ps5_retr_41, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_0, 
                B0=>ps5_retr_41, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_41, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_SLICE_1321I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_3, 
                B1=>ps5_retr_41, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_2, 
                B0=>ps5_retr_41, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_41, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_SLICE_1322I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_42, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_SLICE_1323I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_1, 
                B1=>ps5_retr_42, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_0, 
                B0=>ps5_retr_42, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_42, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_SLICE_1324I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_3, 
                B1=>ps5_retr_42, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_2, 
                B0=>ps5_retr_42, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_42, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_SLICE_1325I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_43, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_SLICE_1326I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_1, 
                B1=>ps5_retr_43, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_0, 
                B0=>ps5_retr_43, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_43, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_SLICE_1327I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_3, 
                B1=>ps5_retr_43, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_2, 
                B0=>ps5_retr_43, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_43, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_SLICE_1328I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_44, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_SLICE_1329I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_1, 
                B1=>ps5_retr_44, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_0, 
                B0=>ps5_retr_44, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_44, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_SLICE_1330I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_3, 
                B1=>ps5_retr_44, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_2, 
                B0=>ps5_retr_44, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_44, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_SLICE_1331I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout5_45, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_SLICE_1332I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_1, 
                B1=>ps5_retr_45, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_0, 
                B0=>ps5_retr_45, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_45, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_SLICE_1333I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_3, 
                B1=>ps5_retr_45, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_2, 
                B0=>ps5_retr_45, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_45, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_1334I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_4, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_1335I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1, 
                B1=>ps5_retr_4, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0, 
                B0=>ps5_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_4, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_1336I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_2, 
                B0=>ps5_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_1337I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_51_4, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_3, 
                B0=>ps5_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_51_4, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0_4);
    ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_1338I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_5, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_1339I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1, 
                B1=>ps5_retr_5, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0, 
                B0=>ps5_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_5, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_1340I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_3, 
                B1=>ps5_retr_5, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_2, 
                B0=>ps5_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_5, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_1341I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_6, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_1342I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1, 
                B1=>ps5_retr_6, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0, 
                B0=>ps5_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_6, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_1343I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_3, 
                B1=>ps5_retr_6, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_2, 
                B0=>ps5_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_6, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_1344I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_7, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_1345I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1, 
                B1=>ps5_retr_7, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0, 
                B0=>ps5_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_7, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_1346I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_3, 
                B1=>ps5_retr_7, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_2, 
                B0=>ps5_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_7, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_1347I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_8, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_1348I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1, 
                B1=>ps5_retr_8, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0, 
                B0=>ps5_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_8, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_1349I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_3, 
                B1=>ps5_retr_8, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_2, 
                B0=>ps5_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_8, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_3);
    ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_1350I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps5_ireg_C_fast_9, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0);
    ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_1351I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1, 
                B1=>ps5_retr_9, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_49_2, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_48_1, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0, 
                B0=>ps5_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_9, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_49_2, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_2, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_48_1, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1);
    ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_1352I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_3, 
                B1=>ps5_retr_9, C1=>'X', D1=>'X', 
                DI1=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_51_4, 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_50_3, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_2, 
                B0=>ps5_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_9, OFX1=>open, 
                F1=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_51_4, 
                Q1=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_4, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_50_3, 
                Q0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_3);
    ps5_SLICE_1353I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_0, 
                B1=>ps5_res_0, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_4, 
                B0=>ps5_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_0, OFX1=>open, 
                F1=>ps5_ireg_diff_0, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_0_Dline_res_52_5, 
                Q0=>ps5_res_0);
    ps5_SLICE_1354I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_1, 
                B1=>ps5_res_1, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_4, 
                B0=>ps5_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_1, OFX1=>open, 
                F1=>ps5_ireg_diff_1, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_1_Dline_res_52_5, 
                Q0=>ps5_res_1);
    ps5_SLICE_1355I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_2, 
                B1=>ps5_res_2, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_4, 
                B0=>ps5_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_2, OFX1=>open, 
                F1=>ps5_ireg_diff_2, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_2_Dline_res_52_5, 
                Q0=>ps5_res_2);
    ps5_SLICE_1356I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_3, 
                B1=>ps5_res_3, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_4, 
                B0=>ps5_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_3, OFX1=>open, 
                F1=>ps5_ireg_diff_3, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_3_Dline_res_52_5, 
                Q0=>ps5_res_3);
    ps5_SLICE_1357I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_4, 
                B1=>ps5_res_4, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0_4, 
                B0=>ps5_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_4, OFX1=>open, 
                F1=>ps5_ireg_diff_4, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_4_Dline_res_52_5, 
                Q0=>ps5_res_4);
    ps5_SLICE_1358I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_5, 
                B1=>ps5_res_5, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_4, 
                B0=>ps5_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_5, OFX1=>open, 
                F1=>ps5_ireg_diff_5, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_5_Dline_res_52_5, 
                Q0=>ps5_res_5);
    ps5_SLICE_1359I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_6, 
                B1=>ps5_res_6, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_4, 
                B0=>ps5_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_6, OFX1=>open, 
                F1=>ps5_ireg_diff_6, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_6_Dline_res_52_5, 
                Q0=>ps5_res_6);
    ps5_SLICE_1360I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_7, 
                B1=>ps5_res_7, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_4, 
                B0=>ps5_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_7, OFX1=>open, 
                F1=>ps5_ireg_diff_7, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_7_Dline_res_52_5, 
                Q0=>ps5_res_7);
    ps5_SLICE_1361I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_8, 
                B1=>ps5_res_8, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_4, 
                B0=>ps5_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_8, OFX1=>open, 
                F1=>ps5_ireg_diff_8, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_8_Dline_res_52_5, 
                Q0=>ps5_res_8);
    ps5_SLICE_1362I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_9, 
                B1=>ps5_res_9, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_4, 
                B0=>ps5_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_9, OFX1=>open, 
                F1=>ps5_ireg_diff_9, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_9_Dline_res_52_5, 
                Q0=>ps5_res_9);
    ps5_SLICE_1363I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_10, 
                B1=>ps5_res_10, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_4, 
                B0=>ps5_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_10, OFX1=>open, 
                F1=>ps5_ireg_diff_10, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_10_Dline_res_52_5, 
                Q0=>ps5_res_10);
    ps5_SLICE_1364I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_11, 
                B1=>ps5_res_11, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_4, 
                B0=>ps5_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_11, OFX1=>open, 
                F1=>ps5_ireg_diff_11, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_11_Dline_res_52_5, 
                Q0=>ps5_res_11);
    ps5_SLICE_1365I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_12, 
                B1=>ps5_res_12, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_4, 
                B0=>ps5_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_12, OFX1=>open, 
                F1=>ps5_ireg_diff_12, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_12_Dline_res_52_5, 
                Q0=>ps5_res_12);
    ps5_SLICE_1366I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_13, 
                B1=>ps5_res_13, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_4, 
                B0=>ps5_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_13, OFX1=>open, 
                F1=>ps5_ireg_diff_13, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_13_Dline_res_52_5, 
                Q0=>ps5_res_13);
    ps5_SLICE_1367I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_14, 
                B1=>ps5_res_14, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_4, 
                B0=>ps5_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_14, OFX1=>open, 
                F1=>ps5_ireg_diff_14, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_14_Dline_res_52_5, 
                Q0=>ps5_res_14);
    ps5_SLICE_1368I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_15, 
                B1=>ps5_res_15, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_4, 
                B0=>ps5_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_15, OFX1=>open, 
                F1=>ps5_ireg_diff_15, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_15_Dline_res_52_5, 
                Q0=>ps5_res_15);
    ps5_SLICE_1369I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_16, 
                B1=>ps5_res_16, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_4, 
                B0=>ps5_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_16, OFX1=>open, 
                F1=>ps5_ireg_diff_16, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_16_Dline_res_52_5, 
                Q0=>ps5_res_16);
    ps5_SLICE_1370I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_17, 
                B1=>ps5_res_17, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_4, 
                B0=>ps5_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_17, OFX1=>open, 
                F1=>ps5_ireg_diff_17, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_17_Dline_res_52_5, 
                Q0=>ps5_res_17);
    ps5_SLICE_1371I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_18, 
                B1=>ps5_res_18, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_4, 
                B0=>ps5_retr_18, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_18, OFX1=>open, 
                F1=>ps5_ireg_diff_18, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_18_Dline_res_52_5, 
                Q0=>ps5_res_18);
    ps5_SLICE_1372I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_19, 
                B1=>ps5_res_19, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_4, 
                B0=>ps5_retr_19, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_19, OFX1=>open, 
                F1=>ps5_ireg_diff_19, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_19_Dline_res_52_5, 
                Q0=>ps5_res_19);
    ps5_SLICE_1373I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_20, 
                B1=>ps5_res_20, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_4, 
                B0=>ps5_retr_20, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_20, OFX1=>open, 
                F1=>ps5_ireg_diff_20, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_20_Dline_res_52_5, 
                Q0=>ps5_res_20);
    ps5_SLICE_1374I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_21, 
                B1=>ps5_res_21, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_4, 
                B0=>ps5_retr_21, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_21, OFX1=>open, 
                F1=>ps5_ireg_diff_21, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_21_Dline_res_52_5, 
                Q0=>ps5_res_21);
    ps5_SLICE_1375I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_22, 
                B1=>ps5_res_22, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_4, 
                B0=>ps5_retr_22, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_22, OFX1=>open, 
                F1=>ps5_ireg_diff_22, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_22_Dline_res_52_5, 
                Q0=>ps5_res_22);
    ps5_SLICE_1376I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_23, 
                B1=>ps5_res_23, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_4, 
                B0=>ps5_retr_23, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_23, OFX1=>open, 
                F1=>ps5_ireg_diff_23, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_23_Dline_res_52_5, 
                Q0=>ps5_res_23);
    ps5_SLICE_1377I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_24, 
                B1=>ps5_res_24, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_4, 
                B0=>ps5_retr_24, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_24, OFX1=>open, 
                F1=>ps5_ireg_diff_24, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_24_Dline_res_52_5, 
                Q0=>ps5_res_24);
    ps5_SLICE_1378I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_25, 
                B1=>ps5_res_25, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_4, 
                B0=>ps5_retr_25, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_25, OFX1=>open, 
                F1=>ps5_ireg_diff_25, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_25_Dline_res_52_5, 
                Q0=>ps5_res_25);
    ps5_SLICE_1379I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_26, 
                B1=>ps5_res_26, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_4, 
                B0=>ps5_retr_26, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_26, OFX1=>open, 
                F1=>ps5_ireg_diff_26, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_26_Dline_res_52_5, 
                Q0=>ps5_res_26);
    ps5_SLICE_1380I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_27, 
                B1=>ps5_res_27, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_4, 
                B0=>ps5_retr_27, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_27, OFX1=>open, 
                F1=>ps5_ireg_diff_27, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_27_Dline_res_52_5, 
                Q0=>ps5_res_27);
    ps5_SLICE_1381I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_28, 
                B1=>ps5_res_28, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_4, 
                B0=>ps5_retr_28, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_28, OFX1=>open, 
                F1=>ps5_ireg_diff_28, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_28_Dline_res_52_5, 
                Q0=>ps5_res_28);
    ps5_SLICE_1382I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_29, 
                B1=>ps5_res_29, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_4, 
                B0=>ps5_retr_29, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps5_ireg_C_fast_29, OFX1=>open, 
                F1=>ps5_ireg_diff_29, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_29_Dline_res_52_5, 
                Q0=>ps5_res_29);
    ps5_SLICE_1383I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_30, 
                B1=>ps5_res_30, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_4, 
                B0=>ps5_retr_30, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_30, OFX1=>open, 
                F1=>ps5_ireg_diff_30, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_30_Dline_res_52_5, 
                Q0=>ps5_res_30);
    ps5_SLICE_1384I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_31, 
                B1=>ps5_res_31, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_4, 
                B0=>ps5_retr_31, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_31, OFX1=>open, 
                F1=>ps5_ireg_diff_31, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_31_Dline_res_52_5, 
                Q0=>ps5_res_31);
    ps5_SLICE_1385I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_32, 
                B1=>ps5_res_32, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_4, 
                B0=>ps5_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_32, OFX1=>open, 
                F1=>ps5_ireg_diff_32, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_32_Dline_res_52_5, 
                Q0=>ps5_res_32);
    ps5_SLICE_1386I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_33, 
                B1=>ps5_res_33, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_4, 
                B0=>ps5_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_33, OFX1=>open, 
                F1=>ps5_ireg_diff_33, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_33_Dline_res_52_5, 
                Q0=>ps5_res_33);
    ps5_SLICE_1387I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_34, 
                B1=>ps5_res_34, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_4, 
                B0=>ps5_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_34, OFX1=>open, 
                F1=>ps5_ireg_diff_34, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_34_Dline_res_52_5, 
                Q0=>ps5_res_34);
    ps5_SLICE_1388I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_35, 
                B1=>ps5_res_35, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_4, 
                B0=>ps5_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_35, OFX1=>open, 
                F1=>ps5_ireg_diff_35, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_35_Dline_res_52_5, 
                Q0=>ps5_res_35);
    ps5_SLICE_1389I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_36, 
                B1=>ps5_res_36, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_4, 
                B0=>ps5_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_36, OFX1=>open, 
                F1=>ps5_ireg_diff_36, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_36_Dline_res_52_5, 
                Q0=>ps5_res_36);
    ps5_SLICE_1390I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_37, 
                B1=>ps5_res_37, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_4, 
                B0=>ps5_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_37, OFX1=>open, 
                F1=>ps5_ireg_diff_37, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_37_Dline_res_52_5, 
                Q0=>ps5_res_37);
    ps5_SLICE_1391I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_38, 
                B1=>ps5_res_38, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_4, 
                B0=>ps5_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_38, OFX1=>open, 
                F1=>ps5_ireg_diff_38, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_38_Dline_res_52_5, 
                Q0=>ps5_res_38);
    ps5_SLICE_1392I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_39, 
                B1=>ps5_res_39, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_4, 
                B0=>ps5_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_39, OFX1=>open, 
                F1=>ps5_ireg_diff_39, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_39_Dline_res_52_5, 
                Q0=>ps5_res_39);
    ps5_SLICE_1393I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_40, 
                B1=>ps5_res_40, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_4, 
                B0=>ps5_retr_40, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_40, OFX1=>open, 
                F1=>ps5_ireg_diff_40, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_40_Dline_res_52_5, 
                Q0=>ps5_res_40);
    ps5_SLICE_1394I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_41, 
                B1=>ps5_res_41, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_4, 
                B0=>ps5_retr_41, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_41, OFX1=>open, 
                F1=>ps5_ireg_diff_41, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_41_Dline_res_52_5, 
                Q0=>ps5_res_41);
    ps5_SLICE_1395I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_42, 
                B1=>ps5_res_42, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_4, 
                B0=>ps5_retr_42, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_42, OFX1=>open, 
                F1=>ps5_ireg_diff_42, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_42_Dline_res_52_5, 
                Q0=>ps5_res_42);
    ps5_SLICE_1396I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_43, 
                B1=>ps5_res_43, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_4, 
                B0=>ps5_retr_43, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_43, OFX1=>open, 
                F1=>ps5_ireg_diff_43, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_43_Dline_res_52_5, 
                Q0=>ps5_res_43);
    ps5_SLICE_1397I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_44, 
                B1=>ps5_res_44, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_4, 
                B0=>ps5_retr_44, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_44, OFX1=>open, 
                F1=>ps5_ireg_diff_44, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_44_Dline_res_52_5, 
                Q0=>ps5_res_44);
    ps5_SLICE_1398I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps5_ireg_rst1_45, 
                B1=>ps5_res_45, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_52_5, 
                A0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_4, 
                B0=>ps5_retr_45, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout5_45, OFX1=>open, 
                F1=>ps5_ireg_diff_45, Q1=>open, OFX0=>open, 
                F0=>ps5_leadEdgeDelay_Bitwise_Delay_45_Dline_res_52_5, 
                Q0=>ps5_res_45);
    ps5_SLICE_1399I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_0, A0=>Pout5_0, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_0, 
                LSR=>ps5_iretrig_fin_0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_0, Q0=>ps5_retr_0);
    ps5_SLICE_1400I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_1, A0=>Pout5_1, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_1, 
                LSR=>ps5_iretrig_fin_1, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_1, Q0=>ps5_retr_1);
    ps5_SLICE_1401I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_2, A0=>Pout5_2, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_2, 
                LSR=>ps5_iretrig_fin_2, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_2, Q0=>ps5_retr_2);
    ps5_SLICE_1402I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_3, A0=>Pout5_3, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_3, 
                LSR=>ps5_iretrig_fin_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_3, Q0=>ps5_retr_3);
    ps5_SLICE_1403I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_4, A0=>Pout5_4, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_4, 
                LSR=>ps5_iretrig_fin_4, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_4, Q0=>ps5_retr_4);
    ps5_SLICE_1404I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_5, A0=>Pout5_5, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_5, 
                LSR=>ps5_iretrig_fin_5, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_5, Q0=>ps5_retr_5);
    ps5_SLICE_1405I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_6, A0=>Pout5_6, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_6, 
                LSR=>ps5_iretrig_fin_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_6, Q0=>ps5_retr_6);
    ps5_SLICE_1406I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_7, A0=>Pout5_7, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_7, 
                LSR=>ps5_iretrig_fin_7, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_7, Q0=>ps5_retr_7);
    ps5_SLICE_1407I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_8, A0=>Pout5_8, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_8, 
                LSR=>ps5_iretrig_fin_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_8, Q0=>ps5_retr_8);
    ps5_SLICE_1408I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_9, A0=>ps5_ireg_C_fast_9, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_9, 
                LSR=>ps5_iretrig_fin_9, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_C_fast_i_9, Q0=>ps5_retr_9);
    ps5_SLICE_1409I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_10, 
                A0=>ps5_ireg_C_fast_10, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_10, LSR=>ps5_iretrig_fin_10, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_10, 
                Q0=>ps5_retr_10);
    ps5_SLICE_1410I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_11, 
                A0=>ps5_ireg_C_fast_11, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_11, LSR=>ps5_iretrig_fin_11, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_11, 
                Q0=>ps5_retr_11);
    ps5_SLICE_1411I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_12, 
                A0=>ps5_ireg_C_fast_12, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_12, LSR=>ps5_iretrig_fin_12, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_12, 
                Q0=>ps5_retr_12);
    ps5_SLICE_1412I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_13, A0=>Pout5_13, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_13, 
                LSR=>ps5_iretrig_fin_13, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_13, Q0=>ps5_retr_13);
    ps5_SLICE_1413I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_14, 
                A0=>ps5_ireg_C_fast_14, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_14, LSR=>ps5_iretrig_fin_14, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_14, 
                Q0=>ps5_retr_14);
    ps5_SLICE_1414I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_15, 
                A0=>ps5_ireg_C_fast_15, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_15, LSR=>ps5_iretrig_fin_15, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_15, 
                Q0=>ps5_retr_15);
    ps5_SLICE_1415I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_16, 
                A0=>ps5_ireg_C_fast_16, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_16, LSR=>ps5_iretrig_fin_16, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_16, 
                Q0=>ps5_retr_16);
    ps5_SLICE_1416I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_17, 
                A0=>ps5_ireg_C_fast_17, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_17, LSR=>ps5_iretrig_fin_17, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_17, 
                Q0=>ps5_retr_17);
    ps5_SLICE_1417I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_18, 
                A0=>ps5_ireg_C_fast_18, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_18, LSR=>ps5_iretrig_fin_18, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_18, 
                Q0=>ps5_retr_18);
    ps5_SLICE_1418I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_19, 
                A0=>ps5_ireg_C_fast_19, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_19, LSR=>ps5_iretrig_fin_19, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_19, 
                Q0=>ps5_retr_19);
    ps5_SLICE_1419I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_20, 
                A0=>ps5_ireg_C_fast_20, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_20, LSR=>ps5_iretrig_fin_20, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_20, 
                Q0=>ps5_retr_20);
    ps5_SLICE_1420I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_21, A0=>Pout5_21, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_21, 
                LSR=>ps5_iretrig_fin_21, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_21, Q0=>ps5_retr_21);
    ps5_SLICE_1421I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_22, A0=>Pout5_22, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_22, 
                LSR=>ps5_iretrig_fin_22, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_22, Q0=>ps5_retr_22);
    ps5_SLICE_1422I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_23, A0=>Pout5_23, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_23, 
                LSR=>ps5_iretrig_fin_23, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_23, Q0=>ps5_retr_23);
    ps5_SLICE_1423I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_24, 
                A0=>ps5_ireg_C_fast_24, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_24, LSR=>ps5_iretrig_fin_24, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_24, 
                Q0=>ps5_retr_24);
    ps5_SLICE_1424I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_25, 
                A0=>ps5_ireg_C_fast_25, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_25, LSR=>ps5_iretrig_fin_25, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_25, 
                Q0=>ps5_retr_25);
    ps5_SLICE_1425I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_26, 
                A0=>ps5_ireg_C_fast_26, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_26, LSR=>ps5_iretrig_fin_26, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_26, 
                Q0=>ps5_retr_26);
    ps5_SLICE_1426I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_27, 
                A0=>ps5_ireg_C_fast_27, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_27, LSR=>ps5_iretrig_fin_27, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_27, 
                Q0=>ps5_retr_27);
    ps5_SLICE_1427I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_28, A0=>Pout5_28, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_28, 
                LSR=>ps5_iretrig_fin_28, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_28, Q0=>ps5_retr_28);
    ps5_SLICE_1428I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_C_fast_i_29, 
                A0=>ps5_ireg_C_fast_29, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_29, LSR=>ps5_iretrig_fin_29, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps5_C_fast_i_29, 
                Q0=>ps5_retr_29);
    ps5_SLICE_1429I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_30, A0=>Pout5_30, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_30, 
                LSR=>ps5_iretrig_fin_30, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_30, Q0=>ps5_retr_30);
    ps5_SLICE_1430I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_31, A0=>Pout5_31, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_31, 
                LSR=>ps5_iretrig_fin_31, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_31, Q0=>ps5_retr_31);
    ps5_SLICE_1431I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_32, A0=>Pout5_32, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_32, 
                LSR=>ps5_iretrig_fin_32, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_32, Q0=>ps5_retr_32);
    ps5_SLICE_1432I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_33, A0=>Pout5_33, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_33, 
                LSR=>ps5_iretrig_fin_33, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_33, Q0=>ps5_retr_33);
    ps5_SLICE_1433I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_34, A0=>Pout5_34, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_34, 
                LSR=>ps5_iretrig_fin_34, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_34, Q0=>ps5_retr_34);
    ps5_SLICE_1434I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_35, A0=>Pout5_35, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_35, 
                LSR=>ps5_iretrig_fin_35, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_35, Q0=>ps5_retr_35);
    ps5_SLICE_1435I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_36, A0=>Pout5_36, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_36, 
                LSR=>ps5_iretrig_fin_36, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_36, Q0=>ps5_retr_36);
    ps5_SLICE_1436I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_37, A0=>Pout5_37, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_37, 
                LSR=>ps5_iretrig_fin_37, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_37, Q0=>ps5_retr_37);
    ps5_SLICE_1437I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_38, A0=>Pout5_38, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_38, 
                LSR=>ps5_iretrig_fin_38, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_38, Q0=>ps5_retr_38);
    ps5_SLICE_1438I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_39, A0=>Pout5_39, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_39, 
                LSR=>ps5_iretrig_fin_39, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_39, Q0=>ps5_retr_39);
    ps5_SLICE_1439I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_40, A0=>Pout5_40, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_40, 
                LSR=>ps5_iretrig_fin_40, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_40, Q0=>ps5_retr_40);
    ps5_SLICE_1440I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_41, A0=>Pout5_41, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_41, 
                LSR=>ps5_iretrig_fin_41, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_41, Q0=>ps5_retr_41);
    ps5_SLICE_1441I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_42, A0=>Pout5_42, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_42, 
                LSR=>ps5_iretrig_fin_42, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_42, Q0=>ps5_retr_42);
    ps5_SLICE_1442I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_43, A0=>Pout5_43, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_43, 
                LSR=>ps5_iretrig_fin_43, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_43, Q0=>ps5_retr_43);
    ps5_SLICE_1443I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_44, A0=>Pout5_44, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_44, 
                LSR=>ps5_iretrig_fin_44, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_44, Q0=>ps5_retr_44);
    ps5_SLICE_1444I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps5_Pout5_i_45, A0=>Pout5_45, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_45, 
                LSR=>ps5_iretrig_fin_45, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps5_Pout5_i_45, Q0=>ps5_retr_45);
    ps6_ireg_SLICE_1445I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_8, LSR=>ps6_ireg_diff_8, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps6_ireg_C_fast_8);
    ps6_ireg_SLICE_1446I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_10, 
                LSR=>ps6_ireg_diff_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_10);
    ps6_ireg_SLICE_1447I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_11, 
                LSR=>ps6_ireg_diff_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_11);
    ps6_ireg_SLICE_1448I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_12, 
                LSR=>ps6_ireg_diff_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_12);
    ps6_ireg_SLICE_1449I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_13, 
                LSR=>ps6_ireg_diff_13, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_13);
    ps6_ireg_SLICE_1450I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_16, 
                LSR=>ps6_ireg_diff_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_16);
    ps6_ireg_SLICE_1451I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_17, 
                LSR=>ps6_ireg_diff_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_17);
    ps6_ireg_SLICE_1452I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_18, 
                LSR=>ps6_ireg_diff_18, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_18);
    ps6_ireg_SLICE_1453I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_19, 
                LSR=>ps6_ireg_diff_19, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_19);
    ps6_ireg_SLICE_1454I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_20, 
                LSR=>ps6_ireg_diff_20, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_20);
    ps6_ireg_SLICE_1455I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_22, 
                LSR=>ps6_ireg_diff_22, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_22);
    ps6_ireg_SLICE_1456I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_23, 
                LSR=>ps6_ireg_diff_23, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_23);
    ps6_ireg_SLICE_1457I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_25, 
                LSR=>ps6_ireg_diff_25, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_25);
    ps6_ireg_SLICE_1458I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_26, 
                LSR=>ps6_ireg_diff_26, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_26);
    ps6_ireg_SLICE_1459I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_27, 
                LSR=>ps6_ireg_diff_27, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_27);
    ps6_ireg_SLICE_1460I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_28, 
                LSR=>ps6_ireg_diff_28, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_28);
    ps6_ireg_SLICE_1461I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_33, 
                LSR=>ps6_ireg_diff_33, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_33);
    ps6_ireg_SLICE_1462I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_34, 
                LSR=>ps6_ireg_diff_34, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_34);
    ps6_ireg_SLICE_1463I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_35, 
                LSR=>ps6_ireg_diff_35, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_35);
    ps6_ireg_SLICE_1464I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_36, 
                LSR=>ps6_ireg_diff_36, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_36);
    ps6_ireg_SLICE_1465I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_37, 
                LSR=>ps6_ireg_diff_37, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_37);
    ps6_ireg_SLICE_1466I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_38, 
                LSR=>ps6_ireg_diff_38, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_38);
    ps6_ireg_SLICE_1467I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_39, 
                LSR=>ps6_ireg_diff_39, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, Q0=>ps6_ireg_C_fast_39);
    ps6_SLICE_1468I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", REG0_REGSET=>"SET", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LSRONMUX=>"OFF", 
                   LUT0_INITVAL=>X"5555", LUT1_INITVAL=>X"5555", 
                   REG1_SD=>"VHI", REG0_SD=>"VHI", CHECK_DI1=>TRUE, 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_1, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_1, DI0=>ps6_res_i_0, A0=>ps6_res_0, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_1, 
                Q1=>ps6_ireg_rst1_1, OFX0=>open, F0=>ps6_res_i_0, 
                Q0=>ps6_ireg_rst1_0);
    ps6_SLICE_1469I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_3, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_3, DI0=>ps6_res_i_2, A0=>ps6_res_2, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_3, 
                Q1=>ps6_ireg_rst1_3, OFX0=>open, F0=>ps6_res_i_2, 
                Q0=>ps6_ireg_rst1_2);
    ps6_SLICE_1470I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_5, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_5, DI0=>ps6_res_i_4, A0=>ps6_res_4, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_5, 
                Q1=>ps6_ireg_rst1_5, OFX0=>open, F0=>ps6_res_i_4, 
                Q0=>ps6_ireg_rst1_4);
    ps6_SLICE_1471I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_7, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_7, DI0=>ps6_res_i_6, A0=>ps6_res_6, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_7, 
                Q1=>ps6_ireg_rst1_7, OFX0=>open, F0=>ps6_res_i_6, 
                Q0=>ps6_ireg_rst1_6);
    ps6_SLICE_1472I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_9, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_9, DI0=>ps6_res_i_8, A0=>ps6_res_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_9, 
                Q1=>ps6_ireg_rst1_9, OFX0=>open, F0=>ps6_res_i_8, 
                Q0=>ps6_ireg_rst1_8);
    ps6_SLICE_1473I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_11, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_11, DI0=>ps6_res_i_10, A0=>ps6_res_10, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_11, 
                Q1=>ps6_ireg_rst1_11, OFX0=>open, F0=>ps6_res_i_10, 
                Q0=>ps6_ireg_rst1_10);
    ps6_SLICE_1474I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_13, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_13, DI0=>ps6_res_i_12, A0=>ps6_res_12, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_13, 
                Q1=>ps6_ireg_rst1_13, OFX0=>open, F0=>ps6_res_i_12, 
                Q0=>ps6_ireg_rst1_12);
    ps6_SLICE_1475I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_15, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_15, DI0=>ps6_res_i_14, A0=>ps6_res_14, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_15, 
                Q1=>ps6_ireg_rst1_15, OFX0=>open, F0=>ps6_res_i_14, 
                Q0=>ps6_ireg_rst1_14);
    ps6_SLICE_1476I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_17, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_17, DI0=>ps6_res_i_16, A0=>ps6_res_16, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_17, 
                Q1=>ps6_ireg_rst1_17, OFX0=>open, F0=>ps6_res_i_16, 
                Q0=>ps6_ireg_rst1_16);
    ps6_SLICE_1477I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_19, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_19, DI0=>ps6_res_i_18, A0=>ps6_res_18, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_19, 
                Q1=>ps6_ireg_rst1_19, OFX0=>open, F0=>ps6_res_i_18, 
                Q0=>ps6_ireg_rst1_18);
    ps6_SLICE_1478I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_21, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_21, DI0=>ps6_res_i_20, A0=>ps6_res_20, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_21, 
                Q1=>ps6_ireg_rst1_21, OFX0=>open, F0=>ps6_res_i_20, 
                Q0=>ps6_ireg_rst1_20);
    ps6_SLICE_1479I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_23, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_23, DI0=>ps6_res_i_22, A0=>ps6_res_22, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_23, 
                Q1=>ps6_ireg_rst1_23, OFX0=>open, F0=>ps6_res_i_22, 
                Q0=>ps6_ireg_rst1_22);
    ps6_SLICE_1480I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_25, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_25, DI0=>ps6_res_i_24, A0=>ps6_res_24, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_25, 
                Q1=>ps6_ireg_rst1_25, OFX0=>open, F0=>ps6_res_i_24, 
                Q0=>ps6_ireg_rst1_24);
    ps6_SLICE_1481I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_27, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_27, DI0=>ps6_res_i_26, A0=>ps6_res_26, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_27, 
                Q1=>ps6_ireg_rst1_27, OFX0=>open, F0=>ps6_res_i_26, 
                Q0=>ps6_ireg_rst1_26);
    ps6_SLICE_1482I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_29, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_29, DI0=>ps6_res_i_28, A0=>ps6_res_28, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_29, 
                Q1=>ps6_ireg_rst1_29, OFX0=>open, F0=>ps6_res_i_28, 
                Q0=>ps6_ireg_rst1_28);
    ps6_SLICE_1483I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_31, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_31, DI0=>ps6_res_i_30, A0=>ps6_res_30, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_31, 
                Q1=>ps6_ireg_rst1_31, OFX0=>open, F0=>ps6_res_i_30, 
                Q0=>ps6_ireg_rst1_30);
    ps6_SLICE_1484I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_33, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_33, DI0=>ps6_res_i_32, A0=>ps6_res_32, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_33, 
                Q1=>ps6_ireg_rst1_33, OFX0=>open, F0=>ps6_res_i_32, 
                Q0=>ps6_ireg_rst1_32);
    ps6_SLICE_1485I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_35, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_35, DI0=>ps6_res_i_34, A0=>ps6_res_34, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_35, 
                Q1=>ps6_ireg_rst1_35, OFX0=>open, F0=>ps6_res_i_34, 
                Q0=>ps6_ireg_rst1_34);
    ps6_SLICE_1486I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_37, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_37, DI0=>ps6_res_i_36, A0=>ps6_res_36, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_37, 
                Q1=>ps6_ireg_rst1_37, OFX0=>open, F0=>ps6_res_i_36, 
                Q0=>ps6_ireg_rst1_36);
    ps6_SLICE_1487I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_39, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_39, DI0=>ps6_res_i_38, A0=>ps6_res_38, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_39, 
                Q1=>ps6_ireg_rst1_39, OFX0=>open, F0=>ps6_res_i_38, 
                Q0=>ps6_ireg_rst1_38);
    ps6_SLICE_1488I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_41, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_41, DI0=>ps6_res_i_40, A0=>ps6_res_40, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_41, 
                Q1=>ps6_ireg_rst1_41, OFX0=>open, F0=>ps6_res_i_40, 
                Q0=>ps6_ireg_rst1_40);
    ps6_SLICE_1489I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_43, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_43, DI0=>ps6_res_i_42, A0=>ps6_res_42, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_43, 
                Q1=>ps6_ireg_rst1_43, OFX0=>open, F0=>ps6_res_i_42, 
                Q0=>ps6_ireg_rst1_42);
    ps6_SLICE_1490I: SLOGICB
      generic map (CLKMUX=>"INV", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_res_45, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_res_i_45, DI0=>ps6_res_i_44, A0=>ps6_res_44, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>ps6_res_i_45, 
                Q1=>ps6_ireg_rst1_45, OFX0=>open, F0=>ps6_res_i_44, 
                Q0=>ps6_ireg_rst1_44);
    ps6_iretrig_SLICE_1491I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_1, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_1, DI0=>ps6_iretrig_retr_i_0, 
                A0=>ps6_retr_0, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps6_iretrig_retr_i_1, Q1=>ps6_iretrig_fin_1, OFX0=>open, 
                F0=>ps6_iretrig_retr_i_0, Q0=>ps6_iretrig_fin_0);
    ps6_iretrig_SLICE_1492I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_3, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_3, DI0=>ps6_iretrig_retr_i_2, 
                A0=>ps6_retr_2, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps6_iretrig_retr_i_3, Q1=>ps6_iretrig_fin_3, OFX0=>open, 
                F0=>ps6_iretrig_retr_i_2, Q0=>ps6_iretrig_fin_2);
    ps6_iretrig_SLICE_1493I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_5, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_5, DI0=>ps6_iretrig_retr_i_4, 
                A0=>ps6_retr_4, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps6_iretrig_retr_i_5, Q1=>ps6_iretrig_fin_5, OFX0=>open, 
                F0=>ps6_iretrig_retr_i_4, Q0=>ps6_iretrig_fin_4);
    ps6_iretrig_SLICE_1494I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_7, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_7, DI0=>ps6_iretrig_retr_i_6, 
                A0=>ps6_retr_6, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps6_iretrig_retr_i_7, Q1=>ps6_iretrig_fin_7, OFX0=>open, 
                F0=>ps6_iretrig_retr_i_6, Q0=>ps6_iretrig_fin_6);
    ps6_iretrig_SLICE_1495I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_9, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_9, DI0=>ps6_iretrig_retr_i_8, 
                A0=>ps6_retr_8, B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps6_iretrig_retr_i_9, Q1=>ps6_iretrig_fin_9, OFX0=>open, 
                F0=>ps6_iretrig_retr_i_8, Q0=>ps6_iretrig_fin_8);
    ps6_iretrig_SLICE_1496I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_11, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_11, 
                DI0=>ps6_iretrig_retr_i_10, A0=>ps6_retr_10, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_11, Q1=>ps6_iretrig_fin_11, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_10, Q0=>ps6_iretrig_fin_10);
    ps6_iretrig_SLICE_1497I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_13, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_13, 
                DI0=>ps6_iretrig_retr_i_12, A0=>ps6_retr_12, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_13, Q1=>ps6_iretrig_fin_13, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_12, Q0=>ps6_iretrig_fin_12);
    ps6_iretrig_SLICE_1498I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_15, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_15, 
                DI0=>ps6_iretrig_retr_i_14, A0=>ps6_retr_14, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_15, Q1=>ps6_iretrig_fin_15, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_14, Q0=>ps6_iretrig_fin_14);
    ps6_iretrig_SLICE_1499I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_17, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_17, 
                DI0=>ps6_iretrig_retr_i_16, A0=>ps6_retr_16, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_17, Q1=>ps6_iretrig_fin_17, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_16, Q0=>ps6_iretrig_fin_16);
    ps6_iretrig_SLICE_1500I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_19, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_19, 
                DI0=>ps6_iretrig_retr_i_18, A0=>ps6_retr_18, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_19, Q1=>ps6_iretrig_fin_19, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_18, Q0=>ps6_iretrig_fin_18);
    ps6_iretrig_SLICE_1501I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_21, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_21, 
                DI0=>ps6_iretrig_retr_i_20, A0=>ps6_retr_20, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_21, Q1=>ps6_iretrig_fin_21, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_20, Q0=>ps6_iretrig_fin_20);
    ps6_iretrig_SLICE_1502I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_23, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_23, 
                DI0=>ps6_iretrig_retr_i_22, A0=>ps6_retr_22, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_23, Q1=>ps6_iretrig_fin_23, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_22, Q0=>ps6_iretrig_fin_22);
    ps6_iretrig_SLICE_1503I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_25, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_25, 
                DI0=>ps6_iretrig_retr_i_24, A0=>ps6_retr_24, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_25, Q1=>ps6_iretrig_fin_25, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_24, Q0=>ps6_iretrig_fin_24);
    ps6_iretrig_SLICE_1504I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_27, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_27, 
                DI0=>ps6_iretrig_retr_i_26, A0=>ps6_retr_26, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_27, Q1=>ps6_iretrig_fin_27, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_26, Q0=>ps6_iretrig_fin_26);
    ps6_iretrig_SLICE_1505I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_29, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_29, 
                DI0=>ps6_iretrig_retr_i_28, A0=>ps6_retr_28, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_29, Q1=>ps6_iretrig_fin_29, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_28, Q0=>ps6_iretrig_fin_28);
    ps6_iretrig_SLICE_1506I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_31, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_31, 
                DI0=>ps6_iretrig_retr_i_30, A0=>ps6_retr_30, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_31, Q1=>ps6_iretrig_fin_31, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_30, Q0=>ps6_iretrig_fin_30);
    ps6_iretrig_SLICE_1507I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_33, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_33, 
                DI0=>ps6_iretrig_retr_i_32, A0=>ps6_retr_32, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_33, Q1=>ps6_iretrig_fin_33, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_32, Q0=>ps6_iretrig_fin_32);
    ps6_iretrig_SLICE_1508I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_35, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_35, 
                DI0=>ps6_iretrig_retr_i_34, A0=>ps6_retr_34, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_35, Q1=>ps6_iretrig_fin_35, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_34, Q0=>ps6_iretrig_fin_34);
    ps6_iretrig_SLICE_1509I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_37, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_37, 
                DI0=>ps6_iretrig_retr_i_36, A0=>ps6_retr_36, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_37, Q1=>ps6_iretrig_fin_37, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_36, Q0=>ps6_iretrig_fin_36);
    ps6_iretrig_SLICE_1510I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_39, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_39, 
                DI0=>ps6_iretrig_retr_i_38, A0=>ps6_retr_38, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_39, Q1=>ps6_iretrig_fin_39, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_38, Q0=>ps6_iretrig_fin_38);
    ps6_iretrig_SLICE_1511I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_41, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_41, 
                DI0=>ps6_iretrig_retr_i_40, A0=>ps6_retr_40, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_41, Q1=>ps6_iretrig_fin_41, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_40, Q0=>ps6_iretrig_fin_40);
    ps6_iretrig_SLICE_1512I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_43, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_43, 
                DI0=>ps6_iretrig_retr_i_42, A0=>ps6_retr_42, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_43, Q1=>ps6_iretrig_fin_43, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_42, Q0=>ps6_iretrig_fin_42);
    ps6_iretrig_SLICE_1513I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LSRONMUX=>"OFF", LUT0_INITVAL=>X"5555", 
                   LUT1_INITVAL=>X"5555", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_retr_45, B1=>'X', C1=>'X', 
                D1=>'X', DI1=>ps6_iretrig_retr_i_45, 
                DI0=>ps6_iretrig_retr_i_44, A0=>ps6_retr_44, B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>ps6_iretrig_retr_i_45, Q1=>ps6_iretrig_fin_45, 
                OFX0=>open, F0=>ps6_iretrig_retr_i_44, Q0=>ps6_iretrig_fin_44);
    ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_1514I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1, 
                B1=>ps6_retr_0, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0, 
                B0=>ps6_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_0, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_1515I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_3, 
                B1=>ps6_retr_0, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_2, 
                B0=>ps6_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_0, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_1516I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_4, 
                B0=>ps6_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_0, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_SLICE_1517I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_0, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_0_0);
    ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_1518I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_10, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_1519I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1, 
                B1=>ps6_retr_10, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_0, 
                B0=>ps6_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_10, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_1520I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_3, 
                B1=>ps6_retr_10, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_2, 
                B0=>ps6_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_10, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_SLICE_1521I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_4, 
                B0=>ps6_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_10, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_1522I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_11, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_1523I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1, 
                B1=>ps6_retr_11, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_0, 
                B0=>ps6_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_11, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_1524I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_3, 
                B1=>ps6_retr_11, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_2, 
                B0=>ps6_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_11, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_SLICE_1525I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_4, 
                B0=>ps6_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_11, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_1526I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_12, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_1527I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1, 
                B1=>ps6_retr_12, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_0, 
                B0=>ps6_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_12, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_1528I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_3, 
                B1=>ps6_retr_12, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_2, 
                B0=>ps6_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_12, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_SLICE_1529I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_4, 
                B0=>ps6_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_12, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_1530I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_13, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_1531I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1, 
                B1=>ps6_retr_13, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_0, 
                B0=>ps6_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_13, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_1532I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_3, 
                B1=>ps6_retr_13, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_2, 
                B0=>ps6_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_13, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_SLICE_1533I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_4, 
                B0=>ps6_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_13, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_1534I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_14, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_1535I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1, 
                B1=>ps6_retr_14, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_0, 
                B0=>ps6_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_14, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_1536I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_3, 
                B1=>ps6_retr_14, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_2, 
                B0=>ps6_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_14, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_SLICE_1537I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_4, 
                B0=>ps6_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_14, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_1538I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_15, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_1539I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1, 
                B1=>ps6_retr_15, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_0, 
                B0=>ps6_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_15, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_1540I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_3, 
                B1=>ps6_retr_15, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_2, 
                B0=>ps6_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_15, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_SLICE_1541I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_4, 
                B0=>ps6_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_15, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_1542I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_16, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_1543I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1, 
                B1=>ps6_retr_16, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_0, 
                B0=>ps6_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_16, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_1544I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_3, 
                B1=>ps6_retr_16, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_2, 
                B0=>ps6_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_16, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_SLICE_1545I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_4, 
                B0=>ps6_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_16, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_1546I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_17, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_1547I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1, 
                B1=>ps6_retr_17, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_0, 
                B0=>ps6_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_17, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_1548I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_3, 
                B1=>ps6_retr_17, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_2, 
                B0=>ps6_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_17, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_SLICE_1549I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_4, 
                B0=>ps6_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_17, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_SLICE_1550I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_18, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_SLICE_1551I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_1, 
                B1=>ps6_retr_18, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_0, 
                B0=>ps6_retr_18, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_18, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_SLICE_1552I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_3, 
                B1=>ps6_retr_18, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_2, 
                B0=>ps6_retr_18, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_18, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_SLICE_1553I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_4, 
                B0=>ps6_retr_18, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_18, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_SLICE_1554I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_19, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_SLICE_1555I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_1, 
                B1=>ps6_retr_19, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_0, 
                B0=>ps6_retr_19, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_19, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_SLICE_1556I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_3, 
                B1=>ps6_retr_19, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_2, 
                B0=>ps6_retr_19, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_19, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_SLICE_1557I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_4, 
                B0=>ps6_retr_19, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_19, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_1558I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_1, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_1559I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_2, 
                B1=>ps6_retr_1, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_69_3, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_68_2, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1, 
                B0=>ps6_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_1, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_69_3, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_3, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_68_2, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_2);
    ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_1560I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_4, 
                B1=>ps6_retr_1, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_71_5, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_70_4, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_3, 
                B0=>ps6_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_1, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_71_5, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_5, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_70_4, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_4);
    ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_SLICE_1561I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0, 
                B0=>ps6_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_1, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_0_1);
    ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_SLICE_1562I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_20, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_SLICE_1563I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_1, 
                B1=>ps6_retr_20, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_0, 
                B0=>ps6_retr_20, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_20, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_SLICE_1564I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_3, 
                B1=>ps6_retr_20, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_2, 
                B0=>ps6_retr_20, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_20, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_SLICE_1565I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_4, 
                B0=>ps6_retr_20, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_20, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_SLICE_1566I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_21, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_SLICE_1567I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_1, 
                B1=>ps6_retr_21, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_0, 
                B0=>ps6_retr_21, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_21, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_SLICE_1568I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_3, 
                B1=>ps6_retr_21, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_2, 
                B0=>ps6_retr_21, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_21, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_SLICE_1569I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_4, 
                B0=>ps6_retr_21, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_21, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_SLICE_1570I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_22, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_SLICE_1571I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_1, 
                B1=>ps6_retr_22, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_0, 
                B0=>ps6_retr_22, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_22, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_SLICE_1572I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_3, 
                B1=>ps6_retr_22, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_2, 
                B0=>ps6_retr_22, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_22, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_SLICE_1573I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_4, 
                B0=>ps6_retr_22, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_22, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_SLICE_1574I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_23, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_SLICE_1575I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_1, 
                B1=>ps6_retr_23, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_0, 
                B0=>ps6_retr_23, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_23, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_SLICE_1576I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_3, 
                B1=>ps6_retr_23, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_2, 
                B0=>ps6_retr_23, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_23, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_SLICE_1577I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_4, 
                B0=>ps6_retr_23, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_23, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_SLICE_1578I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_24, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_SLICE_1579I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_1, 
                B1=>ps6_retr_24, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_0, 
                B0=>ps6_retr_24, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_24, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_SLICE_1580I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_3, 
                B1=>ps6_retr_24, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_2, 
                B0=>ps6_retr_24, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_24, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_SLICE_1581I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_4, 
                B0=>ps6_retr_24, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_24, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_SLICE_1582I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_25, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_SLICE_1583I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_1, 
                B1=>ps6_retr_25, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_0, 
                B0=>ps6_retr_25, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_25, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_SLICE_1584I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_3, 
                B1=>ps6_retr_25, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_2, 
                B0=>ps6_retr_25, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_25, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_SLICE_1585I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_4, 
                B0=>ps6_retr_25, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_25, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_SLICE_1586I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_26, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_SLICE_1587I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_1, 
                B1=>ps6_retr_26, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_0, 
                B0=>ps6_retr_26, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_26, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_SLICE_1588I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_3, 
                B1=>ps6_retr_26, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_2, 
                B0=>ps6_retr_26, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_26, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_SLICE_1589I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_4, 
                B0=>ps6_retr_26, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_26, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_SLICE_1590I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_27, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_SLICE_1591I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_1, 
                B1=>ps6_retr_27, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_0, 
                B0=>ps6_retr_27, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_27, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_SLICE_1592I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_3, 
                B1=>ps6_retr_27, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_2, 
                B0=>ps6_retr_27, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_27, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_SLICE_1593I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_4, 
                B0=>ps6_retr_27, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_27, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_SLICE_1594I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_28, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_SLICE_1595I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_1, 
                B1=>ps6_retr_28, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_0, 
                B0=>ps6_retr_28, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_28, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_SLICE_1596I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_3, 
                B1=>ps6_retr_28, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_2, 
                B0=>ps6_retr_28, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_28, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_SLICE_1597I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_4, 
                B0=>ps6_retr_28, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_28, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_SLICE_1598I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_29, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_SLICE_1599I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_1, 
                B1=>ps6_retr_29, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_0, 
                B0=>ps6_retr_29, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_29, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_SLICE_1600I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_3, 
                B1=>ps6_retr_29, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_2, 
                B0=>ps6_retr_29, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_29, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_SLICE_1601I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_4, 
                B0=>ps6_retr_29, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_29, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_1602I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_2, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_1603I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0_2, 
                B1=>ps6_retr_2, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_69_3, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0, 
                B0=>ps6_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_2, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_69_3, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_3, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_1604I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_4, 
                B1=>ps6_retr_2, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_71_5, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_70_4, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_3, 
                B0=>ps6_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_2, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_71_5, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_5, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_70_4, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_4);
    ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_SLICE_1605I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_68_2, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_1, 
                B0=>ps6_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_2, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_68_2, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_0_2);
    ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_SLICE_1606I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_30, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_SLICE_1607I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_1, 
                B1=>ps6_retr_30, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_0, 
                B0=>ps6_retr_30, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_30, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_SLICE_1608I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_3, 
                B1=>ps6_retr_30, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_2, 
                B0=>ps6_retr_30, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_30, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_SLICE_1609I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_4, 
                B0=>ps6_retr_30, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_30, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_SLICE_1610I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_31, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_SLICE_1611I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_1, 
                B1=>ps6_retr_31, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_0, 
                B0=>ps6_retr_31, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_31, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_SLICE_1612I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_3, 
                B1=>ps6_retr_31, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_2, 
                B0=>ps6_retr_31, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_31, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_SLICE_1613I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_4, 
                B0=>ps6_retr_31, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_31, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_1614I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_32, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_1615I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1, 
                B1=>ps6_retr_32, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_0, 
                B0=>ps6_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_32, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_1616I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_3, 
                B1=>ps6_retr_32, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_2, 
                B0=>ps6_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_32, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_SLICE_1617I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_4, 
                B0=>ps6_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_32, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_1618I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_33, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_1619I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1, 
                B1=>ps6_retr_33, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_0, 
                B0=>ps6_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_33, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_1620I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_3, 
                B1=>ps6_retr_33, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_2, 
                B0=>ps6_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_33, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_SLICE_1621I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_4, 
                B0=>ps6_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_33, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_1622I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_34, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_1623I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1, 
                B1=>ps6_retr_34, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_0, 
                B0=>ps6_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_34, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_1624I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_3, 
                B1=>ps6_retr_34, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_2, 
                B0=>ps6_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_34, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_SLICE_1625I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_4, 
                B0=>ps6_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_34, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_1626I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_35, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_1627I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1, 
                B1=>ps6_retr_35, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_0, 
                B0=>ps6_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_35, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_1628I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_3, 
                B1=>ps6_retr_35, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_2, 
                B0=>ps6_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_35, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_SLICE_1629I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_4, 
                B0=>ps6_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_35, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_1630I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_36, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_1631I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1, 
                B1=>ps6_retr_36, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_0, 
                B0=>ps6_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_36, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_1632I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_3, 
                B1=>ps6_retr_36, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_2, 
                B0=>ps6_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_36, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_SLICE_1633I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_4, 
                B0=>ps6_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_36, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_1634I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_37, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_1635I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1, 
                B1=>ps6_retr_37, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_0, 
                B0=>ps6_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_37, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_1636I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_3, 
                B1=>ps6_retr_37, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_2, 
                B0=>ps6_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_37, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_SLICE_1637I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_4, 
                B0=>ps6_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_37, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_1638I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_38, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_1639I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1, 
                B1=>ps6_retr_38, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_0, 
                B0=>ps6_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_38, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_1640I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_3, 
                B1=>ps6_retr_38, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_2, 
                B0=>ps6_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_38, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_SLICE_1641I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_4, 
                B0=>ps6_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_38, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_1642I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_39, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_1643I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1, 
                B1=>ps6_retr_39, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_0, 
                B0=>ps6_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_39, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_1644I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_3, 
                B1=>ps6_retr_39, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_2, 
                B0=>ps6_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_39, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_SLICE_1645I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_4, 
                B0=>ps6_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_39, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_1646I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_1647I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1, 
                B1=>ps6_retr_3, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0, 
                B0=>ps6_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_1648I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_4, 
                B1=>ps6_retr_3, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_71_5, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_70_4, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0_3, 
                B0=>ps6_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_71_5, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_5, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_70_4, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_4);
    ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_SLICE_1649I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_2, 
                B0=>ps6_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_0_3);
    ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_SLICE_1650I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_40, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_SLICE_1651I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_1, 
                B1=>ps6_retr_40, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_0, 
                B0=>ps6_retr_40, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_40, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_SLICE_1652I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_3, 
                B1=>ps6_retr_40, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_2, 
                B0=>ps6_retr_40, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_40, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_SLICE_1653I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_4, 
                B0=>ps6_retr_40, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_40, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_SLICE_1654I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_41, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_SLICE_1655I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_1, 
                B1=>ps6_retr_41, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_0, 
                B0=>ps6_retr_41, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_41, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_SLICE_1656I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_3, 
                B1=>ps6_retr_41, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_2, 
                B0=>ps6_retr_41, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_41, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_SLICE_1657I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_4, 
                B0=>ps6_retr_41, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_41, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_SLICE_1658I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_42, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_SLICE_1659I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_1, 
                B1=>ps6_retr_42, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_0, 
                B0=>ps6_retr_42, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_42, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_SLICE_1660I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_3, 
                B1=>ps6_retr_42, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_2, 
                B0=>ps6_retr_42, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_42, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_SLICE_1661I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_4, 
                B0=>ps6_retr_42, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_42, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_SLICE_1662I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_43, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_SLICE_1663I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_1, 
                B1=>ps6_retr_43, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_0, 
                B0=>ps6_retr_43, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_43, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_SLICE_1664I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_3, 
                B1=>ps6_retr_43, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_2, 
                B0=>ps6_retr_43, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_43, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_SLICE_1665I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_4, 
                B0=>ps6_retr_43, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_43, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_SLICE_1666I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_44, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_SLICE_1667I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_1, 
                B1=>ps6_retr_44, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_0, 
                B0=>ps6_retr_44, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_44, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_SLICE_1668I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_3, 
                B1=>ps6_retr_44, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_2, 
                B0=>ps6_retr_44, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_44, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_SLICE_1669I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_4, 
                B0=>ps6_retr_44, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_44, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_SLICE_1670I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>Pout6_45, OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>open, Q0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_SLICE_1671I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_1, 
                B1=>ps6_retr_45, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_0, 
                B0=>ps6_retr_45, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_45, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_SLICE_1672I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_3, 
                B1=>ps6_retr_45, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_2, 
                B0=>ps6_retr_45, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_45, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_SLICE_1673I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_4, 
                B0=>ps6_retr_45, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_45, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_1674I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_4, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_1675I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1, 
                B1=>ps6_retr_4, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0, 
                B0=>ps6_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_4, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_1676I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0_4, 
                B1=>ps6_retr_4, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_71_5, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_2, 
                B0=>ps6_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_4, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_71_5, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_5, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_SLICE_1677I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_70_4, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_3, 
                B0=>ps6_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_4, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_70_4, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_0_4);
    ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_1678I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_5, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_1679I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1, 
                B1=>ps6_retr_5, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0, 
                B0=>ps6_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_5, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_1680I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_3, 
                B1=>ps6_retr_5, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_2, 
                B0=>ps6_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_5, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_SLICE_1681I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_4, 
                B0=>ps6_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_5, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0_5);
    ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_1682I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_6, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_1683I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1, 
                B1=>ps6_retr_6, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_0, 
                B0=>ps6_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_6, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_1684I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_3, 
                B1=>ps6_retr_6, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_2, 
                B0=>ps6_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_6, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_SLICE_1685I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_4, 
                B0=>ps6_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_6, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_1686I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_7, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_1687I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1, 
                B1=>ps6_retr_7, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_0, 
                B0=>ps6_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_7, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_1688I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_3, 
                B1=>ps6_retr_7, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_2, 
                B0=>ps6_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_7, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_SLICE_1689I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_4, 
                B0=>ps6_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_7, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_1690I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, 
                LSR=>ps6_ireg_C_fast_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_1691I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1, 
                B1=>ps6_retr_8, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_0, 
                B0=>ps6_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_8, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_1692I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_3, 
                B1=>ps6_retr_8, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_2, 
                B0=>ps6_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_8, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_SLICE_1693I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_4, 
                B0=>ps6_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_8, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_5);
    ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_1694I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_9, 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, F0=>open, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0);
    ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_1695I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1, 
                B1=>ps6_retr_9, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_68_2, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_67_1, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_0, 
                B0=>ps6_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_9, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_68_2, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_2, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_67_1, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_1);
    ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_1696I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG1_SD=>"VHI", REG0_SD=>"VHI", 
                   CHECK_DI1=>TRUE, CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', 
                A1=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_3, 
                B1=>ps6_retr_9, C1=>'X', D1=>'X', 
                DI1=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_70_4, 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_69_3, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_2, 
                B0=>ps6_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_9, OFX1=>open, 
                F1=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_70_4, 
                Q1=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_4, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_69_3, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_3);
    ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_SLICE_1697I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", REG0_SD=>"VHI", 
                   CHECK_DI0=>TRUE, CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_71_5, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_4, 
                B0=>ps6_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_9, OFX1=>open, F1=>open, 
                Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_71_5, 
                Q0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_5);
    ps6_SLICE_1698I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_0, 
                B1=>ps6_res_0, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_5, 
                B0=>ps6_retr_0, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_0, OFX1=>open, 
                F1=>ps6_ireg_diff_0, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_0_Dline_res_72_6, 
                Q0=>ps6_res_0);
    ps6_SLICE_1699I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_1, 
                B1=>ps6_res_1, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_5, 
                B0=>ps6_retr_1, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_1, OFX1=>open, 
                F1=>ps6_ireg_diff_1, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_1_Dline_res_72_6, 
                Q0=>ps6_res_1);
    ps6_SLICE_1700I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_2, 
                B1=>ps6_res_2, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_5, 
                B0=>ps6_retr_2, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_2, OFX1=>open, 
                F1=>ps6_ireg_diff_2, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_2_Dline_res_72_6, 
                Q0=>ps6_res_2);
    ps6_SLICE_1701I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", SRMODE=>"ASYNC", 
                   LSRONMUX=>"OFF", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_3, 
                B1=>ps6_res_3, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_5, 
                B0=>ps6_retr_3, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>'X', OFX1=>open, 
                F1=>ps6_ireg_diff_3, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_3_Dline_res_72_6, 
                Q0=>ps6_res_3);
    ps6_SLICE_1702I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_4, 
                B1=>ps6_res_4, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_5, 
                B0=>ps6_retr_4, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_4, OFX1=>open, 
                F1=>ps6_ireg_diff_4, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_4_Dline_res_72_6, 
                Q0=>ps6_res_4);
    ps6_SLICE_1703I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_5, 
                B1=>ps6_res_5, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_0_5, 
                B0=>ps6_retr_5, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_5, OFX1=>open, 
                F1=>ps6_ireg_diff_5, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_5_Dline_res_72_6, 
                Q0=>ps6_res_5);
    ps6_SLICE_1704I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_6, 
                B1=>ps6_res_6, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_5, 
                B0=>ps6_retr_6, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_6, OFX1=>open, 
                F1=>ps6_ireg_diff_6, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_6_Dline_res_72_6, 
                Q0=>ps6_res_6);
    ps6_SLICE_1705I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_7, 
                B1=>ps6_res_7, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_5, 
                B0=>ps6_retr_7, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_7, OFX1=>open, 
                F1=>ps6_ireg_diff_7, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_7_Dline_res_72_6, 
                Q0=>ps6_res_7);
    ps6_SLICE_1706I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_8, 
                B1=>ps6_res_8, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_5, 
                B0=>ps6_retr_8, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_8, OFX1=>open, 
                F1=>ps6_ireg_diff_8, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_8_Dline_res_72_6, 
                Q0=>ps6_res_8);
    ps6_SLICE_1707I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_9, 
                B1=>ps6_res_9, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_5, 
                B0=>ps6_retr_9, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_9, OFX1=>open, 
                F1=>ps6_ireg_diff_9, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_9_Dline_res_72_6, 
                Q0=>ps6_res_9);
    ps6_SLICE_1708I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_10, 
                B1=>ps6_res_10, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_5, 
                B0=>ps6_retr_10, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_10, OFX1=>open, 
                F1=>ps6_ireg_diff_10, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_10_Dline_res_72_6, 
                Q0=>ps6_res_10);
    ps6_SLICE_1709I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_11, 
                B1=>ps6_res_11, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_5, 
                B0=>ps6_retr_11, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_11, OFX1=>open, 
                F1=>ps6_ireg_diff_11, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_11_Dline_res_72_6, 
                Q0=>ps6_res_11);
    ps6_SLICE_1710I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_12, 
                B1=>ps6_res_12, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_5, 
                B0=>ps6_retr_12, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_12, OFX1=>open, 
                F1=>ps6_ireg_diff_12, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_12_Dline_res_72_6, 
                Q0=>ps6_res_12);
    ps6_SLICE_1711I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_13, 
                B1=>ps6_res_13, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_5, 
                B0=>ps6_retr_13, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_13, OFX1=>open, 
                F1=>ps6_ireg_diff_13, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_13_Dline_res_72_6, 
                Q0=>ps6_res_13);
    ps6_SLICE_1712I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_14, 
                B1=>ps6_res_14, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_5, 
                B0=>ps6_retr_14, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_14, OFX1=>open, 
                F1=>ps6_ireg_diff_14, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_14_Dline_res_72_6, 
                Q0=>ps6_res_14);
    ps6_SLICE_1713I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_15, 
                B1=>ps6_res_15, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_5, 
                B0=>ps6_retr_15, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_15, OFX1=>open, 
                F1=>ps6_ireg_diff_15, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_15_Dline_res_72_6, 
                Q0=>ps6_res_15);
    ps6_SLICE_1714I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_16, 
                B1=>ps6_res_16, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_5, 
                B0=>ps6_retr_16, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_16, OFX1=>open, 
                F1=>ps6_ireg_diff_16, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_16_Dline_res_72_6, 
                Q0=>ps6_res_16);
    ps6_SLICE_1715I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_17, 
                B1=>ps6_res_17, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_5, 
                B0=>ps6_retr_17, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_17, OFX1=>open, 
                F1=>ps6_ireg_diff_17, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_17_Dline_res_72_6, 
                Q0=>ps6_res_17);
    ps6_SLICE_1716I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_18, 
                B1=>ps6_res_18, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_5, 
                B0=>ps6_retr_18, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_18, OFX1=>open, 
                F1=>ps6_ireg_diff_18, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_18_Dline_res_72_6, 
                Q0=>ps6_res_18);
    ps6_SLICE_1717I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_19, 
                B1=>ps6_res_19, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_5, 
                B0=>ps6_retr_19, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_19, OFX1=>open, 
                F1=>ps6_ireg_diff_19, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_19_Dline_res_72_6, 
                Q0=>ps6_res_19);
    ps6_SLICE_1718I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_20, 
                B1=>ps6_res_20, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_5, 
                B0=>ps6_retr_20, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_20, OFX1=>open, 
                F1=>ps6_ireg_diff_20, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_20_Dline_res_72_6, 
                Q0=>ps6_res_20);
    ps6_SLICE_1719I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_21, 
                B1=>ps6_res_21, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_5, 
                B0=>ps6_retr_21, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_21, OFX1=>open, 
                F1=>ps6_ireg_diff_21, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_21_Dline_res_72_6, 
                Q0=>ps6_res_21);
    ps6_SLICE_1720I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_22, 
                B1=>ps6_res_22, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_5, 
                B0=>ps6_retr_22, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_22, OFX1=>open, 
                F1=>ps6_ireg_diff_22, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_22_Dline_res_72_6, 
                Q0=>ps6_res_22);
    ps6_SLICE_1721I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_23, 
                B1=>ps6_res_23, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_5, 
                B0=>ps6_retr_23, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_23, OFX1=>open, 
                F1=>ps6_ireg_diff_23, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_23_Dline_res_72_6, 
                Q0=>ps6_res_23);
    ps6_SLICE_1722I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_24, 
                B1=>ps6_res_24, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_5, 
                B0=>ps6_retr_24, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_24, OFX1=>open, 
                F1=>ps6_ireg_diff_24, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_24_Dline_res_72_6, 
                Q0=>ps6_res_24);
    ps6_SLICE_1723I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_25, 
                B1=>ps6_res_25, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_5, 
                B0=>ps6_retr_25, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_25, OFX1=>open, 
                F1=>ps6_ireg_diff_25, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_25_Dline_res_72_6, 
                Q0=>ps6_res_25);
    ps6_SLICE_1724I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_26, 
                B1=>ps6_res_26, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_5, 
                B0=>ps6_retr_26, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_26, OFX1=>open, 
                F1=>ps6_ireg_diff_26, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_26_Dline_res_72_6, 
                Q0=>ps6_res_26);
    ps6_SLICE_1725I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_27, 
                B1=>ps6_res_27, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_5, 
                B0=>ps6_retr_27, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_27, OFX1=>open, 
                F1=>ps6_ireg_diff_27, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_27_Dline_res_72_6, 
                Q0=>ps6_res_27);
    ps6_SLICE_1726I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_28, 
                B1=>ps6_res_28, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_5, 
                B0=>ps6_retr_28, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_28, OFX1=>open, 
                F1=>ps6_ireg_diff_28, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_28_Dline_res_72_6, 
                Q0=>ps6_res_28);
    ps6_SLICE_1727I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_29, 
                B1=>ps6_res_29, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_5, 
                B0=>ps6_retr_29, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_29, OFX1=>open, 
                F1=>ps6_ireg_diff_29, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_29_Dline_res_72_6, 
                Q0=>ps6_res_29);
    ps6_SLICE_1728I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_30, 
                B1=>ps6_res_30, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_5, 
                B0=>ps6_retr_30, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_30, OFX1=>open, 
                F1=>ps6_ireg_diff_30, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_30_Dline_res_72_6, 
                Q0=>ps6_res_30);
    ps6_SLICE_1729I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_31, 
                B1=>ps6_res_31, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_5, 
                B0=>ps6_retr_31, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_31, OFX1=>open, 
                F1=>ps6_ireg_diff_31, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_31_Dline_res_72_6, 
                Q0=>ps6_res_31);
    ps6_SLICE_1730I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_32, 
                B1=>ps6_res_32, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_5, 
                B0=>ps6_retr_32, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_32, OFX1=>open, 
                F1=>ps6_ireg_diff_32, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_32_Dline_res_72_6, 
                Q0=>ps6_res_32);
    ps6_SLICE_1731I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_33, 
                B1=>ps6_res_33, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_5, 
                B0=>ps6_retr_33, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_33, OFX1=>open, 
                F1=>ps6_ireg_diff_33, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_33_Dline_res_72_6, 
                Q0=>ps6_res_33);
    ps6_SLICE_1732I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_34, 
                B1=>ps6_res_34, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_5, 
                B0=>ps6_retr_34, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_34, OFX1=>open, 
                F1=>ps6_ireg_diff_34, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_34_Dline_res_72_6, 
                Q0=>ps6_res_34);
    ps6_SLICE_1733I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_35, 
                B1=>ps6_res_35, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_5, 
                B0=>ps6_retr_35, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_35, OFX1=>open, 
                F1=>ps6_ireg_diff_35, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_35_Dline_res_72_6, 
                Q0=>ps6_res_35);
    ps6_SLICE_1734I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_36, 
                B1=>ps6_res_36, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_5, 
                B0=>ps6_retr_36, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_36, OFX1=>open, 
                F1=>ps6_ireg_diff_36, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_36_Dline_res_72_6, 
                Q0=>ps6_res_36);
    ps6_SLICE_1735I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_37, 
                B1=>ps6_res_37, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_5, 
                B0=>ps6_retr_37, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_37, OFX1=>open, 
                F1=>ps6_ireg_diff_37, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_37_Dline_res_72_6, 
                Q0=>ps6_res_37);
    ps6_SLICE_1736I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_38, 
                B1=>ps6_res_38, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_5, 
                B0=>ps6_retr_38, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_38, OFX1=>open, 
                F1=>ps6_ireg_diff_38, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_38_Dline_res_72_6, 
                Q0=>ps6_res_38);
    ps6_SLICE_1737I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_39, 
                B1=>ps6_res_39, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_5, 
                B0=>ps6_retr_39, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>ps6_ireg_C_fast_39, OFX1=>open, 
                F1=>ps6_ireg_diff_39, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_39_Dline_res_72_6, 
                Q0=>ps6_res_39);
    ps6_SLICE_1738I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_40, 
                B1=>ps6_res_40, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_5, 
                B0=>ps6_retr_40, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_40, OFX1=>open, 
                F1=>ps6_ireg_diff_40, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_40_Dline_res_72_6, 
                Q0=>ps6_res_40);
    ps6_SLICE_1739I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_41, 
                B1=>ps6_res_41, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_5, 
                B0=>ps6_retr_41, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_41, OFX1=>open, 
                F1=>ps6_ireg_diff_41, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_41_Dline_res_72_6, 
                Q0=>ps6_res_41);
    ps6_SLICE_1740I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_42, 
                B1=>ps6_res_42, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_5, 
                B0=>ps6_retr_42, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_42, OFX1=>open, 
                F1=>ps6_ireg_diff_42, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_42_Dline_res_72_6, 
                Q0=>ps6_res_42);
    ps6_SLICE_1741I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_43, 
                B1=>ps6_res_43, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_5, 
                B0=>ps6_retr_43, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_43, OFX1=>open, 
                F1=>ps6_ireg_diff_43, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_43_Dline_res_72_6, 
                Q0=>ps6_res_43);
    ps6_SLICE_1742I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_44, 
                B1=>ps6_res_44, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_5, 
                B0=>ps6_retr_44, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_44, OFX1=>open, 
                F1=>ps6_ireg_diff_44, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_44_Dline_res_72_6, 
                Q0=>ps6_res_44);
    ps6_SLICE_1743I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"INV", GSR=>"DISABLED", 
                   SRMODE=>"ASYNC", LUT0_INITVAL=>X"8888", 
                   LUT1_INITVAL=>X"8888", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>ps6_ireg_rst1_45, 
                B1=>ps6_res_45, C1=>'X', D1=>'X', DI1=>'X', 
                DI0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_72_6, 
                A0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_5, 
                B0=>ps6_retr_45, C0=>'X', D0=>'X', M0=>'X', CE=>'X', 
                CLK=>CLK_PCLK_RIGHT_c, LSR=>Pout6_45, OFX1=>open, 
                F1=>ps6_ireg_diff_45, Q1=>open, OFX0=>open, 
                F0=>ps6_leadEdgeDelay_Bitwise_Delay_45_Dline_res_72_6, 
                Q0=>ps6_res_45);
    ps6_SLICE_1744I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_0, A0=>Pout6_0, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_0, 
                LSR=>ps6_iretrig_fin_0, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_0, Q0=>ps6_retr_0);
    ps6_SLICE_1745I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_1, A0=>Pout6_1, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_1, 
                LSR=>ps6_iretrig_fin_1, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_1, Q0=>ps6_retr_1);
    ps6_SLICE_1746I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_2, A0=>Pout6_2, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_2, 
                LSR=>ps6_iretrig_fin_2, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_2, Q0=>ps6_retr_2);
    ps6_SLICE_1747I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_3, A0=>Pout6_3, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_3, 
                LSR=>ps6_iretrig_fin_3, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_3, Q0=>ps6_retr_3);
    ps6_SLICE_1748I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_4, A0=>Pout6_4, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_4, 
                LSR=>ps6_iretrig_fin_4, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_4, Q0=>ps6_retr_4);
    ps6_SLICE_1749I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_5, A0=>Pout6_5, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_5, 
                LSR=>ps6_iretrig_fin_5, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_5, Q0=>ps6_retr_5);
    ps6_SLICE_1750I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_6, A0=>Pout6_6, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_6, 
                LSR=>ps6_iretrig_fin_6, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_6, Q0=>ps6_retr_6);
    ps6_SLICE_1751I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_7, A0=>Pout6_7, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_7, 
                LSR=>ps6_iretrig_fin_7, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_7, Q0=>ps6_retr_7);
    ps6_SLICE_1752I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_8, A0=>ps6_ireg_C_fast_8, 
                B0=>'X', C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_8, 
                LSR=>ps6_iretrig_fin_8, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_C_fast_i_8, Q0=>ps6_retr_8);
    ps6_SLICE_1753I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_9, A0=>Pout6_9, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_9, 
                LSR=>ps6_iretrig_fin_9, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_9, Q0=>ps6_retr_9);
    ps6_SLICE_1754I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_10, 
                A0=>ps6_ireg_C_fast_10, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_10, LSR=>ps6_iretrig_fin_10, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_10, 
                Q0=>ps6_retr_10);
    ps6_SLICE_1755I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_11, 
                A0=>ps6_ireg_C_fast_11, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_11, LSR=>ps6_iretrig_fin_11, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_11, 
                Q0=>ps6_retr_11);
    ps6_SLICE_1756I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_12, 
                A0=>ps6_ireg_C_fast_12, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_12, LSR=>ps6_iretrig_fin_12, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_12, 
                Q0=>ps6_retr_12);
    ps6_SLICE_1757I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_13, 
                A0=>ps6_ireg_C_fast_13, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_13, LSR=>ps6_iretrig_fin_13, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_13, 
                Q0=>ps6_retr_13);
    ps6_SLICE_1758I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_14, A0=>Pout6_14, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_14, 
                LSR=>ps6_iretrig_fin_14, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_14, Q0=>ps6_retr_14);
    ps6_SLICE_1759I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_15, A0=>Pout6_15, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_15, 
                LSR=>ps6_iretrig_fin_15, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_15, Q0=>ps6_retr_15);
    ps6_SLICE_1760I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_16, 
                A0=>ps6_ireg_C_fast_16, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_16, LSR=>ps6_iretrig_fin_16, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_16, 
                Q0=>ps6_retr_16);
    ps6_SLICE_1761I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_17, 
                A0=>ps6_ireg_C_fast_17, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_17, LSR=>ps6_iretrig_fin_17, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_17, 
                Q0=>ps6_retr_17);
    ps6_SLICE_1762I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_18, 
                A0=>ps6_ireg_C_fast_18, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_18, LSR=>ps6_iretrig_fin_18, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_18, 
                Q0=>ps6_retr_18);
    ps6_SLICE_1763I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_19, 
                A0=>ps6_ireg_C_fast_19, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_19, LSR=>ps6_iretrig_fin_19, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_19, 
                Q0=>ps6_retr_19);
    ps6_SLICE_1764I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_20, 
                A0=>ps6_ireg_C_fast_20, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_20, LSR=>ps6_iretrig_fin_20, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_20, 
                Q0=>ps6_retr_20);
    ps6_SLICE_1765I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_21, A0=>Pout6_21, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_21, 
                LSR=>ps6_iretrig_fin_21, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_21, Q0=>ps6_retr_21);
    ps6_SLICE_1766I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_22, 
                A0=>ps6_ireg_C_fast_22, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_22, LSR=>ps6_iretrig_fin_22, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_22, 
                Q0=>ps6_retr_22);
    ps6_SLICE_1767I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_23, 
                A0=>ps6_ireg_C_fast_23, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_23, LSR=>ps6_iretrig_fin_23, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_23, 
                Q0=>ps6_retr_23);
    ps6_SLICE_1768I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_24, A0=>Pout6_24, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_24, 
                LSR=>ps6_iretrig_fin_24, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_24, Q0=>ps6_retr_24);
    ps6_SLICE_1769I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_25, 
                A0=>ps6_ireg_C_fast_25, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_25, LSR=>ps6_iretrig_fin_25, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_25, 
                Q0=>ps6_retr_25);
    ps6_SLICE_1770I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_26, 
                A0=>ps6_ireg_C_fast_26, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_26, LSR=>ps6_iretrig_fin_26, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_26, 
                Q0=>ps6_retr_26);
    ps6_SLICE_1771I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_27, 
                A0=>ps6_ireg_C_fast_27, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_27, LSR=>ps6_iretrig_fin_27, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_27, 
                Q0=>ps6_retr_27);
    ps6_SLICE_1772I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_28, 
                A0=>ps6_ireg_C_fast_28, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_28, LSR=>ps6_iretrig_fin_28, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_28, 
                Q0=>ps6_retr_28);
    ps6_SLICE_1773I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_29, A0=>Pout6_29, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_29, 
                LSR=>ps6_iretrig_fin_29, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_29, Q0=>ps6_retr_29);
    ps6_SLICE_1774I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_30, A0=>Pout6_30, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_30, 
                LSR=>ps6_iretrig_fin_30, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_30, Q0=>ps6_retr_30);
    ps6_SLICE_1775I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_31, A0=>Pout6_31, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_31, 
                LSR=>ps6_iretrig_fin_31, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_31, Q0=>ps6_retr_31);
    ps6_SLICE_1776I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_32, A0=>Pout6_32, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_32, 
                LSR=>ps6_iretrig_fin_32, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_32, Q0=>ps6_retr_32);
    ps6_SLICE_1777I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_33, 
                A0=>ps6_ireg_C_fast_33, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_33, LSR=>ps6_iretrig_fin_33, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_33, 
                Q0=>ps6_retr_33);
    ps6_SLICE_1778I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_34, 
                A0=>ps6_ireg_C_fast_34, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_34, LSR=>ps6_iretrig_fin_34, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_34, 
                Q0=>ps6_retr_34);
    ps6_SLICE_1779I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_35, 
                A0=>ps6_ireg_C_fast_35, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_35, LSR=>ps6_iretrig_fin_35, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_35, 
                Q0=>ps6_retr_35);
    ps6_SLICE_1780I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_36, 
                A0=>ps6_ireg_C_fast_36, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_36, LSR=>ps6_iretrig_fin_36, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_36, 
                Q0=>ps6_retr_36);
    ps6_SLICE_1781I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_37, 
                A0=>ps6_ireg_C_fast_37, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_37, LSR=>ps6_iretrig_fin_37, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_37, 
                Q0=>ps6_retr_37);
    ps6_SLICE_1782I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_38, 
                A0=>ps6_ireg_C_fast_38, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_38, LSR=>ps6_iretrig_fin_38, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_38, 
                Q0=>ps6_retr_38);
    ps6_SLICE_1783I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_C_fast_i_39, 
                A0=>ps6_ireg_C_fast_39, B0=>'X', C0=>'X', D0=>'X', M0=>'X', 
                CE=>'X', CLK=>INP_c_39, LSR=>ps6_iretrig_fin_39, OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>ps6_C_fast_i_39, 
                Q0=>ps6_retr_39);
    ps6_SLICE_1784I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_40, A0=>Pout6_40, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_40, 
                LSR=>ps6_iretrig_fin_40, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_40, Q0=>ps6_retr_40);
    ps6_SLICE_1785I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_41, A0=>Pout6_41, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_41, 
                LSR=>ps6_iretrig_fin_41, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_41, Q0=>ps6_retr_41);
    ps6_SLICE_1786I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_42, A0=>Pout6_42, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_42, 
                LSR=>ps6_iretrig_fin_42, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_42, Q0=>ps6_retr_42);
    ps6_SLICE_1787I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_43, A0=>Pout6_43, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_43, 
                LSR=>ps6_iretrig_fin_43, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_43, Q0=>ps6_retr_43);
    ps6_SLICE_1788I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_44, A0=>Pout6_44, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_44, 
                LSR=>ps6_iretrig_fin_44, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_44, Q0=>ps6_retr_44);
    ps6_SLICE_1789I: SLOGICB
      generic map (CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   REG0_REGSET=>"SET", GSR=>"DISABLED", SRMODE=>"ASYNC", 
                   LUT0_INITVAL=>X"5555", REG0_SD=>"VHI", CHECK_DI0=>TRUE, 
                   CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>ps6_Pout6_i_45, A0=>Pout6_45, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_45, 
                LSR=>ps6_iretrig_fin_45, OFX1=>open, F1=>open, Q1=>open, 
                OFX0=>open, F0=>ps6_Pout6_i_45, Q0=>ps6_retr_45);
    SLICE_1790I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"EFFF", 
                   LUT1_INITVAL=>X"0001", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_33, B1=>Pout6_35, 
                C1=>Pout6_38, D1=>Pout6_39, DI1=>'X', DI0=>'X', A0=>Pout6_32, 
                B0=>Pout6_36, C0=>outOr6_out_i_a3_3, D0=>outOr6_out_i_a3_4, 
                M0=>'X', CE=>'X', CLK=>INP_c_32, LSR=>ps6_ireg_diff_32, 
                OFX1=>open, F1=>outOr6_out_i_a3_4, Q1=>open, OFX0=>open, 
                F0=>N_96_i, Q0=>Pout6_32);
    SLICE_1791I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFE", 
                   LUT1_INITVAL=>X"FFFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout2_32, B1=>Pout2_33, 
                C1=>Pout2_34, D1=>Pout2_35, DI1=>'X', DI0=>'X', A0=>Pout2_38, 
                B0=>Pout2_39, C0=>outOr2_out_3, D0=>outOr2_out_4, M0=>'X', 
                CE=>'X', CLK=>INP_c_32, LSR=>ps2_ireg_diff_32, OFX1=>open, 
                F1=>outOr2_out_4, Q1=>open, OFX0=>open, F0=>OrOut2, 
                Q0=>Pout2_32);
    SLICE_1792I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"EFFF", 
                   LUT1_INITVAL=>X"0001", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_33, B1=>Pout4_34, 
                C1=>Pout4_35, D1=>Pout4_38, DI1=>'X', DI0=>'X', A0=>Pout4_32, 
                B0=>Pout4_36, C0=>outOr4_out_i_a3_3, D0=>outOr4_out_i_a3_4, 
                M0=>'X', CE=>'X', CLK=>INP_c_32, LSR=>ps4_ireg_diff_32, 
                OFX1=>open, F1=>outOr4_out_i_a3_4, Q1=>open, OFX0=>open, 
                F0=>N_1595_i, Q0=>Pout4_32);
    SLICE_1793I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFD", 
                   LUT1_INITVAL=>X"FFFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And5C1_6, B1=>And5C1_7, 
                C1=>And5C1_8, D1=>And5C1_9, DI1=>'X', DI0=>'X', A0=>outF_out_1, 
                B0=>outF_out_9, C0=>outF_out_11, D0=>outF_out_12, M0=>'X', 
                CE=>'X', CLK=>N_28_i, LSR=>LatchAnd5C_ireg_un1_diff_4_6, 
                OFX1=>open, F1=>outF_out_9, Q1=>open, OFX0=>open, F0=>tempF, 
                Q0=>And5C1_6);
    SLICE_1794I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"0001", 
                   LUT1_INITVAL=>X"FEFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And5C1_3, B1=>And5C1_4, 
                C1=>And5C1_5, D1=>'X', DI1=>'X', DI0=>'X', A0=>And5C1_2, 
                B0=>And5C1_10, C0=>And5C1_11, D0=>outF_out_10, M0=>'X', 
                CE=>'X', CLK=>N_36_i, LSR=>LatchAnd5C_ireg_un1_diff_4_2, 
                OFX1=>open, F1=>outF_out_10, Q1=>open, OFX0=>open, 
                F0=>outF_out_1, Q0=>And5C1_2);
    SLICE_1795I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFD", 
                   LUT1_INITVAL=>X"FFFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And3C1_6, B1=>And3C1_7, 
                C1=>And3C1_8, D1=>And3C1_9, DI1=>'X', DI0=>'X', A0=>outC_out_1, 
                B0=>outC_out_9, C0=>outC_out_11, D0=>outC_out_12, M0=>'X', 
                CE=>'X', CLK=>N_64_i, LSR=>LatchAnd3C_ireg_un1_diff_3_6, 
                OFX1=>open, F1=>outC_out_9, Q1=>open, OFX0=>open, F0=>tempC, 
                Q0=>And3C1_6);
    SLICE_1796I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"0001", 
                   LUT1_INITVAL=>X"FEFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And3C1_3, B1=>And3C1_4, 
                C1=>And3C1_5, D1=>'X', DI1=>'X', DI0=>'X', A0=>And3C1_2, 
                B0=>And3C1_10, C0=>And3C1_11, D0=>outC_out_10, M0=>'X', 
                CE=>'X', CLK=>N_72_i, LSR=>LatchAnd3C_ireg_un1_diff_3_2, 
                OFX1=>open, F1=>outC_out_10, Q1=>open, OFX0=>open, 
                F0=>outC_out_1, Q0=>And3C1_2);
    SLICE_1797I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCC4", 
                   LUT1_INITVAL=>X"0001", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_8, B1=>Pout6_7, 
                C1=>Pout6_10, D1=>Pout6_9, DI1=>'X', DI0=>'X', A0=>BO3C_N_141, 
                B0=>Pout6_2, C0=>Pout6_11, D0=>Pout6_12, M0=>'X', CE=>'X', 
                CLK=>INP_c_2, LSR=>ps6_ireg_diff_2, OFX1=>open, F1=>BO3C_N_141, 
                Q1=>open, OFX0=>open, F0=>N_36_i, Q0=>Pout6_2);
    SLICE_1798I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"7070", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_18, B1=>Pout6_19, 
                C1=>Pout6_20, D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_132, 
                B0=>BO3C_N_143, C0=>Pout6_38, D0=>'X', M0=>'X', CE=>'X', 
                CLK=>INP_c_18, LSR=>ps6_ireg_diff_18, OFX1=>open, 
                F1=>BO3C_N_143, Q1=>open, OFX0=>open, F0=>N_20_i, Q0=>Pout6_18);
    BO3C_SLICE_1799I: SLOGICB
      generic map (LUT0_INITVAL=>X"FD00", LUT1_INITVAL=>X"0101")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_16, B1=>Pout6_15, 
                C1=>Pout6_14, D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_130, 
                B0=>Pout6_13, C0=>Pout6_17, D0=>Pout6_34, M0=>'X', CE=>'X', 
                CLK=>'X', LSR=>'X', OFX1=>open, F1=>BO3C_N_130, Q1=>open, 
                OFX0=>open, F0=>N_28_i, Q0=>open);
    SLICE_1800I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_31, B1=>Pout6_30, 
                C1=>Pout6_29, D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_138, 
                B0=>Pout6_28, C0=>Pout6_32, D0=>Pout6_45, M0=>'X', CE=>'X', 
                CLK=>INP_c_31, LSR=>ps6_ireg_diff_31, OFX1=>open, 
                F1=>BO3C_N_138, Q1=>open, OFX0=>open, F0=>N_6_i, Q0=>Pout6_31);
    SLICE_1801I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0001", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_23, B1=>Pout6_22, 
                C1=>Pout6_25, D1=>Pout6_24, DI1=>'X', DI0=>'X', A0=>BO3C_N_142, 
                B0=>Pout6_26, C0=>Pout6_27, D0=>Pout6_41, M0=>'X', CE=>'X', 
                CLK=>INP_c_24, LSR=>ps6_ireg_diff_24, OFX1=>open, 
                F1=>BO3C_N_142, Q1=>open, OFX0=>open, F0=>N_14_i, Q0=>Pout6_24);
    SLICE_1802I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_20, B1=>Pout6_21, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_And5C_i_a3_0_9, 
                B0=>Pout6_19, C0=>Pout6_22, D0=>Pout6_38, M0=>'X', CE=>'X', 
                CLK=>INP_c_38, LSR=>ps6_ireg_diff_38, OFX1=>open, 
                F1=>BO3C_And5C_i_a3_0_9, Q1=>open, OFX0=>open, F0=>N_56_i, 
                Q0=>Pout6_38);
    SLICE_1803I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_15, B1=>Pout6_18, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_And3C_i_a3_0_7, 
                B0=>Pout6_16, C0=>Pout6_17, D0=>Pout6_35, M0=>'X', CE=>'X', 
                CLK=>INP_c_15, LSR=>ps6_ireg_diff_15, OFX1=>open, 
                F1=>BO3C_And3C_i_a3_0_7, Q1=>open, OFX0=>open, F0=>N_62_i, 
                Q0=>Pout6_15);
    SLICE_1804I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFD", 
                   LUT1_INITVAL=>X"FFFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And5B1_6, B1=>And5B1_7, 
                C1=>And5B1_8, D1=>And5B1_9, DI1=>'X', DI0=>'X', A0=>outE_out_1, 
                B0=>outE_out_9, C0=>outE_out_11, D0=>outE_out_12, M0=>'X', 
                CE=>'X', CLK=>N_1489_i, LSR=>LatchAnd5B_ireg_un1_diff_2_6, 
                OFX1=>open, F1=>outE_out_9, Q1=>open, OFX0=>open, F0=>tempE, 
                Q0=>And5B1_6);
    SLICE_1805I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"0001", 
                   LUT1_INITVAL=>X"FEFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And5B1_3, B1=>And5B1_4, 
                C1=>And5B1_5, D1=>'X', DI1=>'X', DI0=>'X', A0=>And5B1_2, 
                B0=>And5B1_10, C0=>And5B1_11, D0=>outE_out_10, M0=>'X', 
                CE=>'X', CLK=>N_1493_i, LSR=>LatchAnd5B_ireg_un1_diff_2_2, 
                OFX1=>open, F1=>outE_out_10, Q1=>open, OFX0=>open, 
                F0=>outE_out_1, Q0=>And5B1_2);
    SLICE_1806I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFD", 
                   LUT1_INITVAL=>X"FFFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And3B1_6, B1=>And3B1_7, 
                C1=>And3B1_8, D1=>And3B1_9, DI1=>'X', DI0=>'X', A0=>outB_out_1, 
                B0=>outB_out_9, C0=>outB_out_11, D0=>outB_out_12, M0=>'X', 
                CE=>'X', CLK=>N_1507_i, LSR=>LatchAnd3B_ireg_un1_diff_1_6, 
                OFX1=>open, F1=>outB_out_9, Q1=>open, OFX0=>open, F0=>tempB, 
                Q0=>And3B1_6);
    SLICE_1807I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"0001", 
                   LUT1_INITVAL=>X"FEFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And3B1_3, B1=>And3B1_4, 
                C1=>And3B1_5, D1=>'X', DI1=>'X', DI0=>'X', A0=>And3B1_2, 
                B0=>And3B1_10, C0=>And3B1_11, D0=>outB_out_10, M0=>'X', 
                CE=>'X', CLK=>N_1511_i, LSR=>LatchAnd3B_ireg_un1_diff_1_2, 
                OFX1=>open, F1=>outB_out_10, Q1=>open, OFX0=>open, 
                F0=>outB_out_1, Q0=>And3B1_2);
    SLICE_1808I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A2AA", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_18, B1=>Pout5_19, 
                C1=>Pout5_20, D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_38, 
                B0=>BO3B_And3B_i_a2_9, C0=>Pout5_21, D0=>BO3B_And5B_i_a2_13, 
                M0=>'X', CE=>'X', CLK=>INP_c_18, LSR=>ps5_ireg_diff_18, 
                OFX1=>open, F1=>BO3B_And3B_i_a2_9, Q1=>open, OFX0=>open, 
                F0=>N_1485_i, Q0=>Pout5_18);
    SLICE_1809I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCC4", 
                   LUT1_INITVAL=>X"0001", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_15, B1=>Pout5_14, 
                C1=>Pout5_13, D1=>Pout5_12, DI1=>'X', DI0=>'X', 
                A0=>BO3B_And3B_i_a2_5, B0=>Pout5_4, C0=>Pout5_10, D0=>Pout5_11, 
                M0=>'X', CE=>'X', CLK=>INP_c_4, LSR=>ps5_ireg_diff_4, 
                OFX1=>open, F1=>BO3B_And3B_i_a2_5, Q1=>open, OFX0=>open, 
                F0=>N_1491_i, Q0=>Pout5_4);
    SLICE_1810I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCC4", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_6, B1=>Pout5_8, 
                C1=>Pout5_7, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3B_And3B_i_a2_0, B0=>Pout5_0, C0=>Pout5_5, D0=>Pout5_9, 
                M0=>'X', CE=>'X', CLK=>INP_c_0, LSR=>ps5_ireg_diff_0, 
                OFX1=>open, F1=>BO3B_And3B_i_a2_0, Q1=>open, OFX0=>open, 
                F0=>N_1495_i, Q0=>Pout5_0);
    SLICE_1811I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_21, B1=>Pout5_23, 
                C1=>Pout5_22, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3B_And3B_i_a2_11, B0=>Pout5_20, C0=>Pout5_24, 
                D0=>Pout5_39, M0=>'X', CE=>'X', CLK=>INP_c_23, 
                LSR=>ps5_ireg_diff_23, OFX1=>open, F1=>BO3B_And3B_i_a2_11, 
                Q1=>open, OFX0=>open, F0=>N_1484_i, Q0=>Pout5_23);
    SLICE_1812I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_29, B1=>Pout5_30, 
                C1=>Pout5_31, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3B_And3B_i_a2_17, B0=>Pout5_28, C0=>Pout5_32, 
                D0=>Pout5_45, M0=>'X', CE=>'X', CLK=>INP_c_30, 
                LSR=>ps5_ireg_diff_30, OFX1=>open, F1=>BO3B_And3B_i_a2_17, 
                Q1=>open, OFX0=>open, F0=>N_4_i, Q0=>Pout5_30);
    SLICE_1813I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_20, B1=>Pout5_21, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And5B_i_a3_0_9, 
                B0=>Pout5_19, C0=>Pout5_22, D0=>Pout5_38, M0=>'X', CE=>'X', 
                CLK=>INP_c_38, LSR=>ps5_ireg_diff_38, OFX1=>open, 
                F1=>BO3B_And5B_i_a3_0_9, Q1=>open, OFX0=>open, F0=>N_1503_i, 
                Q0=>Pout5_38);
    SLICE_1814I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_15, B1=>Pout5_18, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3B_And3B_i_a3_0_7, 
                B0=>Pout5_16, C0=>Pout5_17, D0=>Pout5_35, M0=>'X', CE=>'X', 
                CLK=>INP_c_15, LSR=>ps5_ireg_diff_15, OFX1=>open, 
                F1=>BO3B_And3B_i_a3_0_7, Q1=>open, OFX0=>open, F0=>N_1506_i, 
                Q0=>Pout5_15);
    SLICE_1815I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFD", 
                   LUT1_INITVAL=>X"FFFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And5A1_6, B1=>And5A1_7, 
                C1=>And5A1_8, D1=>And5A1_9, DI1=>'X', DI0=>'X', A0=>outD_out_1, 
                B0=>outD_out_9, C0=>outD_out_11, D0=>outD_out_12, M0=>'X', 
                CE=>'X', CLK=>N_1570_i, LSR=>LatchAnd5A_ireg_un1_diff_0_6, 
                OFX1=>open, F1=>outD_out_9, Q1=>open, OFX0=>open, F0=>tempD, 
                Q0=>And5A1_6);
    SLICE_1816I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"0001", 
                   LUT1_INITVAL=>X"FEFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And5A1_3, B1=>And5A1_4, 
                C1=>And5A1_5, D1=>'X', DI1=>'X', DI0=>'X', A0=>And5A1_2, 
                B0=>And5A1_10, C0=>And5A1_11, D0=>outD_out_10, M0=>'X', 
                CE=>'X', CLK=>N_1574_i, LSR=>LatchAnd5A_ireg_un1_diff_0_2, 
                OFX1=>open, F1=>outD_out_10, Q1=>open, OFX0=>open, 
                F0=>outD_out_1, Q0=>And5A1_2);
    SLICE_1817I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FFFD", 
                   LUT1_INITVAL=>X"FFFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And3A1_6, B1=>And3A1_7, 
                C1=>And3A1_8, D1=>And3A1_9, DI1=>'X', DI0=>'X', A0=>outA_out_1, 
                B0=>outA_out_9, C0=>outA_out_11, D0=>outA_out_12, M0=>'X', 
                CE=>'X', CLK=>N_1588_i, LSR=>LatchAnd3A_ireg_un1_diff_6, 
                OFX1=>open, F1=>outA_out_9, Q1=>open, OFX0=>open, F0=>tempA, 
                Q0=>And3A1_6);
    SLICE_1818I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"0001", 
                   LUT1_INITVAL=>X"FEFE", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>And3A1_3, B1=>And3A1_4, 
                C1=>And3A1_5, D1=>'X', DI1=>'X', DI0=>'X', A0=>And3A1_2, 
                B0=>And3A1_10, C0=>And3A1_11, D0=>outA_out_10, M0=>'X', 
                CE=>'X', CLK=>N_1592_i, LSR=>LatchAnd3A_ireg_un1_diff_2, 
                OFX1=>open, F1=>outA_out_10, Q1=>open, OFX0=>open, 
                F0=>outA_out_1, Q0=>And3A1_2);
    SLICE_1819I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A2AA", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_18, B1=>Pout4_19, 
                C1=>Pout4_20, D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_38, 
                B0=>BO3A_And3A_i_a2_9, C0=>Pout4_21, D0=>BO3A_And5A_i_a2_13, 
                M0=>'X', CE=>'X', CLK=>INP_c_18, LSR=>ps4_ireg_diff_18, 
                OFX1=>open, F1=>BO3A_And3A_i_a2_9, Q1=>open, OFX0=>open, 
                F0=>N_1566_i, Q0=>Pout4_18);
    SLICE_1820I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"CCC4", 
                   LUT1_INITVAL=>X"0001", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_8, B1=>Pout4_7, 
                C1=>Pout4_10, D1=>Pout4_9, DI1=>'X', DI0=>'X', 
                A0=>BO3A_And3A_i_a2_1, B0=>Pout4_2, C0=>Pout4_11, D0=>Pout4_12, 
                M0=>'X', CE=>'X', CLK=>INP_c_2, LSR=>ps4_ireg_diff_2, 
                OFX1=>open, F1=>BO3A_And3A_i_a2_1, Q1=>open, OFX0=>open, 
                F0=>N_1574_i, Q0=>Pout4_2);
    SLICE_1821I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_21, B1=>Pout4_23, 
                C1=>Pout4_22, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3A_And3A_i_a2_11, B0=>Pout4_20, C0=>Pout4_24, 
                D0=>Pout4_39, M0=>'X', CE=>'X', CLK=>INP_c_23, 
                LSR=>ps4_ireg_diff_23, OFX1=>open, F1=>BO3A_And3A_i_a2_11, 
                Q1=>open, OFX0=>open, F0=>N_1565_i, Q0=>Pout4_23);
    SLICE_1822I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_16, B1=>Pout4_15, 
                C1=>Pout4_14, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3A_And3A_i_a2_6, B0=>Pout4_13, C0=>Pout4_17, 
                D0=>Pout4_34, M0=>'X', CE=>'X', CLK=>INP_c_34, 
                LSR=>ps4_ireg_diff_34, OFX1=>open, F1=>BO3A_And3A_i_a2_6, 
                Q1=>open, OFX0=>open, F0=>N_1570_i, Q0=>Pout4_34);
    SLICE_1823I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_29, B1=>Pout4_30, 
                C1=>Pout4_31, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3A_And3A_i_a2_17, B0=>Pout4_28, C0=>Pout4_32, 
                D0=>Pout4_45, M0=>'X', CE=>'X', CLK=>INP_c_30, 
                LSR=>ps4_ireg_diff_30, OFX1=>open, F1=>BO3A_And3A_i_a2_17, 
                Q1=>open, OFX0=>open, F0=>N_1559_i, Q0=>Pout4_30);
    SLICE_1824I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_20, B1=>Pout4_21, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3A_And5A_i_a3_0_9, 
                B0=>Pout4_19, C0=>Pout4_22, D0=>Pout4_38, M0=>'X', CE=>'X', 
                CLK=>INP_c_38, LSR=>ps4_ireg_diff_38, OFX1=>open, 
                F1=>BO3A_And5A_i_a3_0_9, Q1=>open, OFX0=>open, F0=>N_1584_i, 
                Q0=>Pout4_38);
    SLICE_1825I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_15, B1=>Pout4_18, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3A_And3A_i_a3_0_7, 
                B0=>Pout4_16, C0=>Pout4_17, D0=>Pout4_35, M0=>'X', CE=>'X', 
                CLK=>INP_c_35, LSR=>ps4_ireg_diff_35, OFX1=>open, 
                F1=>BO3A_And3A_i_a3_0_7, Q1=>open, OFX0=>open, F0=>N_1587_i, 
                Q0=>Pout4_35);
    SLICE_1826I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A2AA", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_14, B1=>Pout6_15, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_33, 
                B0=>BO3C_N_139, C0=>Pout6_16, D0=>BO3C_N_128, M0=>'X', CE=>'X', 
                CLK=>INP_c_33, LSR=>ps6_ireg_diff_33, OFX1=>open, 
                F1=>BO3C_N_128, Q1=>open, OFX0=>open, F0=>N_30_i, Q0=>Pout6_33);
    SLICE_1827I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F070", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_11, B1=>Pout6_12, 
                C1=>Pout6_13, D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_128, 
                B0=>BO3C_N_139, C0=>Pout6_4, D0=>Pout6_10, M0=>'X', CE=>'X', 
                CLK=>INP_c_13, LSR=>ps6_ireg_diff_13, OFX1=>open, 
                F1=>BO3C_N_139, Q1=>open, OFX0=>open, F0=>N_32_i, Q0=>Pout6_13);
    SLICE_1828I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F700", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_26, B1=>Pout6_27, 
                C1=>Pout6_28, D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_135, 
                B0=>BO3C_N_140, C0=>Pout6_25, D0=>Pout6_43, M0=>'X', CE=>'X', 
                CLK=>INP_c_28, LSR=>ps6_ireg_diff_28, OFX1=>open, 
                F1=>BO3C_N_140, Q1=>open, OFX0=>open, F0=>N_10_i, Q0=>Pout6_28);
    SLICE_1829I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A2AA", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_22, B1=>Pout5_23, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_40, 
                B0=>BO3B_And5B_i_a2_0_14, C0=>Pout5_21, D0=>BO3B_And5B_i_a2_13, 
                M0=>'X', CE=>'X', CLK=>INP_c_22, LSR=>ps5_ireg_diff_22, 
                OFX1=>open, F1=>BO3B_And5B_i_a2_13, Q1=>open, OFX0=>open, 
                F0=>N_1483_i, Q0=>Pout5_22);
    SLICE_1830I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F070", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_9, B1=>Pout5_10, 
                C1=>Pout5_11, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3B_And5B_i_a2_2, B0=>BO3B_And5B_i_a2_3, C0=>Pout5_2, 
                D0=>Pout5_12, M0=>'X', CE=>'X', CLK=>INP_c_9, 
                LSR=>ps5_ireg_diff_9, OFX1=>open, F1=>BO3B_And5B_i_a2_3, 
                Q1=>open, OFX0=>open, F0=>N_1493_i, Q0=>Pout5_9);
    BO3B_SLICE_1831I: SLOGICB
      generic map (LUT0_INITVAL=>X"F700", LUT1_INITVAL=>X"0101")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_24, B1=>Pout5_25, 
                C1=>Pout5_26, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3B_And5B_i_a2_13, B0=>BO3B_And5B_i_a2_0_14, C0=>Pout5_27, 
                D0=>Pout5_41, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>BO3B_And5B_i_a2_0_14, Q1=>open, OFX0=>open, F0=>N_1482_i, 
                Q0=>open);
    SLICE_1832I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A2AA", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_22, B1=>Pout4_23, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_40, 
                B0=>BO3A_And5A_i_a2_0_14, C0=>Pout4_21, D0=>BO3A_And5A_i_a2_13, 
                M0=>'X', CE=>'X', CLK=>INP_c_22, LSR=>ps4_ireg_diff_22, 
                OFX1=>open, F1=>BO3A_And5A_i_a2_13, Q1=>open, OFX0=>open, 
                F0=>N_1564_i, Q0=>Pout4_22);
    SLICE_1833I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A2AA", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_14, B1=>Pout4_15, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_33, 
                B0=>BO3A_And5A_i_a2_5, C0=>Pout4_16, D0=>BO3A_And5A_i_a2_4, 
                M0=>'X', CE=>'X', CLK=>INP_c_15, LSR=>ps4_ireg_diff_15, 
                OFX1=>open, F1=>BO3A_And5A_i_a2_4, Q1=>open, OFX0=>open, 
                F0=>N_1571_i, Q0=>Pout4_15);
    SLICE_1834I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F070", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_11, B1=>Pout4_12, 
                C1=>Pout4_13, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3A_And5A_i_a2_4, B0=>BO3A_And5A_i_a2_5, C0=>Pout4_4, 
                D0=>Pout4_10, M0=>'X', CE=>'X', CLK=>INP_c_13, 
                LSR=>ps4_ireg_diff_13, OFX1=>open, F1=>BO3A_And5A_i_a2_5, 
                Q1=>open, OFX0=>open, F0=>N_1572_i, Q0=>Pout4_13);
    BO3A_SLICE_1835I: SLOGICB
      generic map (LUT0_INITVAL=>X"F700", LUT1_INITVAL=>X"0101")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_24, B1=>Pout4_25, 
                C1=>Pout4_26, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3A_And5A_i_a2_13, B0=>BO3A_And5A_i_a2_0_14, C0=>Pout4_27, 
                D0=>Pout4_41, M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>BO3A_And5A_i_a2_0_14, Q1=>open, OFX0=>open, F0=>N_1563_i, 
                Q0=>open);
    SLICE_1836I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A8AA", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_24, B1=>Pout6_25, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_40, 
                B0=>Pout6_23, C0=>Pout6_22, D0=>BO3C_N_134, M0=>'X', CE=>'X', 
                CLK=>INP_c_23, LSR=>ps6_ireg_diff_23, OFX1=>open, 
                F1=>BO3C_N_134, Q1=>open, OFX0=>open, F0=>N_52_i, Q0=>Pout6_23);
    SLICE_1837I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A8AA", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_9, B1=>Pout6_10, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_1, B0=>Pout6_8, 
                C0=>Pout6_7, D0=>BO3C_N_133, M0=>'X', CE=>'X', CLK=>INP_c_7, 
                LSR=>ps6_ireg_diff_7, OFX1=>open, F1=>BO3C_N_133, Q1=>open, 
                OFX0=>open, F0=>N_74_i, Q0=>Pout6_7);
    SLICE_1838I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A2AA", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_29, B1=>Pout6_30, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout6_44, 
                B0=>BO3C_N_140, C0=>Pout6_31, D0=>BO3C_N_135, M0=>'X', CE=>'X', 
                CLK=>INP_c_30, LSR=>ps6_ireg_diff_30, OFX1=>open, 
                F1=>BO3C_N_135, Q1=>open, OFX0=>open, F0=>N_8_i, Q0=>Pout6_30);
    SLICE_1839I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_17, B1=>Pout6_18, 
                C1=>Pout6_19, D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_131, 
                B0=>Pout6_16, C0=>Pout6_20, D0=>Pout6_36, M0=>'X', CE=>'X', 
                CLK=>INP_c_19, LSR=>ps6_ireg_diff_19, OFX1=>open, 
                F1=>BO3C_N_131, Q1=>open, OFX0=>open, F0=>N_24_i, Q0=>Pout6_19);
    BO3B_SLICE_1840I: SLOGICB
      generic map (LUT0_INITVAL=>X"A8AA", LUT1_INITVAL=>X"1111")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_12, B1=>Pout5_13, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_33, 
                B0=>Pout5_15, C0=>Pout5_14, D0=>BO3B_And5B_i_a2_5, M0=>'X', 
                CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, F1=>BO3B_And5B_i_a2_5, 
                Q1=>open, OFX0=>open, F0=>N_1508_i, Q0=>open);
    SLICE_1841I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A2AA", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_7, B1=>Pout5_8, C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_1, 
                B0=>BO3B_And5B_i_a2_3, C0=>Pout5_6, D0=>BO3B_And5B_i_a2_2, 
                M0=>'X', CE=>'X', CLK=>INP_c_7, LSR=>ps5_ireg_diff_7, 
                OFX1=>open, F1=>BO3B_And5B_i_a2_2, Q1=>open, OFX0=>open, 
                F0=>N_1494_i, Q0=>Pout5_7);
    SLICE_1842I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A8AA", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_9, B1=>Pout4_10, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_1, B0=>Pout4_8, 
                C0=>Pout4_7, D0=>BO3A_And5A_i_a2_3, M0=>'X', CE=>'X', 
                CLK=>INP_c_7, LSR=>ps4_ireg_diff_7, OFX1=>open, 
                F1=>BO3A_And5A_i_a2_3, Q1=>open, OFX0=>open, F0=>N_1593_i, 
                Q0=>Pout4_7);
    SLICE_1843I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_17, B1=>Pout4_18, 
                C1=>Pout4_19, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3A_And3A_i_a2_8, B0=>Pout4_16, C0=>Pout4_20, 
                D0=>Pout4_36, M0=>'X', CE=>'X', CLK=>INP_c_19, 
                LSR=>ps4_ireg_diff_19, OFX1=>open, F1=>BO3A_And3A_i_a2_8, 
                Q1=>open, OFX0=>open, F0=>N_1568_i, Q0=>Pout4_19);
    SLICE_1844I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A8AA", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_27, B1=>Pout5_28, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_44, 
                B0=>Pout5_30, C0=>Pout5_29, D0=>BO3B_And5B_i_a2_14, M0=>'X', 
                CE=>'X', CLK=>INP_c_28, LSR=>ps5_ireg_diff_28, OFX1=>open, 
                F1=>BO3B_And5B_i_a2_14, Q1=>open, OFX0=>open, F0=>N_1497_i, 
                Q0=>Pout5_28);
    SLICE_1845I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"AAA2", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_17, B1=>Pout5_18, 
                C1=>Pout5_19, D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout5_37, 
                B0=>BO3B_And3B_i_a2_8, C0=>Pout5_21, D0=>Pout5_20, M0=>'X', 
                CE=>'X', CLK=>INP_c_19, LSR=>ps5_ireg_diff_19, OFX1=>open, 
                F1=>BO3B_And3B_i_a2_8, Q1=>open, OFX0=>open, F0=>N_1486_i, 
                Q0=>Pout5_19);
    SLICE_1846I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0001", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_30, B1=>Pout5_29, 
                C1=>Pout5_28, D1=>Pout5_27, DI1=>'X', DI0=>'X', 
                A0=>BO3B_And3B_i_a2_16, B0=>Pout5_26, C0=>Pout5_31, 
                D0=>Pout5_44, M0=>'X', CE=>'X', CLK=>INP_c_31, 
                LSR=>ps5_ireg_diff_31, OFX1=>open, F1=>BO3B_And3B_i_a2_16, 
                Q1=>open, OFX0=>open, F0=>N_1479_i, Q0=>Pout5_31);
    SLICE_1847I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"A8AA", 
                   LUT1_INITVAL=>X"1111", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_27, B1=>Pout4_28, 
                C1=>'X', D1=>'X', DI1=>'X', DI0=>'X', A0=>Pout4_44, 
                B0=>Pout4_30, C0=>Pout4_29, D0=>BO3A_And5A_i_a2_14, M0=>'X', 
                CE=>'X', CLK=>INP_c_28, LSR=>ps4_ireg_diff_28, OFX1=>open, 
                F1=>BO3A_And5A_i_a2_14, Q1=>open, OFX0=>open, F0=>N_1578_i, 
                Q0=>Pout4_28);
    SLICE_1848I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0001", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_30, B1=>Pout4_29, 
                C1=>Pout4_28, D1=>Pout4_27, DI1=>'X', DI0=>'X', 
                A0=>BO3A_And3A_i_a2_16, B0=>Pout4_26, C0=>Pout4_31, 
                D0=>Pout4_44, M0=>'X', CE=>'X', CLK=>INP_c_31, 
                LSR=>ps4_ireg_diff_31, OFX1=>open, F1=>BO3A_And3A_i_a2_16, 
                Q1=>open, OFX0=>open, F0=>N_1560_i, Q0=>Pout4_31);
    SLICE_1849I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F070", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_6, B1=>Pout6_7, 
                C1=>Pout6_8, D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_133, 
                B0=>BO3C_N_137, C0=>Pout6_1, D0=>Pout6_11, M0=>'X', CE=>'X', 
                CLK=>INP_c_1, LSR=>ps6_ireg_diff_1, OFX1=>open, F1=>BO3C_N_137, 
                Q1=>open, OFX0=>open, F0=>N_38_i, Q0=>Pout6_1);
    SLICE_1850I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"FD00", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout6_21, B1=>Pout6_22, 
                C1=>Pout6_23, D1=>'X', DI1=>'X', DI0=>'X', A0=>BO3C_N_132, 
                B0=>Pout6_20, C0=>Pout6_24, D0=>Pout6_39, M0=>'X', CE=>'X', 
                CLK=>INP_c_22, LSR=>ps6_ireg_diff_22, OFX1=>open, 
                F1=>BO3C_N_132, Q1=>open, OFX0=>open, F0=>N_18_i, Q0=>Pout6_22);
    SLICE_1851I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"7070", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout5_14, B1=>Pout5_15, 
                C1=>Pout5_16, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3B_And3B_i_a2_6, B0=>BO3B_And3B_i_a2_8, C0=>Pout5_35, 
                D0=>'X', M0=>'X', CE=>'X', CLK=>INP_c_35, 
                LSR=>ps5_ireg_diff_35, OFX1=>open, F1=>BO3B_And3B_i_a2_6, 
                Q1=>open, OFX0=>open, F0=>N_1488_i, Q0=>Pout5_35);
    SLICE_1852I: SLOGICB
      generic map (M0MUX=>"VHI", CLKMUX=>"SIG", CEMUX=>"VHI", LSRMUX=>"SIG", 
                   GSR=>"DISABLED", SRMODE=>"ASYNC", LUT0_INITVAL=>X"F070", 
                   LUT1_INITVAL=>X"0101", CHECK_LSR=>TRUE)
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>Pout4_6, B1=>Pout4_7, 
                C1=>Pout4_8, D1=>'X', DI1=>'X', DI0=>'X', 
                A0=>BO3A_And5A_i_a2_3, B0=>BO3A_And3A_i_a2_0, C0=>Pout4_1, 
                D0=>Pout4_11, M0=>'X', CE=>'X', CLK=>INP_c_1, 
                LSR=>ps4_ireg_diff_1, OFX1=>open, F1=>BO3A_And3A_i_a2_0, 
                Q1=>open, OFX0=>open, F0=>N_1575_i, Q0=>Pout4_1);
    Blink_SLICE_1853I: SLOGICB
      generic map (LUT0_INITVAL=>X"5555")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Blink_count_29, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>Blink_count_i_29, Q0=>open);
    Blink_SLICE_1854I: SLOGICB
      generic map (LUT0_INITVAL=>X"5555")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Blink_count_31, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>Blink_count_i_31, Q0=>open);
    Blink_SLICE_1855I: SLOGICB
      generic map (LUT0_INITVAL=>X"5555")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>Blink_count_30, B0=>'X', 
                C0=>'X', D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', 
                OFX1=>open, F1=>open, Q1=>open, OFX0=>open, 
                F0=>Blink_count_i_30, Q0=>open);
    Blink_SLICE_1856I: SLOGICB
      generic map (LUT0_INITVAL=>X"FFFF")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>Blink_VCC, Q0=>open);
    SLICE_1857I: SLOGICB
      generic map (LUT0_INITVAL=>X"0000")
      port map (M1=>'X', FXA=>'X', FXB=>'X', A1=>'X', B1=>'X', C1=>'X', 
                D1=>'X', DI1=>'X', DI0=>'X', A0=>'X', B0=>'X', C0=>'X', 
                D0=>'X', M0=>'X', CE=>'X', CLK=>'X', LSR=>'X', OFX1=>open, 
                F1=>open, Q1=>open, OFX0=>open, F0=>GND, Q0=>open);
    OutpA_0_I: OutpA_0_B
      port map (IOLDO=>OutpA_c_0, OutpA0=>OutpA(0));
    OutpA_0_MGIOLI: OutpA_0_MGIOL
      port map (IOLDO=>OutpA_c_0, CLK=>CLK_PCLK_RIGHT_c, OPOSA=>tempA);
    CLK_PCLK_RIGHTI: CLK_PCLK_RIGHTB
      port map (PADDI=>CLK_PCLK_RIGHT_c, CLKPCLKRIGHT=>CLK_PCLK_RIGHT);
    LED_YELLOWI: LED_YELLOWB
      port map (IOLDO=>LED_YELLOW_c, LEDYELLOW=>LED_YELLOW);
    LED_YELLOW_MGIOLI: LED_YELLOW_MGIOL
      port map (IOLDO=>LED_YELLOW_c, CLK=>CLK_PCLK_RIGHT_c, 
                OPOSA=>Blink_count_i_29);
    LED_REDI: LED_REDB
      port map (IOLDO=>LED_RED_c, LEDRED=>LED_RED);
    LED_RED_MGIOLI: LED_RED_MGIOL
      port map (IOLDO=>LED_RED_c, CLK=>CLK_PCLK_RIGHT_c, 
                OPOSA=>Blink_count_i_31);
    LED_ORANGEI: LED_ORANGEB
      port map (IOLDO=>LED_ORANGE_c, LEDORANGE=>LED_ORANGE);
    LED_ORANGE_MGIOLI: LED_ORANGE_MGIOL
      port map (IOLDO=>LED_ORANGE_c, CLK=>CLK_PCLK_RIGHT_c, 
                OPOSA=>Blink_count_i_30);
    LED_GREENI: LED_GREENB
      port map (PADDO=>GND, LEDGREEN=>LED_GREEN);
    OutpC_2_I: OutpC_2_B
      port map (IOLDO=>OutpC_c_2, OutpC2=>OutpC(2));
    OutpC_2_MGIOLI: OutpC_2_MGIOL
      port map (IOLDO=>OutpC_c_2, CLK=>CLK_PCLK_RIGHT_c, OPOSA=>N_96_i);
    OutpC_1_I: OutpC_1_B
      port map (IOLDO=>OutpC_c_1, OutpC1=>OutpC(1));
    OutpC_1_MGIOLI: OutpC_1_MGIOL
      port map (IOLDO=>OutpC_c_1, CLK=>CLK_PCLK_RIGHT_c, OPOSA=>N_1595_i);
    OutpC_0_I: OutpC_0_B
      port map (IOLDO=>OutpC_c_0, OutpC0=>OutpC(0));
    OutpC_0_MGIOLI: OutpC_0_MGIOL
      port map (IOLDO=>OutpC_c_0, CLK=>CLK_PCLK_RIGHT_c, OPOSA=>OrOut2);
    OutpB_2_I: OutpB_2_B
      port map (IOLDO=>OutpB_c_2, OutpB2=>OutpB(2));
    OutpB_2_MGIOLI: OutpB_2_MGIOL
      port map (IOLDO=>OutpB_c_2, CLK=>CLK_PCLK_RIGHT_c, OPOSA=>tempF);
    OutpB_1_I: OutpB_1_B
      port map (IOLDO=>OutpB_c_1, OutpB1=>OutpB(1));
    OutpB_1_MGIOLI: OutpB_1_MGIOL
      port map (IOLDO=>OutpB_c_1, CLK=>CLK_PCLK_RIGHT_c, OPOSA=>tempE);
    OutpB_0_I: OutpB_0_B
      port map (IOLDO=>OutpB_c_0, OutpB0=>OutpB(0));
    OutpB_0_MGIOLI: OutpB_0_MGIOL
      port map (IOLDO=>OutpB_c_0, CLK=>CLK_PCLK_RIGHT_c, OPOSA=>tempD);
    OutpA_2_I: OutpA_2_B
      port map (IOLDO=>OutpA_c_2, OutpA2=>OutpA(2));
    OutpA_2_MGIOLI: OutpA_2_MGIOL
      port map (IOLDO=>OutpA_c_2, CLK=>CLK_PCLK_RIGHT_c, OPOSA=>tempC);
    OutpA_1_I: OutpA_1_B
      port map (IOLDO=>OutpA_c_1, OutpA1=>OutpA(1));
    OutpA_1_MGIOLI: OutpA_1_MGIOL
      port map (IOLDO=>OutpA_c_1, CLK=>CLK_PCLK_RIGHT_c, OPOSA=>tempB);
    INP_45_I: INP_45_B
      port map (PADDI=>INP_c_45, INP45=>INP(45));
    INP_44_I: INP_44_B
      port map (PADDI=>INP_c_44, INP44=>INP(44));
    INP_43_I: INP_43_B
      port map (PADDI=>INP_c_43, INP43=>INP(43));
    INP_42_I: INP_42_B
      port map (PADDI=>INP_c_42, INP42=>INP(42));
    INP_41_I: INP_41_B
      port map (PADDI=>INP_c_41, INP41=>INP(41));
    INP_40_I: INP_40_B
      port map (PADDI=>INP_c_40, INP40=>INP(40));
    INP_39_I: INP_39_B
      port map (PADDI=>INP_c_39, INP39=>INP(39));
    INP_38_I: INP_38_B
      port map (PADDI=>INP_c_38, INP38=>INP(38));
    INP_37_I: INP_37_B
      port map (PADDI=>INP_c_37, INP37=>INP(37));
    INP_36_I: INP_36_B
      port map (PADDI=>INP_c_36, INP36=>INP(36));
    INP_35_I: INP_35_B
      port map (PADDI=>INP_c_35, INP35=>INP(35));
    INP_34_I: INP_34_B
      port map (PADDI=>INP_c_34, INP34=>INP(34));
    INP_33_I: INP_33_B
      port map (PADDI=>INP_c_33, INP33=>INP(33));
    INP_32_I: INP_32_B
      port map (PADDI=>INP_c_32, INP32=>INP(32));
    INP_31_I: INP_31_B
      port map (PADDI=>INP_c_31, INP31=>INP(31));
    INP_30_I: INP_30_B
      port map (PADDI=>INP_c_30, INP30=>INP(30));
    INP_29_I: INP_29_B
      port map (PADDI=>INP_c_29, INP29=>INP(29));
    INP_28_I: INP_28_B
      port map (PADDI=>INP_c_28, INP28=>INP(28));
    INP_27_I: INP_27_B
      port map (PADDI=>INP_c_27, INP27=>INP(27));
    INP_26_I: INP_26_B
      port map (PADDI=>INP_c_26, INP26=>INP(26));
    INP_25_I: INP_25_B
      port map (PADDI=>INP_c_25, INP25=>INP(25));
    INP_24_I: INP_24_B
      port map (PADDI=>INP_c_24, INP24=>INP(24));
    INP_23_I: INP_23_B
      port map (PADDI=>INP_c_23, INP23=>INP(23));
    INP_22_I: INP_22_B
      port map (PADDI=>INP_c_22, INP22=>INP(22));
    INP_21_I: INP_21_B
      port map (PADDI=>INP_c_21, INP21=>INP(21));
    INP_20_I: INP_20_B
      port map (PADDI=>INP_c_20, INP20=>INP(20));
    INP_19_I: INP_19_B
      port map (PADDI=>INP_c_19, INP19=>INP(19));
    INP_18_I: INP_18_B
      port map (PADDI=>INP_c_18, INP18=>INP(18));
    INP_17_I: INP_17_B
      port map (PADDI=>INP_c_17, INP17=>INP(17));
    INP_16_I: INP_16_B
      port map (PADDI=>INP_c_16, INP16=>INP(16));
    INP_15_I: INP_15_B
      port map (PADDI=>INP_c_15, INP15=>INP(15));
    INP_14_I: INP_14_B
      port map (PADDI=>INP_c_14, INP14=>INP(14));
    INP_13_I: INP_13_B
      port map (PADDI=>INP_c_13, INP13=>INP(13));
    INP_12_I: INP_12_B
      port map (PADDI=>INP_c_12, INP12=>INP(12));
    INP_11_I: INP_11_B
      port map (PADDI=>INP_c_11, INP11=>INP(11));
    INP_10_I: INP_10_B
      port map (PADDI=>INP_c_10, INP10=>INP(10));
    INP_9_I: INP_9_B
      port map (PADDI=>INP_c_9, INP9=>INP(9));
    INP_8_I: INP_8_B
      port map (PADDI=>INP_c_8, INP8=>INP(8));
    INP_7_I: INP_7_B
      port map (PADDI=>INP_c_7, INP7=>INP(7));
    INP_6_I: INP_6_B
      port map (PADDI=>INP_c_6, INP6=>INP(6));
    INP_5_I: INP_5_B
      port map (PADDI=>INP_c_5, INP5=>INP(5));
    INP_4_I: INP_4_B
      port map (PADDI=>INP_c_4, INP4=>INP(4));
    INP_3_I: INP_3_B
      port map (PADDI=>INP_c_3, INP3=>INP(3));
    INP_2_I: INP_2_B
      port map (PADDI=>INP_c_2, INP2=>INP(2));
    INP_1_I: INP_1_B
      port map (PADDI=>INP_c_1, INP1=>INP(1));
    INP_0_I: INP_0_B
      port map (PADDI=>INP_c_0, INP0=>INP(0));
    GSR_INST: GSR_INSTB
      port map (GSRNET=>Pout6_3);
    VHI_INST: VHI
      port map (Z=>VCCI);
    PUR_INST: PUR
      port map (PUR=>VCCI);
  end Structure;



  library IEEE, vital2000, ECP3;
  configuration Structure_CON of ScatterTrig is
    for Structure
    end for;
  end Structure_CON;


