<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>OFDM_Framer</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXIS_DATA</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_data_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_data_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_data_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_data_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_data_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXIS_DATA.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_DATA</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_data_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_data_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_data_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_data_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_data_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS_DATA.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_CONFIG</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_config_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_config_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_config_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_config_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_config_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXIS_CONFIG.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_DATA_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_data_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_DATA_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_DATA_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_data_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_DATA_CLK.ASSOCIATED_BUSIF">S_AXIS_DATA</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_DATA_CLK.ASSOCIATED_RESET">s_axis_data_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_DATA_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_data_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_DATA_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_DATA_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_data_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_DATA_CLK.ASSOCIATED_BUSIF">M_AXIS_DATA</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_DATA_CLK.ASSOCIATED_RESET">m_axis_data_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_CONFIG_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_config_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_CONFIG_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXIS_CONFIG_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_config_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_CONFIG_CLK.ASSOCIATED_BUSIF">S_AXIS_CONFIG</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_CONFIG_CLK.ASSOCIATED_RESET">s_axis_config_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>OFDM_Framer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5dcea09b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>OFDM_Framer_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5dcea09b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d5dcdc8d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s_axis_data_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_data_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_data_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_data_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_DATA_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_data_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_DATA_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_data_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_data_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_data_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_data_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_data_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_data_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_DATA_TDATA_WIDTH&apos;)) - 1)">39</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_data_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_DATA_TDATA_WIDTH&apos;)) / 8) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_data_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_data_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_config_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_config_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_config_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_config_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_CONFIG_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_config_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXIS_CONFIG_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_config_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_config_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXIS_DATA_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXIS DATA TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_DATA_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_DATA_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M AXIS DATA TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_DATA_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">40</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_DATA_START_COUNT</spirit:name>
        <spirit:displayName>C M AXIS DATA START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_DATA_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXIS_CONFIG_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXIS CONFIG TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXIS_CONFIG_TDATA_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_d6a7b2e7</spirit:name>
      <spirit:enumeration>40</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/data_module.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sync_word_module.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/OFDM_Framer_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_30f0ece5</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/data_module.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sync_word_module.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/OFDM_Framer_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/OFDM_Framer_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d5dcdc8d</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>OFDM Framer Core</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_DATA_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXIS DATA TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_DATA_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXIS_DATA_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_DATA_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M AXIS DATA TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_DATA_TDATA_WIDTH" spirit:choiceRef="choice_list_d6a7b2e7" spirit:order="4">40</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_AXIS_DATA_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_DATA_START_COUNT</spirit:name>
      <spirit:displayName>C M AXIS DATA START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_DATA_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXIS_CONFIG_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXIS CONFIG TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXIS_CONFIG_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXIS_CONFIG_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">OFDM_Framer_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>OFDM_Framer_v1.0</xilinx:displayName>
      <xilinx:coreRevision>8</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-20T11:25:22Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@248a9700_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b4b034_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54eed725_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1790bf02_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45f9b179_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2601969a_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45823a97_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6220e6b9_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4aa0108e_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c7c51aa_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@636f19e6_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77b79337_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@769a43a4_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50e8eb0f_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a02c7ff_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44c1071f_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d4e6c83_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61b70a8f_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45e56e9c_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26d0fede_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cdb1735_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b12da8_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27bea61e_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cf1fd48_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63a912da_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fb18ebb_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9a6d6d0_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62c0cc19_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c05e02_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c5770cf_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17aa20dc_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1120db6d_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41e3a95e_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b7b429f_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bd47211_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@666ab3ac_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20da2229_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29cb71b0_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4aa0af10_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@200b0e2f_ARCHIVE_LOCATION">/home/george/xilinx_projects/ip-cores/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6add5d49_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22eb6ba8_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b91d976_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c3b4c31_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65e4f58c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30ea4669_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a72c00b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67c7e19b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e95d108_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b8f658d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78d1d652_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17f2104b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@782e1b3_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c9b972b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9084a2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cd20092_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67db5ebc_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@389b5369_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15c41df0_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22b49008_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@232aa8d2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@161f091d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23271_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56dc8547_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@618d7cd6_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70ee47d5_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6298cdd0_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3468263c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e0a5a76_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ae86777_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72fb1071_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c7bbcb1_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fc8ec8e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b9eb901_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ed69250_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f55471c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c2e9aeb_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2935a3c6_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66f35a2a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28f78cf7_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a9a756d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4151bb87_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b9c947a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a908552_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4784db44_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@496404a8_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2581a537_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3612b92_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d06c4f4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30101c84_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d43b56d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61a55d7a_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b9ce643_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f7c9efa_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52790826_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ed4c3ff_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@295e3a69_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bc2e63c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e04abb_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f903e1c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39ef2cc2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1354475c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d755e9b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52340182_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69706f63_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e5cf7c2_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17e5582c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@528d222b_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c2bb212_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1289e8c1_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@340ef7b9_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@477b36e4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@742de749_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ec94c68_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ac556eb_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31b12375_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c0fcfd7_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ffcdb1e_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@319da5d3_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35b3ea01_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18ebdf53_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@805829c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b7f5bd3_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cb4b7e5_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60515f71_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7363936d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eeb5b9c_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fd732c8_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2acffc7d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bf90760_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@114be2c4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@526703ea_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73fa570f_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2042bfad_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@594a12b4_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24d44849_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45ac89e9_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@170382ef_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2034687d_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a013576_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@374a4e30_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5614dcfc_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1501be66_ARCHIVE_LOCATION">/mnt/hdd/projects/ip_repo/OFDM_Framer_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="53735d24"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="50848bfd"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6c06c661"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="b9ec3a94"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c818c639"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
