// Seed: 2414556152
module module_0 ();
  wire id_1;
  module_2 modCall_1 (id_1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6 = id_6;
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
endmodule
macromodule module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    @(*) id_4 <= id_6;
  end
  assign id_7  = -1;
  assign id_11 = id_1;
  wire id_12;
  module_2 modCall_1 (id_8);
  wire id_13, id_14, id_15, id_16;
  wire id_17;
endmodule
