{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1571271728598 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BB_SYSTEM EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"BB_SYSTEM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1571271728622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571271728680 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1571271728680 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1571271728892 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1571271728900 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571271729313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571271729313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1571271729313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1571271729313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571271729319 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571271729319 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571271729319 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571271729319 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1571271729319 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1571271729319 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1571271729323 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 34 " "No exact pin location assignment(s) for 26 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1571271729748 ""}
{ "Info" "ISTA_SDC_FOUND" "BB_SYSTEM.SDC " "Reading SDC File: 'BB_SYSTEM.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1571271730087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BB_SYSTEM.sdc 9 CLOCK_50 port " "Ignored filter at BB_SYSTEM.sdc(9): CLOCK_50 could not be matched with a port" {  } { { "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" "" { Text "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1571271730096 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock BB_SYSTEM.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at BB_SYSTEM.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK_50\] " "create_clock -period 20 \[get_ports CLOCK_50\]" {  } { { "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" "" { Text "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1571271730097 ""}  } { { "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" "" { Text "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1571271730097 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1571271730097 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1571271730098 ""}
{ "Warning" "WSTA_SCC_LOOP" "192 " "Found combinational loop of 192 nodes" { { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~5\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~10\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~10\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[1\]~13\|datac " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[1\]~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[1\]~13\|combout " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[1\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~3\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~3\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~7\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~7\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~10\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~2\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~2\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~3\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~5\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~5\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~6\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~6\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~7\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~9\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~9\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~10\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~8\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~8\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~9\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~2\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~2\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~3\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~3\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~4\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~4\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~7\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~7\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~10\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~10\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[4\]~15\|datac " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[4\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[4\]~15\|combout " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[4\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~2\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~2\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~9\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~9\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[0\]~11\|datab " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[0\]~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[0\]~11\|combout " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[0\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~2\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~6\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~5\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~8\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~3\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~2\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~5\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~5\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~6\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~6\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~7\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~9\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~9\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~10\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~8\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~8\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~9\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~1\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~1\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~2\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~2\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~9\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~9\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[2\]~12\|datab " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[2\]~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[2\]~12\|combout " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[2\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~2\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~2\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~2\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~9\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~4\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~4\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~7\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~4\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~4\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~7\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~4\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~5\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~5\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~8\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~8\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~9\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~7\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~7\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~10\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~10\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[3\]~14\|datac " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[3\]~14\|combout " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~2\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~2\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~4\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~3\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~3\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~4\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~7\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~4\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~8\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~5\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~4\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~4\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~7\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~8\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~8\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~9\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~5\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~5\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~8\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~5\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux5~2\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux5~2\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~10\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux16~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~10\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~9\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~10\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~9\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~4\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~5\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~3\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~5\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux5~2\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~0\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~0\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~1\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~4\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~4\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~5\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~3\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~3\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~4\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~6\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~6\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~7\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~7\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~8\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~2\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~2\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~3\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~3\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~7\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~6\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~6\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~7\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~5\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~5\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~6\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~8\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~8\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~9\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~9\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~10\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~1\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~1\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~2\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~0\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~0\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~1\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~4\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~4\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~5\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~3\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~3\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~4\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~6\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~6\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~7\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~7\|combout " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~8\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~3\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux26~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~9\|datad " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[1\]~13\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[1\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[4\]~15\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[4\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[3\]~14\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_EXTERNO_AMUX\|CC_MUXX_EXTERNO_data_OutBus\[3\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~6\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~5\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~8\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~0\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~3\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~7\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~6\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux15~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux5~2\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux5~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~3\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~2\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~5\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~9\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~8\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~0\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~3\|datac " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~7\|datab " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~6\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux17~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~10\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux13~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""} { "Warning" "WSTA_SCC_NODE" "DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~10\|dataa " "Node \"DATAPATH_u0\|CC_MUXX_ABUS\|Mux14~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271730103 ""}  } { { "rtl/CC_MUXX.v" "" { Text "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX.v" 75 -1 0 } } { "rtl/CC_MUXX_EXTERNO.v" "" { Text "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/rtl/CC_MUXX_EXTERNO.v" 32 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1571271730103 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "192 " "Design contains combinational loop of 192 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1571271730107 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1571271730115 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1571271730116 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLOCK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571271730291 ""}  } { { "BB_SYSTEM.v" "" { Text "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571271730291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node RESET~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1571271730291 ""}  } { { "BB_SYSTEM.v" "" { Text "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 1782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1571271730291 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1571271730609 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571271730612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1571271730612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571271730615 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1571271730619 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1571271730624 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1571271730624 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1571271730626 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1571271730711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1571271730714 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1571271730714 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 0 24 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 0 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1571271730717 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1571271730717 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1571271730717 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 8 6 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571271730717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 14 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571271730717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571271730717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571271730717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571271730717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571271730717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 20 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571271730717 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1571271730717 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1571271730717 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1571271730717 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_CLOCK_50 " "Node \"BB_SYSTEM_CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1571271730791 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BB_SYSTEM_RESET_InHigh " "Node \"BB_SYSTEM_RESET_InHigh\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BB_SYSTEM_RESET_InHigh" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1571271730791 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1571271730791 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571271730791 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1571271730801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1571271731488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571271731755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571271731780 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571271734864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571271734864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571271735229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571271736762 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571271736762 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "1 " "Failed to route the following 1 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "DATAPATH:DATAPATH_u0\|CC_MUXX:CC_MUXX_ABUS\|Mux19~2 " "Signal \"DATAPATH:DATAPATH_u0\|CC_MUXX:CC_MUXX_ABUS\|Mux19~2\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1571271774850 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1571271774850 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "1 " "Cannot fit design in device -- following 1 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X40_Y16, I25) " "Routing resource LAB Block interconnect (X40_Y16, I25)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1571271774850 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1571271774850 ""}  } { { "c:/intelfpga_lite/17.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1571271774850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571271774851 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571271774851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:39 " "Fitter routing operations ending: elapsed time is 00:00:39" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571271774861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1571271775284 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1571271775582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571271775583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1571271775994 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1571271777466 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1571271777466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1571271787574 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1571271787574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571271787579 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.44 " "Total time spent on timing analysis during the Fitter is 1.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1571271787720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571271787732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571271787990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1571271787991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1571271788212 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1571271788698 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1571271788955 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV E " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK 2.5 V E1 " "Pin CLOCK uses I/O standard 2.5 V at E1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "BB_SYSTEM.v" "" { Text "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571271788961 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 2.5 V M2 " "Pin RESET uses I/O standard 2.5 V at M2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "BB_SYSTEM.v" "" { Text "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1571271788961 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1571271788961 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.fit.smsg " "Generated suppressed messages file C:/Users/fa.acostad/Downloads/Proyecto1Arqui-IELE3222-/codigos/PRJ0_uDATAPATH_1/BB_SYSTEM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1571271789060 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 204 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5669 " "Peak virtual memory: 5669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571271789569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 19:23:09 2019 " "Processing ended: Wed Oct 16 19:23:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571271789569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571271789569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571271789569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1571271789569 ""}
