
*** Running vivado
    with args -log sync_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sync_top.tcl


****** Vivado v2019.1.1 (64-bit)
  **** SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
  **** IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sync_top.tcl -notrace
Command: synth_design -top sync_top -part xc7a15tcpg236-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1212 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 463.277 ; gain = 173.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sync_top' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync_top.vhd:18]
INFO: [Synth 8-3491] module 'sync_sv' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.sv:1' bound to instance 'SV_SYNC' of component 'sync_sv' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync_top.vhd:59]
INFO: [Synth 8-6157] synthesizing module 'sync_sv' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sync_sv' (1#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.sv:1]
INFO: [Synth 8-3491] module 'sync_v' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.v:1' bound to instance 'V_SYNC' of component 'sync_v' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync_top.vhd:69]
INFO: [Synth 8-6157] synthesizing module 'sync_v' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sync_v' (2#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.v:1]
INFO: [Synth 8-3491] module 'sync_vhd' declared at 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.vhd:2' bound to instance 'VHDL_SYNC' of component 'sync_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync_top.vhd:80]
INFO: [Synth 8-638] synthesizing module 'sync_vhd' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sync_vhd' (3#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'sync_top' (4#1) [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync_top.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 526.813 ; gain = 236.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 526.813 ; gain = 236.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-2
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcpg236-2
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 526.813 ; gain = 236.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 526.813 ; gain = 236.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sync_sv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_v 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_vhd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'V_SYNC/n1_reg' into 'SV_SYNC/n1_reg' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.v:12]
INFO: [Synth 8-4471] merging register 'V_SYNC/q_reg' into 'SV_SYNC/q_reg' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.v:13]
INFO: [Synth 8-4471] merging register 'VHDL_SYNC/n1_reg' into 'SV_SYNC/n1_reg' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.vhd:18]
INFO: [Synth 8-4471] merging register 'VHDL_SYNC/q_reg' into 'SV_SYNC/q_reg' [C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.srcs/sources_1/imports/HDL Example 4.20 SYNCHRONIZER/sync.vhd:19]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 653.340 ; gain = 363.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 653.340 ; gain = 363.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 653.340 ; gain = 363.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 653.340 ; gain = 363.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 653.340 ; gain = 363.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 653.340 ; gain = 363.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 653.340 ; gain = 363.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 653.340 ; gain = 363.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 653.340 ; gain = 363.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDRE |     2|
|3     |IBUF |     2|
|4     |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |     8|
|2     |  SV_SYNC |sync_sv |     2|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 653.340 ; gain = 363.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 653.340 ; gain = 363.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 653.340 ; gain = 363.238
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 758.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 758.754 ; gain = 468.652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 758.754 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER/HDL Example 4.20 SYNCHRONIZER.runs/synth_1/sync_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sync_top_utilization_synth.rpt -pb sync_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr  1 15:47:45 2020...
