# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--public -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC --hierarchical --trace-depth 100 --trace-structs --top-module mul --trace -Mdir sim_src/obj_dir --cc design_src/mul.v --exe sim_src/mul.cpp --build"
S  15504128  1492043  1742894776   827030184  1742894776   827030184 "/usr/local/bin/verilator_bin"
S      5345  1967323  1742894777    31031516  1742894777    31031516 "/usr/local/share/verilator/include/verilated_std.sv"
S      2787  1967305  1742894777    27031490  1742894777    27031490 "/usr/local/share/verilator/include/verilated_std_waiver.vlt"
S       277  1981692  1751274965   477080538  1750504753   224890000 "design_src/mul.v"
T      5086  2105563  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul.cpp"
T      3611  2105562  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul.h"
T      1948  2105575  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul.mk"
T       799  2105560  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul__Syms.cpp"
T      1092  2105561  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul__Syms.h"
T       290  2105572  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul__TraceDecls__0__Slow.cpp"
T      2177  2105573  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul__Trace__0.cpp"
T      5180  2105571  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul__Trace__0__Slow.cpp"
T      1222  2105565  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul___024root.h"
T      6816  2105570  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul___024root__DepSet_h72dc3347__0.cpp"
T      6068  2105568  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul___024root__DepSet_h72dc3347__0__Slow.cpp"
T      1369  2105569  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul___024root__DepSet_hf33332e4__0.cpp"
T       845  2105567  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul___024root__DepSet_hf33332e4__0__Slow.cpp"
T       620  2105566  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul___024root__Slow.cpp"
T       746  2105564  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul__pch.h"
T       843  2105576  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul__ver.d"
T         0        0  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul__verFiles.dat"
T      1805  2105574  1751276280   741732622  1751276280   741732622 "sim_src/obj_dir/Vmul_classes.mk"
