# vlsi-or-gate-design
Designed and verified a 3-input CMOS OR-Gate using Cadence Virtuoso 45â€¯nm process
# VLSI Project: CMOS 3-Input OR Gate Design (45 nm)

ğŸ“… **Degree**: M.S. in Electrical and Computer Engineering
ğŸ“… **Course**: VLSI Design  
ğŸ« **Institution**: University at Albany, SUNY  
ğŸ‘¨â€ğŸ« **Instructor**: Professor James R. Moulic  
ğŸ› ï¸ **Tools Used**: Cadence Virtuoso (gpdk045), DRC, Simulation, Maestro

---

## ğŸ“„ Project Description

This project involves the schematic design, layout, and simulation of a CMOS 3-input OR gate using the 45 nm gpdk045 PDK in **Cadence Virtuoso**. Key stages include schematic capture, symbol creation, testbench simulation, layout design, and DRC verification.

---

## ğŸ§ª Results Summary

- âœ… Rise Time: 36.59 ps  
- âœ… Fall Time: 36.69 ps  
- âœ… Source Current: 28.51 Î¼A  
- âœ… Sink Current: 25.40 Î¼A  
- âœ… DRC: Passed (no errors)

---

## ğŸ–¼ï¸ Key Screenshots

### ğŸ”§ Layout with DRC Pass

![Layout](Cadence_Layout/Layout.png)

### ğŸ“ˆ Simulation Timing Results

![Simulation](Cadence_Layout/Timing_Verification.png)

---

## ğŸ“¥ Final Report

ğŸ“˜ [Download Final Report (PDF)](Report/OR_Gate_Cad_Virtuoso_v2.pdf)

---

## ğŸ“‚ File Structure

```
â”œâ”€â”€ Code
â”œâ”€â”€ Cadence_Layout/
â”‚ â”œâ”€â”€ Layout.png
â”‚ â”œâ”€â”€ Detail_Layout.png
â”‚ â”œâ”€â”€ Layout_DRC_Pass.png
â”‚ â”œâ”€â”€ Timing_Verification.png
â”œâ”€â”€ Report/
â”‚ â””â”€â”€ OR_Gate_Cad_Virtuoso_v2.pdf
â”œâ”€â”€ README.md
```

---

## ğŸ“¥ Downloads

- ğŸ“˜ [Final Report (PDF)](OR_Gate_Cad_Virtuoso_v2.pdf)  
- ğŸŒ [Portfolio Website](https://drsarojshah.github.io)  

---

## ğŸ“« Contact

- ğŸ“§ Email: engsarojshah@gmail.com 
- ğŸ”— LinkedIn: [linkedin.com/in/saroj-s-763265226](https://linkedin.com/in/saroj-s-763265226)

---
