Warning: Clock network timing may not be up-to-date since only 0.000000 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : systolic_array
Version: L-2016.03-SP5-3
Date   : Thu Feb  9 14:56:37 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: BCCOM   Library: tcb018gbwp7tbc_ccs

Information: Percent of Arnoldi-based delays =  0.00%

  Startpoint: rstn_p (input port clocked by clk_p)
  Endpoint: SA_ctrl_state_overall_reg_0_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  input external delay                                                                                     12.000     12.000 r
  rstn_p (in)                                                                0.500                0.990     0.000     12.000 r    (695.14,895.13)
  rstn_p (net)                                  1        1.969                                    0.990     0.000     12.000 r    [0.00,1.97]
  u_pad_rst_n/PAD (PDUW0208SCDG)                                   0.000     0.500     0.000      0.990     0.063 *   12.063 r    (730.24,897.57)        d 
  u_pad_rst_n/C (PDUW0208SCDG)                                               0.238                0.990     0.774     12.838 r    (713.84,780.50)        d 
  rstn (net)                                    1        0.100                                    0.990     0.000     12.838 r    [0.09,0.10]
  icc_place1454/I (BUFFD3BWP7T)                                    0.000     0.238     0.000      0.990     0.006 *   12.844 r    (580.29,733.02)
  icc_place1454/Z (BUFFD3BWP7T)                                              0.178                0.990     0.160     13.004 r    (577.74,733.36)
  n4509 (net)                                   6        0.124                                    0.990     0.000     13.004 r    [0.06,0.12]
  U3496/A3 (ND3D0BWP7T)                                            0.000     0.178     0.000      0.990     0.010 *   13.014 r    (500.52,450.96)
  U3496/ZN (ND3D0BWP7T)                                                      0.073                0.990     0.051     13.066 f    (498.85,451.01)
  n3097 (net)                                   1        0.004                                    0.990     0.000     13.066 f    [0.00,0.00]
  U3497/B (OAI21D0BWP7T)                                           0.000     0.073     0.000      0.990     0.000 *   13.066 f    (502.46,446.76)
  U3497/ZN (OAI21D0BWP7T)                                                    0.105                0.990     0.084     13.150 r    (500.99,447.19)
  n1089 (net)                                   1        0.007                                    0.990     0.000     13.150 r    [0.00,0.01]
  SA_ctrl_state_overall_reg_0_/D (DFQD0BWP7T)                      0.000     0.105     0.000      0.990     0.000 *   13.150 r    (506.21,435.33)        so 
  data arrival time                                                                                                   13.150

  clock clk_p (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  SA_ctrl_state_overall_reg_0_/CP (DFQD0BWP7T)                                                              0.000      0.000 r
  library hold time                                                                                         0.007      0.007
  data required time                                                                                                   0.007
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.007
  data arrival time                                                                                                  -13.150
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         13.142


  Startpoint: SA_ctrl_state_overall_reg_1_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: ack_p (output port clocked by clk_p)
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  SA_ctrl_state_overall_reg_1_/CP (DFQD1BWP7T)                     0.000     0.000     0.000      0.990     0.000      0.000 r    (543.02,427.48)        so i 
  SA_ctrl_state_overall_reg_1_/Q (DFQD1BWP7T)                                0.126                0.990     0.235      0.235 f    (552.29,427.51)        so 
  SA_ctrl_state_overall[1] (net)                6        0.058                                    0.990     0.000      0.235 f    [0.01,0.06]
  icc_place1601/I (INVD2P5BWP7T)                                   0.000     0.126     0.000      0.990     0.000 *    0.235 f    (554.56,435.34)
  icc_place1601/ZN (INVD2P5BWP7T)                                            0.120                0.990     0.100      0.335 r    (554.08,435.51)
  n4656 (net)                                   6        0.059                                    0.990     0.000      0.335 r    [0.01,0.06]
  U1426/A1 (NR2XD3BWP7T)                                           0.000     0.120     0.000      0.990     0.003 *    0.338 r    (506.68,450.96)
  U1426/ZN (NR2XD3BWP7T)                                                     0.082                0.990     0.070      0.408 f    (509.12,451.64)
  ack (net)                                     8        0.090                                    0.990     0.000      0.408 f    [0.02,0.09]
  u_pad_data_out_8/I (PDDW0208CDG)                                 0.000     0.082     0.000      0.990     0.002 *    0.410 f    (663.46,780.50)        d 
  u_pad_data_out_8/PAD (PDDW0208CDG)                                         0.678                0.990     1.653      2.063 f    (650.20,897.57)        d 
  ack_p (net)                                   1        2.073                                    0.990     0.000      2.063 f    [0.00,2.07]
  ack_p (out)                                                      0.000     0.678     0.000      0.990     0.003 *    2.066 f    (615.10,895.13)
  data arrival time                                                                                                    2.066

  clock clk_p (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  output external delay                                                                                   -12.000    -12.000
  data required time                                                                                                 -12.000
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 -12.000
  data arrival time                                                                                                   -2.066
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         14.066


  Startpoint: SA_ctrl_state_compute_out_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk_p)
  Endpoint: SA_ctrl_state_compute_out_counter_reg_1_
            (rising edge-triggered flip-flop clocked by clk_p)
  Path Group: clk_p
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clk_p (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  SA_ctrl_state_compute_out_counter_reg_1_/CP (DFQD0BWP7T)         0.000     0.000     0.000      0.990     0.000      0.000 r    (517.38,478.36)        so i 
  SA_ctrl_state_compute_out_counter_reg_1_/Q (DFQD0BWP7T)                    0.125                0.990     0.190      0.190 r    (508.11,478.30)        so 
  SA_ctrl_state_compute_out_counter[1] (net)
                                                3        0.014                                    0.990     0.000      0.190 r    [0.00,0.01]
  U3550/A1 (AOI21D0BWP7T)                                          0.000     0.125     0.000      0.990     0.000 *    0.190 r    (506.42,478.12)
  U3550/ZN (AOI21D0BWP7T)                                                    0.061                0.990     0.057      0.247 f    (506.03,478.11)
  n1077 (net)                                   1        0.007                                    0.990     0.000      0.247 f    [0.00,0.01]
  SA_ctrl_state_compute_out_counter_reg_1_/D (DFQD0BWP7T)          0.000     0.061     0.000      0.990     0.000 *    0.247 f    (515.55,478.35)        so 
  data arrival time                                                                                                    0.247

  clock clk_p (rise edge)                                                                                   0.000      0.000
  clock network delay (ideal)                                                                               0.000      0.000
  SA_ctrl_state_compute_out_counter_reg_1_/CP (DFQD0BWP7T)                                                  0.000      0.000 r
  library hold time                                                                                         0.008      0.008
  data required time                                                                                                   0.008
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.008
  data arrival time                                                                                                   -0.247
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.239


1
