{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718626723870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718626723880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 05:18:43 2024 " "Processing started: Mon Jun 17 05:18:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718626723880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626723880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626723880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718626725361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718626725361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/lfsr_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/lfsr_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_Controller " "Found entity 1: LFSR_Controller" {  } { { "Task 3/LFSR_Controller.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/LFSR_Controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626733760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626733760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH determine_valid_message.sv(23) " "Verilog HDL Declaration information at determine_valid_message.sv(23): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626733761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/determine_valid_message.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/determine_valid_message.sv" { { "Info" "ISGN_ENTITY_NAME" "1 determine_valid_message " "Found entity 1: determine_valid_message" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626733762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626733762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decryptor_fsm.sv(77) " "Verilog HDL information at decryptor_fsm.sv(77): always construct contains both blocking and non-blocking assignments" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718626733763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE decryptor_fsm.sv(42) " "Verilog HDL Declaration information at decryptor_fsm.sv(42): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626733763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/decryptor_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/decryptor_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryptor_fsm " "Found entity 1: decryptor_fsm" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626733763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626733763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_memory-SYN " "Found design unit 1: s_memory-SYN" {  } { { "s_memory.vhd" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/s_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734117 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.vhd" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/s_memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734117 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(227) " "Verilog HDL Module Instantiation warning at ksa.sv(227): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 227 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718626734119 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(268) " "Verilog HDL Module Instantiation warning at ksa.sv(268): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 268 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718626734119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ksa.sv(8) " "Verilog HDL Declaration information at ksa.sv(8): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa1 " "Found entity 1: ksa1" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734120 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Task1/rc4.sv " "Can't analyze file -- file Task1/rc4.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718626734123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_data_memory " "Found entity 1: encrypted_data_memory" {  } { { "encrypted_data_memory.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/encrypted_data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE read_rom_mem.sv(13) " "Verilog HDL Declaration information at read_rom_mem.sv(13): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/read_rom_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/read_rom_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_rom_mem " "Found entity 1: read_rom_mem" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET time_machine.sv(15) " "Verilog HDL Declaration information at time_machine.sv(15): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_s_i_i START_S_I_I time_machine.sv(31) " "Verilog HDL Declaration information at time_machine.sv(31): object \"start_s_i_i\" differs only in case from object \"START_S_I_I\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_shuffle START_SHUFFLE time_machine.sv(32) " "Verilog HDL Declaration information at time_machine.sv(32): object \"start_shuffle\" differs only in case from object \"START_SHUFFLE\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_machine " "Found entity 1: time_machine" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET decryption_core.sv(12) " "Verilog HDL Declaration information at decryption_core.sv(12): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_S_I_I start_s_i_i decryption_core.sv(45) " "Verilog HDL Declaration information at decryption_core.sv(45): object \"START_S_I_I\" differs only in case from object \"start_s_i_i\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_SHUFFLE start_shuffle decryption_core.sv(47) " "Verilog HDL Declaration information at decryption_core.sv(47): object \"START_SHUFFLE\" differs only in case from object \"start_shuffle\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/decryption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/decryption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryption_core " "Found entity 1: decryption_core" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/de_data_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/de_data_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de_data_writer " "Found entity 1: de_data_writer" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_data_memory " "Found entity 1: decrypted_data_memory" {  } { { "decrypted_data_memory.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/decrypted_data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/parallel_cores.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/parallel_cores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_cores " "Found entity 1: parallel_cores" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/hex_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/hex_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_Control " "Found entity 1: HEX_Control" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/parallel_cores_beta.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/parallel_cores_beta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_cores_beta " "Found entity 1: parallel_cores_beta" {  } { { "Task4/parallel_cores_beta.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/parallel_cores_beta.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/lfsr_controller_bonus.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/lfsr_controller_bonus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_Controller_Bonus " "Found entity 1: LFSR_Controller_Bonus" {  } { { "Task4/LFSR_Controller_Bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/LFSR_Controller_Bonus.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734141 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa_bonus.sv(227) " "Verilog HDL Module Instantiation warning at ksa_bonus.sv(227): ignored dangling comma in List of Port Connections" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 227 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718626734142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ksa_bonus.sv(8) " "Verilog HDL Declaration information at ksa_bonus.sv(8): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/ksa_bonus.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/ksa_bonus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718626734182 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_determine ksa_bonus.sv(41) " "Verilog HDL or VHDL warning at ksa_bonus.sv(41): object \"start_determine\" assigned a value but never read" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_state ksa_bonus.sv(86) " "Verilog HDL or VHDL warning at ksa_bonus.sv(86): object \"reset_state\" assigned a value but never read" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "key_counter ksa_bonus.sv(148) " "Verilog HDL warning at ksa_bonus.sv(148): object key_counter used but never assigned" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 148 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "key_available ksa_bonus.sv(149) " "Verilog HDL warning at ksa_bonus.sv(149): object key_available used but never assigned" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 149 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "out_of_keys ksa_bonus.sv(150) " "Verilog HDL warning at ksa_bonus.sv(150): object out_of_keys used but never assigned" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 150 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_read ksa_bonus.sv(151) " "Verilog HDL or VHDL warning at ksa_bonus.sv(151): object \"key_read\" assigned a value but never read" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "decryption_done ksa_bonus.sv(230) " "Verilog HDL warning at ksa_bonus.sv(230): object decryption_done used but never assigned" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 230 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_key_available ksa_bonus.sv(231) " "Verilog HDL or VHDL warning at ksa_bonus.sv(231): object \"new_key_available\" assigned a value but never read" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "determine_valid_finised ksa_bonus.sv(251) " "Verilog HDL warning at ksa_bonus.sv(251): object determine_valid_finised used but never assigned" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 251 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(45) " "Verilog HDL assignment warning at ksa_bonus.sv(45): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(49) " "Verilog HDL assignment warning at ksa_bonus.sv(49): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(51) " "Verilog HDL assignment warning at ksa_bonus.sv(51): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(54) " "Verilog HDL assignment warning at ksa_bonus.sv(54): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(55) " "Verilog HDL assignment warning at ksa_bonus.sv(55): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(58) " "Verilog HDL assignment warning at ksa_bonus.sv(58): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(59) " "Verilog HDL assignment warning at ksa_bonus.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(61) " "Verilog HDL assignment warning at ksa_bonus.sv(61): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(63) " "Verilog HDL assignment warning at ksa_bonus.sv(63): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(64) " "Verilog HDL assignment warning at ksa_bonus.sv(64): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(68) " "Verilog HDL assignment warning at ksa_bonus.sv(68): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(69) " "Verilog HDL assignment warning at ksa_bonus.sv(69): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(70) " "Verilog HDL assignment warning at ksa_bonus.sv(70): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(72) " "Verilog HDL assignment warning at ksa_bonus.sv(72): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(75) " "Verilog HDL assignment warning at ksa_bonus.sv(75): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(76) " "Verilog HDL assignment warning at ksa_bonus.sv(76): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(78) " "Verilog HDL assignment warning at ksa_bonus.sv(78): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(80) " "Verilog HDL assignment warning at ksa_bonus.sv(80): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734186 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "key_counter 0 ksa_bonus.sv(148) " "Net \"key_counter\" at ksa_bonus.sv(148) has no driver or initial value, using a default initial value '0'" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 148 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718626734192 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "key_available 0 ksa_bonus.sv(149) " "Net \"key_available\" at ksa_bonus.sv(149) has no driver or initial value, using a default initial value '0'" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 149 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718626734192 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "out_of_keys 0 ksa_bonus.sv(150) " "Net \"out_of_keys\" at ksa_bonus.sv(150) has no driver or initial value, using a default initial value '0'" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718626734192 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "decryption_done 0 ksa_bonus.sv(230) " "Net \"decryption_done\" at ksa_bonus.sv(230) has no driver or initial value, using a default initial value '0'" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 230 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718626734192 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "determine_valid_finised 0 ksa_bonus.sv(251) " "Net \"determine_valid_finised\" at ksa_bonus.sv(251) has no driver or initial value, using a default initial value '0'" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718626734192 "|ksa"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[23\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[23\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ksa_bonus.sv(88) " "Constant driver at ksa_bonus.sv(88)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 88 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[22\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[22\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[21\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[21\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[20\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[20\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[19\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[19\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[18\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[18\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[17\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[17\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[16\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[16\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[15\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[15\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[14\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[14\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[13\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[13\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[12\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[12\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[11\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[11\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[10\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[10\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[9\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[9\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[8\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[8\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[7\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[7\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[6\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[6\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718626734203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734290 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718626734755 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 17 05:18:54 2024 " "Processing ended: Mon Jun 17 05:18:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718626734755 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718626734755 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718626734755 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734755 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718626723870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718626723880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 05:18:43 2024 " "Processing started: Mon Jun 17 05:18:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718626723880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626723880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626723880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718626725361 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718626725361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/lfsr_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/lfsr_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_Controller " "Found entity 1: LFSR_Controller" {  } { { "Task 3/LFSR_Controller.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/LFSR_Controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626733760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626733760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "finish FINISH determine_valid_message.sv(23) " "Verilog HDL Declaration information at determine_valid_message.sv(23): object \"finish\" differs only in case from object \"FINISH\" in the same scope" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626733761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/determine_valid_message.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/determine_valid_message.sv" { { "Info" "ISGN_ENTITY_NAME" "1 determine_valid_message " "Found entity 1: determine_valid_message" {  } { { "Task 3/determine_valid_message.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/determine_valid_message.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626733762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626733762 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decryptor_fsm.sv(77) " "Verilog HDL information at decryptor_fsm.sv(77): always construct contains both blocking and non-blocking assignments" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1718626733763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE decryptor_fsm.sv(42) " "Verilog HDL Declaration information at decryptor_fsm.sv(42): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626733763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/decryptor_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/decryptor_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryptor_fsm " "Found entity 1: decryptor_fsm" {  } { { "Task2/decryptor_fsm.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/decryptor_fsm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626733763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626733763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_memory-SYN " "Found design unit 1: s_memory-SYN" {  } { { "s_memory.vhd" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/s_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734117 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_memory " "Found entity 1: s_memory" {  } { { "s_memory.vhd" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/s_memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734117 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(227) " "Verilog HDL Module Instantiation warning at ksa.sv(227): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 227 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718626734119 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa.sv(268) " "Verilog HDL Module Instantiation warning at ksa.sv(268): ignored dangling comma in List of Port Connections" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 268 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718626734119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ksa.sv(8) " "Verilog HDL Declaration information at ksa.sv(8): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ksa.sv 1 1 " "Found 1 design units, including 1 entities, in source file ksa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa1 " "Found entity 1: ksa1" {  } { { "ksa.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/ksa.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734120 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Task1/rc4.sv " "Can't analyze file -- file Task1/rc4.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1718626734123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encrypted_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file encrypted_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 encrypted_data_memory " "Found entity 1: encrypted_data_memory" {  } { { "encrypted_data_memory.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/encrypted_data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734125 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE read_rom_mem.sv(13) " "Verilog HDL Declaration information at read_rom_mem.sv(13): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/read_rom_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/read_rom_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_rom_mem " "Found entity 1: read_rom_mem" {  } { { "Task2/read_rom_mem.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/read_rom_mem.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734127 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET time_machine.sv(15) " "Verilog HDL Declaration information at time_machine.sv(15): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_s_i_i START_S_I_I time_machine.sv(31) " "Verilog HDL Declaration information at time_machine.sv(31): object \"start_s_i_i\" differs only in case from object \"START_S_I_I\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_shuffle START_SHUFFLE time_machine.sv(32) " "Verilog HDL Declaration information at time_machine.sv(32): object \"start_shuffle\" differs only in case from object \"START_SHUFFLE\" in the same scope" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_machine.sv 1 1 " "Found 1 design units, including 1 entities, in source file time_machine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 time_machine " "Found entity 1: time_machine" {  } { { "time_machine.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/time_machine.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734128 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET decryption_core.sv(12) " "Verilog HDL Declaration information at decryption_core.sv(12): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_S_I_I start_s_i_i decryption_core.sv(45) " "Verilog HDL Declaration information at decryption_core.sv(45): object \"START_S_I_I\" differs only in case from object \"start_s_i_i\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "START_SHUFFLE start_shuffle decryption_core.sv(47) " "Verilog HDL Declaration information at decryption_core.sv(47): object \"START_SHUFFLE\" differs only in case from object \"start_shuffle\" in the same scope" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/decryption_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/decryption_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decryption_core " "Found entity 1: decryption_core" {  } { { "Task 3/decryption_core.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/decryption_core.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task2/de_data_writer.sv 1 1 " "Found 1 design units, including 1 entities, in source file task2/de_data_writer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de_data_writer " "Found entity 1: de_data_writer" {  } { { "Task2/de_data_writer.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task2/de_data_writer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrypted_data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file decrypted_data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 decrypted_data_memory " "Found entity 1: decrypted_data_memory" {  } { { "decrypted_data_memory.v" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/decrypted_data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/parallel_cores.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/parallel_cores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_cores " "Found entity 1: parallel_cores" {  } { { "Task4/parallel_cores.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/parallel_cores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task 3/hex_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file task 3/hex_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_Control " "Found entity 1: HEX_Control" {  } { { "Task 3/HEX_Control.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task 3/HEX_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/parallel_cores_beta.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/parallel_cores_beta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_cores_beta " "Found entity 1: parallel_cores_beta" {  } { { "Task4/parallel_cores_beta.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/parallel_cores_beta.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/lfsr_controller_bonus.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/lfsr_controller_bonus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_Controller_Bonus " "Found entity 1: LFSR_Controller_Bonus" {  } { { "Task4/LFSR_Controller_Bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/LFSR_Controller_Bonus.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734141 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ksa_bonus.sv(227) " "Verilog HDL Module Instantiation warning at ksa_bonus.sv(227): ignored dangling comma in List of Port Connections" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 227 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1718626734142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET ksa_bonus.sv(8) " "Verilog HDL Declaration information at ksa_bonus.sv(8): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1718626734142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task4/ksa_bonus.sv 1 1 " "Found 1 design units, including 1 entities, in source file task4/ksa_bonus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ksa " "Found entity 1: ksa" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718626734142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ksa " "Elaborating entity \"ksa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718626734182 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_determine ksa_bonus.sv(41) " "Verilog HDL or VHDL warning at ksa_bonus.sv(41): object \"start_determine\" assigned a value but never read" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_state ksa_bonus.sv(86) " "Verilog HDL or VHDL warning at ksa_bonus.sv(86): object \"reset_state\" assigned a value but never read" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "key_counter ksa_bonus.sv(148) " "Verilog HDL warning at ksa_bonus.sv(148): object key_counter used but never assigned" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 148 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "key_available ksa_bonus.sv(149) " "Verilog HDL warning at ksa_bonus.sv(149): object key_available used but never assigned" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 149 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "out_of_keys ksa_bonus.sv(150) " "Verilog HDL warning at ksa_bonus.sv(150): object out_of_keys used but never assigned" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 150 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_read ksa_bonus.sv(151) " "Verilog HDL or VHDL warning at ksa_bonus.sv(151): object \"key_read\" assigned a value but never read" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "decryption_done ksa_bonus.sv(230) " "Verilog HDL warning at ksa_bonus.sv(230): object decryption_done used but never assigned" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 230 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_key_available ksa_bonus.sv(231) " "Verilog HDL or VHDL warning at ksa_bonus.sv(231): object \"new_key_available\" assigned a value but never read" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "determine_valid_finised ksa_bonus.sv(251) " "Verilog HDL warning at ksa_bonus.sv(251): object determine_valid_finised used but never assigned" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 251 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(45) " "Verilog HDL assignment warning at ksa_bonus.sv(45): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734183 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(49) " "Verilog HDL assignment warning at ksa_bonus.sv(49): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(51) " "Verilog HDL assignment warning at ksa_bonus.sv(51): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(54) " "Verilog HDL assignment warning at ksa_bonus.sv(54): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(55) " "Verilog HDL assignment warning at ksa_bonus.sv(55): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(58) " "Verilog HDL assignment warning at ksa_bonus.sv(58): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(59) " "Verilog HDL assignment warning at ksa_bonus.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(61) " "Verilog HDL assignment warning at ksa_bonus.sv(61): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(63) " "Verilog HDL assignment warning at ksa_bonus.sv(63): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(64) " "Verilog HDL assignment warning at ksa_bonus.sv(64): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734184 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(68) " "Verilog HDL assignment warning at ksa_bonus.sv(68): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(69) " "Verilog HDL assignment warning at ksa_bonus.sv(69): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(70) " "Verilog HDL assignment warning at ksa_bonus.sv(70): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(72) " "Verilog HDL assignment warning at ksa_bonus.sv(72): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(75) " "Verilog HDL assignment warning at ksa_bonus.sv(75): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(76) " "Verilog HDL assignment warning at ksa_bonus.sv(76): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(78) " "Verilog HDL assignment warning at ksa_bonus.sv(78): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734185 "|ksa"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ksa_bonus.sv(80) " "Verilog HDL assignment warning at ksa_bonus.sv(80): truncated value with size 32 to match size of target (6)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718626734186 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "key_counter 0 ksa_bonus.sv(148) " "Net \"key_counter\" at ksa_bonus.sv(148) has no driver or initial value, using a default initial value '0'" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 148 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718626734192 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "key_available 0 ksa_bonus.sv(149) " "Net \"key_available\" at ksa_bonus.sv(149) has no driver or initial value, using a default initial value '0'" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 149 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718626734192 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "out_of_keys 0 ksa_bonus.sv(150) " "Net \"out_of_keys\" at ksa_bonus.sv(150) has no driver or initial value, using a default initial value '0'" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 150 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718626734192 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "decryption_done 0 ksa_bonus.sv(230) " "Net \"decryption_done\" at ksa_bonus.sv(230) has no driver or initial value, using a default initial value '0'" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 230 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718626734192 "|ksa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "determine_valid_finised 0 ksa_bonus.sv(251) " "Net \"determine_valid_finised\" at ksa_bonus.sv(251) has no driver or initial value, using a default initial value '0'" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1718626734192 "|ksa"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[23\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[23\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ksa_bonus.sv(88) " "Constant driver at ksa_bonus.sv(88)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 88 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[22\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[22\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[21\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[21\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[20\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[20\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[19\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[19\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[18\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[18\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[17\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[17\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734201 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[16\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[16\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[15\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[15\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[14\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[14\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[13\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[13\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[12\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[12\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[11\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[11\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[10\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[10\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[9\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[9\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[8\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[8\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[7\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[7\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "secret_key\[6\] ksa_bonus.sv(299) " "Can't resolve multiple constant drivers for net \"secret_key\[6\]\" at ksa_bonus.sv(299)" {  } { { "Task4/ksa_bonus.sv" "" { Text "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/Task4/ksa_bonus.sv" 299 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734202 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718626734203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/output_files/rc4.map.smsg " "Generated suppressed messages file C:/Users/joshl/Documents/CPEN 311/lab4/RC4_Breaker/rtl/output_files/rc4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734290 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718626734755 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 17 05:18:54 2024 " "Processing ended: Mon Jun 17 05:18:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718626734755 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718626734755 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718626734755 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718626734755 ""}
