// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7a12tcsg325-1q,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=0,HLS_SYN_TPT=-1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0,HLS_VERSION=2018_2}" *)

module sobel (
        INPUT_STREAMINPUT_STREAM_V_data_V_TDATA,
        INPUT_STREAMINPUT_STREAM_V_keep_V_TKEEP,
        INPUT_STREAMINPUT_STREAM_V_strb_V_TSTRB,
        INPUT_STREAMINPUT_STREAM_V_user_V_TUSER,
        INPUT_STREAMINPUT_STREAM_V_last_V_TLAST,
        INPUT_STREAMINPUT_STREAM_V_id_V_TID,
        INPUT_STREAMINPUT_STREAM_V_dest_V_TDEST,
        OUTPUT_STREAMOUTPUT_STREAM_V_data_V_TDATA,
        OUTPUT_STREAMOUTPUT_STREAM_V_keep_V_TKEEP,
        OUTPUT_STREAMOUTPUT_STREAM_V_strb_V_TSTRB,
        OUTPUT_STREAMOUTPUT_STREAM_V_user_V_TUSER,
        OUTPUT_STREAMOUTPUT_STREAM_V_last_V_TLAST,
        OUTPUT_STREAMOUTPUT_STREAM_V_id_V_TID,
        OUTPUT_STREAMOUTPUT_STREAM_V_dest_V_TDEST,
        ap_clk,
        ap_rst_n
);


input  [23:0] INPUT_STREAMINPUT_STREAM_V_data_V_TDATA;
input  [2:0] INPUT_STREAMINPUT_STREAM_V_keep_V_TKEEP;
input  [2:0] INPUT_STREAMINPUT_STREAM_V_strb_V_TSTRB;
input  [0:0] INPUT_STREAMINPUT_STREAM_V_user_V_TUSER;
input  [0:0] INPUT_STREAMINPUT_STREAM_V_last_V_TLAST;
input  [0:0] INPUT_STREAMINPUT_STREAM_V_id_V_TID;
input  [0:0] INPUT_STREAMINPUT_STREAM_V_dest_V_TDEST;
input  [23:0] OUTPUT_STREAMOUTPUT_STREAM_V_data_V_TDATA;
input  [2:0] OUTPUT_STREAMOUTPUT_STREAM_V_keep_V_TKEEP;
input  [2:0] OUTPUT_STREAMOUTPUT_STREAM_V_strb_V_TSTRB;
input  [0:0] OUTPUT_STREAMOUTPUT_STREAM_V_user_V_TUSER;
input  [0:0] OUTPUT_STREAMOUTPUT_STREAM_V_last_V_TLAST;
input  [0:0] OUTPUT_STREAMOUTPUT_STREAM_V_id_V_TID;
input  [0:0] OUTPUT_STREAMOUTPUT_STREAM_V_dest_V_TDEST;
input   ap_clk;
input   ap_rst_n;

 reg    ap_rst_n_inv;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

endmodule //sobel
