// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv3_weights_local_0_0_0_address0,
        conv3_weights_local_0_0_0_ce0,
        conv3_weights_local_0_0_0_q0,
        conv3_weights_local_0_0_1_address0,
        conv3_weights_local_0_0_1_ce0,
        conv3_weights_local_0_0_1_q0,
        conv3_weights_local_0_1_0_address0,
        conv3_weights_local_0_1_0_ce0,
        conv3_weights_local_0_1_0_q0,
        conv3_weights_local_0_1_1_address0,
        conv3_weights_local_0_1_1_ce0,
        conv3_weights_local_0_1_1_q0,
        conv3_weights_local_1_0_0_address0,
        conv3_weights_local_1_0_0_ce0,
        conv3_weights_local_1_0_0_q0,
        conv3_weights_local_1_0_1_address0,
        conv3_weights_local_1_0_1_ce0,
        conv3_weights_local_1_0_1_q0,
        conv3_weights_local_1_1_0_address0,
        conv3_weights_local_1_1_0_ce0,
        conv3_weights_local_1_1_0_q0,
        conv3_weights_local_1_1_1_address0,
        conv3_weights_local_1_1_1_ce0,
        conv3_weights_local_1_1_1_q0,
        conv3_weights_local_2_0_0_address0,
        conv3_weights_local_2_0_0_ce0,
        conv3_weights_local_2_0_0_q0,
        conv3_weights_local_2_0_1_address0,
        conv3_weights_local_2_0_1_ce0,
        conv3_weights_local_2_0_1_q0,
        conv3_weights_local_2_1_0_address0,
        conv3_weights_local_2_1_0_ce0,
        conv3_weights_local_2_1_0_q0,
        conv3_weights_local_2_1_1_address0,
        conv3_weights_local_2_1_1_ce0,
        conv3_weights_local_2_1_1_q0,
        conv3_weights_local_3_0_0_address0,
        conv3_weights_local_3_0_0_ce0,
        conv3_weights_local_3_0_0_q0,
        conv3_weights_local_3_0_1_address0,
        conv3_weights_local_3_0_1_ce0,
        conv3_weights_local_3_0_1_q0,
        conv3_weights_local_3_1_0_address0,
        conv3_weights_local_3_1_0_ce0,
        conv3_weights_local_3_1_0_q0,
        conv3_weights_local_3_1_1_address0,
        conv3_weights_local_3_1_1_ce0,
        conv3_weights_local_3_1_1_q0,
        conv3_weights_local_4_0_0_address0,
        conv3_weights_local_4_0_0_ce0,
        conv3_weights_local_4_0_0_q0,
        conv3_weights_local_4_0_1_address0,
        conv3_weights_local_4_0_1_ce0,
        conv3_weights_local_4_0_1_q0,
        conv3_weights_local_4_1_0_address0,
        conv3_weights_local_4_1_0_ce0,
        conv3_weights_local_4_1_0_q0,
        conv3_weights_local_4_1_1_address0,
        conv3_weights_local_4_1_1_ce0,
        conv3_weights_local_4_1_1_q0,
        conv3_weights_local_5_0_0_address0,
        conv3_weights_local_5_0_0_ce0,
        conv3_weights_local_5_0_0_q0,
        conv3_weights_local_5_0_1_address0,
        conv3_weights_local_5_0_1_ce0,
        conv3_weights_local_5_0_1_q0,
        conv3_weights_local_5_1_0_address0,
        conv3_weights_local_5_1_0_ce0,
        conv3_weights_local_5_1_0_q0,
        conv3_weights_local_5_1_1_address0,
        conv3_weights_local_5_1_1_ce0,
        conv3_weights_local_5_1_1_q0,
        conv3_weights_local_6_0_0_address0,
        conv3_weights_local_6_0_0_ce0,
        conv3_weights_local_6_0_0_q0,
        conv3_weights_local_6_0_1_address0,
        conv3_weights_local_6_0_1_ce0,
        conv3_weights_local_6_0_1_q0,
        conv3_weights_local_6_1_0_address0,
        conv3_weights_local_6_1_0_ce0,
        conv3_weights_local_6_1_0_q0,
        conv3_weights_local_6_1_1_address0,
        conv3_weights_local_6_1_1_ce0,
        conv3_weights_local_6_1_1_q0,
        conv3_weights_local_7_0_0_address0,
        conv3_weights_local_7_0_0_ce0,
        conv3_weights_local_7_0_0_q0,
        conv3_weights_local_7_0_1_address0,
        conv3_weights_local_7_0_1_ce0,
        conv3_weights_local_7_0_1_q0,
        conv3_weights_local_7_1_0_address0,
        conv3_weights_local_7_1_0_ce0,
        conv3_weights_local_7_1_0_q0,
        conv3_weights_local_7_1_1_address0,
        conv3_weights_local_7_1_1_ce0,
        conv3_weights_local_7_1_1_q0,
        layer3_output_tile_0_address0,
        layer3_output_tile_0_ce0,
        layer3_output_tile_0_we0,
        layer3_output_tile_0_d0,
        layer3_output_tile_0_q0,
        input_tile_address0,
        input_tile_ce0,
        input_tile_q0,
        input_tile_address1,
        input_tile_ce1,
        input_tile_q1,
        input_tile_address2,
        input_tile_ce2,
        input_tile_q2
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] conv3_weights_local_0_0_0_address0;
output   conv3_weights_local_0_0_0_ce0;
input  [31:0] conv3_weights_local_0_0_0_q0;
output  [5:0] conv3_weights_local_0_0_1_address0;
output   conv3_weights_local_0_0_1_ce0;
input  [31:0] conv3_weights_local_0_0_1_q0;
output  [5:0] conv3_weights_local_0_1_0_address0;
output   conv3_weights_local_0_1_0_ce0;
input  [31:0] conv3_weights_local_0_1_0_q0;
output  [5:0] conv3_weights_local_0_1_1_address0;
output   conv3_weights_local_0_1_1_ce0;
input  [31:0] conv3_weights_local_0_1_1_q0;
output  [5:0] conv3_weights_local_1_0_0_address0;
output   conv3_weights_local_1_0_0_ce0;
input  [31:0] conv3_weights_local_1_0_0_q0;
output  [5:0] conv3_weights_local_1_0_1_address0;
output   conv3_weights_local_1_0_1_ce0;
input  [31:0] conv3_weights_local_1_0_1_q0;
output  [5:0] conv3_weights_local_1_1_0_address0;
output   conv3_weights_local_1_1_0_ce0;
input  [31:0] conv3_weights_local_1_1_0_q0;
output  [5:0] conv3_weights_local_1_1_1_address0;
output   conv3_weights_local_1_1_1_ce0;
input  [31:0] conv3_weights_local_1_1_1_q0;
output  [5:0] conv3_weights_local_2_0_0_address0;
output   conv3_weights_local_2_0_0_ce0;
input  [31:0] conv3_weights_local_2_0_0_q0;
output  [5:0] conv3_weights_local_2_0_1_address0;
output   conv3_weights_local_2_0_1_ce0;
input  [31:0] conv3_weights_local_2_0_1_q0;
output  [5:0] conv3_weights_local_2_1_0_address0;
output   conv3_weights_local_2_1_0_ce0;
input  [31:0] conv3_weights_local_2_1_0_q0;
output  [5:0] conv3_weights_local_2_1_1_address0;
output   conv3_weights_local_2_1_1_ce0;
input  [31:0] conv3_weights_local_2_1_1_q0;
output  [5:0] conv3_weights_local_3_0_0_address0;
output   conv3_weights_local_3_0_0_ce0;
input  [31:0] conv3_weights_local_3_0_0_q0;
output  [5:0] conv3_weights_local_3_0_1_address0;
output   conv3_weights_local_3_0_1_ce0;
input  [31:0] conv3_weights_local_3_0_1_q0;
output  [5:0] conv3_weights_local_3_1_0_address0;
output   conv3_weights_local_3_1_0_ce0;
input  [31:0] conv3_weights_local_3_1_0_q0;
output  [5:0] conv3_weights_local_3_1_1_address0;
output   conv3_weights_local_3_1_1_ce0;
input  [31:0] conv3_weights_local_3_1_1_q0;
output  [5:0] conv3_weights_local_4_0_0_address0;
output   conv3_weights_local_4_0_0_ce0;
input  [31:0] conv3_weights_local_4_0_0_q0;
output  [5:0] conv3_weights_local_4_0_1_address0;
output   conv3_weights_local_4_0_1_ce0;
input  [31:0] conv3_weights_local_4_0_1_q0;
output  [5:0] conv3_weights_local_4_1_0_address0;
output   conv3_weights_local_4_1_0_ce0;
input  [31:0] conv3_weights_local_4_1_0_q0;
output  [5:0] conv3_weights_local_4_1_1_address0;
output   conv3_weights_local_4_1_1_ce0;
input  [31:0] conv3_weights_local_4_1_1_q0;
output  [5:0] conv3_weights_local_5_0_0_address0;
output   conv3_weights_local_5_0_0_ce0;
input  [31:0] conv3_weights_local_5_0_0_q0;
output  [5:0] conv3_weights_local_5_0_1_address0;
output   conv3_weights_local_5_0_1_ce0;
input  [31:0] conv3_weights_local_5_0_1_q0;
output  [5:0] conv3_weights_local_5_1_0_address0;
output   conv3_weights_local_5_1_0_ce0;
input  [31:0] conv3_weights_local_5_1_0_q0;
output  [5:0] conv3_weights_local_5_1_1_address0;
output   conv3_weights_local_5_1_1_ce0;
input  [31:0] conv3_weights_local_5_1_1_q0;
output  [5:0] conv3_weights_local_6_0_0_address0;
output   conv3_weights_local_6_0_0_ce0;
input  [31:0] conv3_weights_local_6_0_0_q0;
output  [5:0] conv3_weights_local_6_0_1_address0;
output   conv3_weights_local_6_0_1_ce0;
input  [31:0] conv3_weights_local_6_0_1_q0;
output  [5:0] conv3_weights_local_6_1_0_address0;
output   conv3_weights_local_6_1_0_ce0;
input  [31:0] conv3_weights_local_6_1_0_q0;
output  [5:0] conv3_weights_local_6_1_1_address0;
output   conv3_weights_local_6_1_1_ce0;
input  [31:0] conv3_weights_local_6_1_1_q0;
output  [5:0] conv3_weights_local_7_0_0_address0;
output   conv3_weights_local_7_0_0_ce0;
input  [31:0] conv3_weights_local_7_0_0_q0;
output  [5:0] conv3_weights_local_7_0_1_address0;
output   conv3_weights_local_7_0_1_ce0;
input  [31:0] conv3_weights_local_7_0_1_q0;
output  [5:0] conv3_weights_local_7_1_0_address0;
output   conv3_weights_local_7_1_0_ce0;
input  [31:0] conv3_weights_local_7_1_0_q0;
output  [5:0] conv3_weights_local_7_1_1_address0;
output   conv3_weights_local_7_1_1_ce0;
input  [31:0] conv3_weights_local_7_1_1_q0;
output  [8:0] layer3_output_tile_0_address0;
output   layer3_output_tile_0_ce0;
output   layer3_output_tile_0_we0;
output  [31:0] layer3_output_tile_0_d0;
input  [31:0] layer3_output_tile_0_q0;
output  [13:0] input_tile_address0;
output   input_tile_ce0;
input  [31:0] input_tile_q0;
output  [13:0] input_tile_address1;
output   input_tile_ce1;
input  [31:0] input_tile_q1;
output  [13:0] input_tile_address2;
output   input_tile_ce2;
input  [31:0] input_tile_q2;

reg ap_idle;
reg[5:0] conv3_weights_local_0_0_0_address0;
reg conv3_weights_local_0_0_0_ce0;
reg[5:0] conv3_weights_local_0_0_1_address0;
reg conv3_weights_local_0_0_1_ce0;
reg[5:0] conv3_weights_local_0_1_0_address0;
reg conv3_weights_local_0_1_0_ce0;
reg[5:0] conv3_weights_local_0_1_1_address0;
reg conv3_weights_local_0_1_1_ce0;
reg[5:0] conv3_weights_local_1_0_0_address0;
reg conv3_weights_local_1_0_0_ce0;
reg[5:0] conv3_weights_local_1_0_1_address0;
reg conv3_weights_local_1_0_1_ce0;
reg[5:0] conv3_weights_local_1_1_0_address0;
reg conv3_weights_local_1_1_0_ce0;
reg[5:0] conv3_weights_local_1_1_1_address0;
reg conv3_weights_local_1_1_1_ce0;
reg[5:0] conv3_weights_local_2_0_0_address0;
reg conv3_weights_local_2_0_0_ce0;
reg[5:0] conv3_weights_local_2_0_1_address0;
reg conv3_weights_local_2_0_1_ce0;
reg[5:0] conv3_weights_local_2_1_0_address0;
reg conv3_weights_local_2_1_0_ce0;
reg[5:0] conv3_weights_local_2_1_1_address0;
reg conv3_weights_local_2_1_1_ce0;
reg[5:0] conv3_weights_local_3_0_0_address0;
reg conv3_weights_local_3_0_0_ce0;
reg[5:0] conv3_weights_local_3_0_1_address0;
reg conv3_weights_local_3_0_1_ce0;
reg[5:0] conv3_weights_local_3_1_0_address0;
reg conv3_weights_local_3_1_0_ce0;
reg[5:0] conv3_weights_local_3_1_1_address0;
reg conv3_weights_local_3_1_1_ce0;
reg[5:0] conv3_weights_local_4_0_0_address0;
reg conv3_weights_local_4_0_0_ce0;
reg[5:0] conv3_weights_local_4_0_1_address0;
reg conv3_weights_local_4_0_1_ce0;
reg[5:0] conv3_weights_local_4_1_0_address0;
reg conv3_weights_local_4_1_0_ce0;
reg[5:0] conv3_weights_local_4_1_1_address0;
reg conv3_weights_local_4_1_1_ce0;
reg[5:0] conv3_weights_local_5_0_0_address0;
reg conv3_weights_local_5_0_0_ce0;
reg[5:0] conv3_weights_local_5_0_1_address0;
reg conv3_weights_local_5_0_1_ce0;
reg[5:0] conv3_weights_local_5_1_0_address0;
reg conv3_weights_local_5_1_0_ce0;
reg[5:0] conv3_weights_local_5_1_1_address0;
reg conv3_weights_local_5_1_1_ce0;
reg[5:0] conv3_weights_local_6_0_0_address0;
reg conv3_weights_local_6_0_0_ce0;
reg[5:0] conv3_weights_local_6_0_1_address0;
reg conv3_weights_local_6_0_1_ce0;
reg[5:0] conv3_weights_local_6_1_0_address0;
reg conv3_weights_local_6_1_0_ce0;
reg[5:0] conv3_weights_local_6_1_1_address0;
reg conv3_weights_local_6_1_1_ce0;
reg[5:0] conv3_weights_local_7_0_0_address0;
reg conv3_weights_local_7_0_0_ce0;
reg[5:0] conv3_weights_local_7_0_1_address0;
reg conv3_weights_local_7_0_1_ce0;
reg[5:0] conv3_weights_local_7_1_0_address0;
reg conv3_weights_local_7_1_0_ce0;
reg[5:0] conv3_weights_local_7_1_1_address0;
reg conv3_weights_local_7_1_1_ce0;
reg[8:0] layer3_output_tile_0_address0;
reg layer3_output_tile_0_ce0;
reg layer3_output_tile_0_we0;
reg[13:0] input_tile_address0;
reg input_tile_ce0;
reg[13:0] input_tile_address1;
reg input_tile_ce1;
reg[13:0] input_tile_address2;
reg input_tile_ce2;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state18_pp0_stage8_iter1;
wire    ap_block_state27_pp0_stage8_iter2;
wire    ap_block_state36_pp0_stage8_iter3;
wire    ap_block_state45_pp0_stage8_iter4;
wire    ap_block_state54_pp0_stage8_iter5;
wire    ap_block_state63_pp0_stage8_iter6;
wire    ap_block_state72_pp0_stage8_iter7;
wire    ap_block_state81_pp0_stage8_iter8;
wire    ap_block_state90_pp0_stage8_iter9;
wire    ap_block_state99_pp0_stage8_iter10;
wire    ap_block_state108_pp0_stage8_iter11;
wire    ap_block_pp0_stage8_subdone;
reg   [0:0] icmp_ln417_reg_5729;
reg    ap_condition_exit_pp0_iter0_stage8;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [31:0] grp_fu_3804_p10;
reg   [31:0] reg_3993;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state12_pp0_stage2_iter1;
wire    ap_block_state21_pp0_stage2_iter2;
wire    ap_block_state30_pp0_stage2_iter3;
wire    ap_block_state39_pp0_stage2_iter4;
wire    ap_block_state48_pp0_stage2_iter5;
wire    ap_block_state57_pp0_stage2_iter6;
wire    ap_block_state66_pp0_stage2_iter7;
wire    ap_block_state75_pp0_stage2_iter8;
wire    ap_block_state84_pp0_stage2_iter9;
wire    ap_block_state93_pp0_stage2_iter10;
wire    ap_block_state102_pp0_stage2_iter11;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] icmp_ln419_reg_5733;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state14_pp0_stage4_iter1;
wire    ap_block_state23_pp0_stage4_iter2;
wire    ap_block_state32_pp0_stage4_iter3;
wire    ap_block_state41_pp0_stage4_iter4;
wire    ap_block_state50_pp0_stage4_iter5;
wire    ap_block_state59_pp0_stage4_iter6;
wire    ap_block_state68_pp0_stage4_iter7;
wire    ap_block_state77_pp0_stage4_iter8;
wire    ap_block_state86_pp0_stage4_iter9;
wire    ap_block_state95_pp0_stage4_iter10;
wire    ap_block_state104_pp0_stage4_iter11;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state16_pp0_stage6_iter1;
wire    ap_block_state25_pp0_stage6_iter2;
wire    ap_block_state34_pp0_stage6_iter3;
wire    ap_block_state43_pp0_stage6_iter4;
wire    ap_block_state52_pp0_stage6_iter5;
wire    ap_block_state61_pp0_stage6_iter6;
wire    ap_block_state70_pp0_stage6_iter7;
wire    ap_block_state79_pp0_stage6_iter8;
wire    ap_block_state88_pp0_stage6_iter9;
wire    ap_block_state97_pp0_stage6_iter10;
wire    ap_block_state106_pp0_stage6_iter11;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage8_11001;
reg   [31:0] reg_3997;
reg   [31:0] reg_4002;
reg   [31:0] reg_4007;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state17_pp0_stage7_iter1;
wire    ap_block_state26_pp0_stage7_iter2;
wire    ap_block_state35_pp0_stage7_iter3;
wire    ap_block_state44_pp0_stage7_iter4;
wire    ap_block_state53_pp0_stage7_iter5;
wire    ap_block_state62_pp0_stage7_iter6;
wire    ap_block_state71_pp0_stage7_iter7;
wire    ap_block_state80_pp0_stage7_iter8;
wire    ap_block_state89_pp0_stage7_iter9;
wire    ap_block_state98_pp0_stage7_iter10;
wire    ap_block_state107_pp0_stage7_iter11;
wire    ap_block_pp0_stage7_11001;
wire   [31:0] grp_fu_3909_p3;
reg   [31:0] reg_4014;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state13_pp0_stage3_iter1;
wire    ap_block_state22_pp0_stage3_iter2;
wire    ap_block_state31_pp0_stage3_iter3;
wire    ap_block_state40_pp0_stage3_iter4;
wire    ap_block_state49_pp0_stage3_iter5;
wire    ap_block_state58_pp0_stage3_iter6;
wire    ap_block_state67_pp0_stage3_iter7;
wire    ap_block_state76_pp0_stage3_iter8;
wire    ap_block_state85_pp0_stage3_iter9;
wire    ap_block_state94_pp0_stage3_iter10;
wire    ap_block_state103_pp0_stage3_iter11;
wire    ap_block_pp0_stage3_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state19_pp0_stage0_iter2;
wire    ap_block_state28_pp0_stage0_iter3;
wire    ap_block_state37_pp0_stage0_iter4;
wire    ap_block_state46_pp0_stage0_iter5;
wire    ap_block_state55_pp0_stage0_iter6;
wire    ap_block_state64_pp0_stage0_iter7;
wire    ap_block_state73_pp0_stage0_iter8;
wire    ap_block_state82_pp0_stage0_iter9;
wire    ap_block_state91_pp0_stage0_iter10;
wire    ap_block_state100_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] grp_fu_3937_p3;
reg   [31:0] reg_4021;
wire   [31:0] grp_fu_3965_p3;
reg   [31:0] reg_4026;
reg   [31:0] reg_4031;
reg   [31:0] reg_4037;
reg   [31:0] reg_4043;
reg   [31:0] reg_4049;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state11_pp0_stage1_iter1;
wire    ap_block_state20_pp0_stage1_iter2;
wire    ap_block_state29_pp0_stage1_iter3;
wire    ap_block_state38_pp0_stage1_iter4;
wire    ap_block_state47_pp0_stage1_iter5;
wire    ap_block_state56_pp0_stage1_iter6;
wire    ap_block_state65_pp0_stage1_iter7;
wire    ap_block_state74_pp0_stage1_iter8;
wire    ap_block_state83_pp0_stage1_iter9;
wire    ap_block_state92_pp0_stage1_iter10;
wire    ap_block_state101_pp0_stage1_iter11;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_4055;
reg   [31:0] reg_4061;
reg   [31:0] reg_4066;
reg   [31:0] reg_4072;
reg   [31:0] reg_4077;
reg   [31:0] reg_4082;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state15_pp0_stage5_iter1;
wire    ap_block_state24_pp0_stage5_iter2;
wire    ap_block_state33_pp0_stage5_iter3;
wire    ap_block_state42_pp0_stage5_iter4;
wire    ap_block_state51_pp0_stage5_iter5;
wire    ap_block_state60_pp0_stage5_iter6;
wire    ap_block_state69_pp0_stage5_iter7;
wire    ap_block_state78_pp0_stage5_iter8;
wire    ap_block_state87_pp0_stage5_iter9;
wire    ap_block_state96_pp0_stage5_iter10;
wire    ap_block_state105_pp0_stage5_iter11;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] icmp_ln417_reg_5729_pp0_iter1_reg;
reg   [31:0] reg_4087;
reg   [31:0] reg_4092;
reg   [31:0] reg_4097;
wire   [31:0] grp_fu_3780_p2;
reg   [31:0] reg_4102;
reg   [31:0] reg_4107;
reg   [31:0] reg_4112;
reg   [31:0] reg_4117;
wire   [31:0] grp_fu_3784_p2;
reg   [31:0] reg_4122;
reg   [31:0] reg_4127;
reg   [31:0] reg_4132;
reg   [31:0] reg_4137;
wire   [31:0] grp_fu_3788_p2;
reg   [31:0] reg_4142;
reg   [31:0] reg_4147;
reg   [31:0] reg_4152;
wire   [31:0] grp_fu_4158_p3;
reg   [31:0] reg_4165;
reg   [31:0] reg_4171;
reg   [4:0] th_reg_5641;
wire   [2:0] trunc_ln417_fu_4211_p1;
reg   [2:0] trunc_ln417_reg_5647;
reg   [2:0] trunc_ln417_reg_5647_pp0_iter1_reg;
wire   [4:0] tmp_fu_4225_p4;
reg   [4:0] tmp_reg_5655;
wire   [63:0] p_cast6_fu_4235_p1;
reg   [63:0] p_cast6_reg_5661;
wire   [0:0] icmp_ln417_fu_4291_p2;
wire   [0:0] icmp_ln419_fu_4315_p2;
reg   [0:0] icmp_ln419_reg_5733_pp0_iter1_reg;
wire   [4:0] select_ln417_fu_4321_p3;
reg   [4:0] select_ln417_reg_5745;
wire   [10:0] add_ln447_fu_4353_p2;
reg   [10:0] add_ln447_reg_5751;
wire   [2:0] trunc_ln417_1_fu_4359_p1;
reg   [2:0] trunc_ln417_1_reg_5759;
reg   [2:0] trunc_ln417_1_reg_5759_pp0_iter1_reg;
reg   [1:0] lshr_ln417_mid1_reg_5767;
wire   [0:0] and_ln417_fu_4413_p2;
reg   [0:0] and_ln417_reg_5773;
wire   [4:0] select_ln419_fu_4431_p3;
reg   [4:0] select_ln419_reg_5779;
wire   [4:0] select_ln419_1_fu_4439_p3;
reg   [4:0] select_ln419_1_reg_5785;
wire   [13:0] add_ln447_4_fu_4531_p2;
reg   [13:0] add_ln447_4_reg_5790;
wire   [3:0] select_ln419_3_fu_4559_p3;
reg   [3:0] select_ln419_3_reg_5796;
wire   [13:0] select_ln419_cast5_fu_4567_p1;
reg   [13:0] select_ln419_cast5_reg_5801;
reg   [8:0] layer3_output_tile_0_addr_reg_5809;
reg   [8:0] layer3_output_tile_0_addr_reg_5809_pp0_iter1_reg;
reg   [8:0] layer3_output_tile_0_addr_reg_5809_pp0_iter2_reg;
reg   [8:0] layer3_output_tile_0_addr_reg_5809_pp0_iter3_reg;
reg   [8:0] layer3_output_tile_0_addr_reg_5809_pp0_iter4_reg;
reg   [8:0] layer3_output_tile_0_addr_reg_5809_pp0_iter5_reg;
reg   [8:0] layer3_output_tile_0_addr_reg_5809_pp0_iter6_reg;
reg   [8:0] layer3_output_tile_0_addr_reg_5809_pp0_iter7_reg;
reg   [8:0] layer3_output_tile_0_addr_reg_5809_pp0_iter8_reg;
reg   [8:0] layer3_output_tile_0_addr_reg_5809_pp0_iter9_reg;
reg   [8:0] layer3_output_tile_0_addr_reg_5809_pp0_iter10_reg;
reg   [8:0] layer3_output_tile_0_addr_reg_5809_pp0_iter11_reg;
wire   [13:0] zext_ln447_16_fu_4629_p1;
reg   [13:0] zext_ln447_16_reg_5819;
wire   [13:0] zext_ln447_22_fu_4672_p1;
reg   [13:0] zext_ln447_22_reg_5832;
wire   [4:0] tmp_3_fu_4721_p4;
reg   [4:0] tmp_3_reg_5965;
wire   [13:0] add_ln447_6_fu_4789_p2;
reg   [13:0] add_ln447_6_reg_6131;
reg   [31:0] layer3_output_tile_0_load_reg_6144;
wire   [13:0] zext_ln447_28_fu_4824_p1;
reg   [13:0] zext_ln447_28_reg_6149;
wire   [13:0] zext_ln447_34_fu_4857_p1;
reg   [13:0] zext_ln447_34_reg_6162;
wire   [5:0] p_cast2_fu_4876_p1;
reg   [5:0] p_cast2_reg_6175;
wire   [5:0] p_cast3_fu_4921_p1;
reg   [5:0] p_cast3_reg_6345;
wire   [63:0] p_cast16_fu_4930_p1;
reg   [63:0] p_cast16_reg_6355;
wire   [63:0] p_cast9_fu_5015_p1;
reg   [63:0] p_cast9_reg_6507;
wire   [63:0] p_cast18_fu_5057_p1;
reg   [63:0] p_cast18_reg_6655;
wire   [13:0] add_ln447_2_fu_5093_p2;
reg   [13:0] add_ln447_2_reg_6838;
wire   [63:0] p_cast10_fu_5133_p1;
reg   [63:0] p_cast10_reg_6865;
wire   [63:0] p_cast19_fu_5150_p1;
reg   [63:0] p_cast19_reg_7053;
reg   [31:0] select_ln417_11_reg_7196;
reg   [31:0] select_ln417_13_reg_7201;
wire   [63:0] p_cast12_fu_5194_p1;
reg   [63:0] p_cast12_reg_7226;
wire   [63:0] p_cast21_fu_5233_p1;
reg   [63:0] p_cast21_reg_7358;
wire   [13:0] add_ln447_8_fu_5336_p2;
reg   [13:0] add_ln447_8_reg_7525;
wire   [13:0] add_ln447_10_fu_5393_p2;
reg   [13:0] add_ln447_10_reg_7531;
wire   [31:0] grp_fu_3792_p2;
reg   [31:0] mul_i_reg_7550;
wire   [31:0] grp_fu_3796_p2;
reg   [31:0] mul_i_257_reg_7560;
wire   [31:0] grp_fu_3800_p2;
reg   [31:0] mul_1_i_reg_7565;
reg   [31:0] mul_1_i_reg_7565_pp0_iter1_reg;
reg   [31:0] mul_1_i_reg_7565_pp0_iter2_reg;
wire   [63:0] p_cast13_fu_5459_p1;
reg   [63:0] p_cast13_reg_7575;
wire   [63:0] p_cast22_fu_5501_p1;
reg   [63:0] p_cast22_reg_7747;
reg   [31:0] select_ln417_19_reg_7874;
wire   [13:0] add_ln447_15_fu_5513_p2;
reg   [13:0] add_ln447_15_reg_7879;
wire   [13:0] add_ln447_25_fu_5526_p2;
reg   [13:0] add_ln447_25_reg_7889;
reg   [31:0] mul_5_i_reg_7894;
wire   [13:0] add_ln447_30_fu_5539_p2;
reg   [13:0] add_ln447_30_reg_7904;
reg   [31:0] mul_6_i_reg_7909;
reg   [31:0] mul_6_i_reg_7909_pp0_iter1_reg;
wire   [13:0] add_ln447_35_fu_5552_p2;
reg   [13:0] add_ln447_35_reg_7919;
reg   [31:0] mul_1_1_i_reg_7924;
reg   [31:0] mul_1_1_i_reg_7924_pp0_iter1_reg;
reg   [31:0] mul_1_1_i_reg_7924_pp0_iter2_reg;
reg   [31:0] select_ln417_25_reg_8049;
reg   [31:0] mul_7_i_reg_8069;
reg   [31:0] mul_7_i_reg_8069_pp0_iter1_reg;
reg   [31:0] mul_1_2_i_reg_8074;
reg   [31:0] mul_1_2_i_reg_8074_pp0_iter1_reg;
reg   [31:0] mul_1_2_i_reg_8074_pp0_iter2_reg;
reg   [31:0] mul_1_3_i_reg_8079;
reg   [31:0] mul_1_3_i_reg_8079_pp0_iter1_reg;
reg   [31:0] mul_1_3_i_reg_8079_pp0_iter2_reg;
reg   [31:0] mul_1_3_i_reg_8079_pp0_iter3_reg;
reg   [31:0] mul_1_4_i_reg_8169;
reg   [31:0] mul_1_4_i_reg_8169_pp0_iter2_reg;
reg   [31:0] mul_1_4_i_reg_8169_pp0_iter3_reg;
reg   [31:0] mul_1_4_i_reg_8169_pp0_iter4_reg;
reg   [31:0] mul_2_i_reg_8174;
reg   [31:0] mul_2_i_reg_8174_pp0_iter2_reg;
reg   [31:0] mul_2_i_reg_8174_pp0_iter3_reg;
reg   [31:0] mul_2_i_reg_8174_pp0_iter4_reg;
reg   [31:0] mul_2_i_reg_8174_pp0_iter5_reg;
reg   [31:0] mul_2_1_i_reg_8179;
reg   [31:0] mul_2_1_i_reg_8179_pp0_iter2_reg;
reg   [31:0] mul_2_1_i_reg_8179_pp0_iter3_reg;
reg   [31:0] mul_2_1_i_reg_8179_pp0_iter4_reg;
reg   [31:0] mul_2_1_i_reg_8179_pp0_iter5_reg;
reg   [31:0] mul_2_2_i_reg_8264;
reg   [31:0] mul_2_2_i_reg_8264_pp0_iter2_reg;
reg   [31:0] mul_2_2_i_reg_8264_pp0_iter3_reg;
reg   [31:0] mul_2_2_i_reg_8264_pp0_iter4_reg;
reg   [31:0] mul_2_2_i_reg_8264_pp0_iter5_reg;
reg   [31:0] mul_2_3_i_reg_8269;
reg   [31:0] mul_2_3_i_reg_8269_pp0_iter2_reg;
reg   [31:0] mul_2_3_i_reg_8269_pp0_iter3_reg;
reg   [31:0] mul_2_3_i_reg_8269_pp0_iter4_reg;
reg   [31:0] mul_2_3_i_reg_8269_pp0_iter5_reg;
reg   [31:0] mul_2_3_i_reg_8269_pp0_iter6_reg;
reg   [31:0] mul_3_i_reg_8274;
reg   [31:0] mul_3_i_reg_8274_pp0_iter2_reg;
reg   [31:0] mul_3_i_reg_8274_pp0_iter3_reg;
reg   [31:0] mul_3_i_reg_8274_pp0_iter4_reg;
reg   [31:0] mul_3_i_reg_8274_pp0_iter5_reg;
reg   [31:0] mul_3_i_reg_8274_pp0_iter6_reg;
reg   [31:0] mul_3_i_reg_8274_pp0_iter7_reg;
reg   [31:0] input_tile_load_24_reg_8279;
reg   [31:0] mul_2_4_i_reg_8284;
reg   [31:0] mul_2_4_i_reg_8284_pp0_iter2_reg;
reg   [31:0] mul_2_4_i_reg_8284_pp0_iter3_reg;
reg   [31:0] mul_2_4_i_reg_8284_pp0_iter4_reg;
reg   [31:0] mul_2_4_i_reg_8284_pp0_iter5_reg;
reg   [31:0] mul_2_4_i_reg_8284_pp0_iter6_reg;
reg   [31:0] mul_3_1_i_reg_8289;
reg   [31:0] mul_3_1_i_reg_8289_pp0_iter2_reg;
reg   [31:0] mul_3_1_i_reg_8289_pp0_iter3_reg;
reg   [31:0] mul_3_1_i_reg_8289_pp0_iter4_reg;
reg   [31:0] mul_3_1_i_reg_8289_pp0_iter5_reg;
reg   [31:0] mul_3_1_i_reg_8289_pp0_iter6_reg;
reg   [31:0] mul_3_1_i_reg_8289_pp0_iter7_reg;
reg   [31:0] mul_3_2_i_reg_8294;
reg   [31:0] mul_3_2_i_reg_8294_pp0_iter2_reg;
reg   [31:0] mul_3_2_i_reg_8294_pp0_iter3_reg;
reg   [31:0] mul_3_2_i_reg_8294_pp0_iter4_reg;
reg   [31:0] mul_3_2_i_reg_8294_pp0_iter5_reg;
reg   [31:0] mul_3_2_i_reg_8294_pp0_iter6_reg;
reg   [31:0] mul_3_2_i_reg_8294_pp0_iter7_reg;
reg   [31:0] mul_3_2_i_reg_8294_pp0_iter8_reg;
reg   [31:0] mul_3_3_i_reg_8299;
reg   [31:0] mul_3_3_i_reg_8299_pp0_iter2_reg;
reg   [31:0] mul_3_3_i_reg_8299_pp0_iter3_reg;
reg   [31:0] mul_3_3_i_reg_8299_pp0_iter4_reg;
reg   [31:0] mul_3_3_i_reg_8299_pp0_iter5_reg;
reg   [31:0] mul_3_3_i_reg_8299_pp0_iter6_reg;
reg   [31:0] mul_3_3_i_reg_8299_pp0_iter7_reg;
reg   [31:0] mul_3_3_i_reg_8299_pp0_iter8_reg;
reg   [31:0] mul_3_4_i_reg_8304;
reg   [31:0] mul_3_4_i_reg_8304_pp0_iter2_reg;
reg   [31:0] mul_3_4_i_reg_8304_pp0_iter3_reg;
reg   [31:0] mul_3_4_i_reg_8304_pp0_iter4_reg;
reg   [31:0] mul_3_4_i_reg_8304_pp0_iter5_reg;
reg   [31:0] mul_3_4_i_reg_8304_pp0_iter6_reg;
reg   [31:0] mul_3_4_i_reg_8304_pp0_iter7_reg;
reg   [31:0] mul_3_4_i_reg_8304_pp0_iter8_reg;
reg   [31:0] mul_4_i_reg_8309;
reg   [31:0] mul_4_i_reg_8309_pp0_iter2_reg;
reg   [31:0] mul_4_i_reg_8309_pp0_iter3_reg;
reg   [31:0] mul_4_i_reg_8309_pp0_iter4_reg;
reg   [31:0] mul_4_i_reg_8309_pp0_iter5_reg;
reg   [31:0] mul_4_i_reg_8309_pp0_iter6_reg;
reg   [31:0] mul_4_i_reg_8309_pp0_iter7_reg;
reg   [31:0] mul_4_i_reg_8309_pp0_iter8_reg;
reg   [31:0] mul_4_i_reg_8309_pp0_iter9_reg;
reg   [31:0] mul_4_1_i_reg_8314;
reg   [31:0] mul_4_1_i_reg_8314_pp0_iter2_reg;
reg   [31:0] mul_4_1_i_reg_8314_pp0_iter3_reg;
reg   [31:0] mul_4_1_i_reg_8314_pp0_iter4_reg;
reg   [31:0] mul_4_1_i_reg_8314_pp0_iter5_reg;
reg   [31:0] mul_4_1_i_reg_8314_pp0_iter6_reg;
reg   [31:0] mul_4_1_i_reg_8314_pp0_iter7_reg;
reg   [31:0] mul_4_1_i_reg_8314_pp0_iter8_reg;
reg   [31:0] mul_4_1_i_reg_8314_pp0_iter9_reg;
reg   [31:0] mul_4_2_i_reg_8319;
reg   [31:0] mul_4_2_i_reg_8319_pp0_iter2_reg;
reg   [31:0] mul_4_2_i_reg_8319_pp0_iter3_reg;
reg   [31:0] mul_4_2_i_reg_8319_pp0_iter4_reg;
reg   [31:0] mul_4_2_i_reg_8319_pp0_iter5_reg;
reg   [31:0] mul_4_2_i_reg_8319_pp0_iter6_reg;
reg   [31:0] mul_4_2_i_reg_8319_pp0_iter7_reg;
reg   [31:0] mul_4_2_i_reg_8319_pp0_iter8_reg;
reg   [31:0] mul_4_2_i_reg_8319_pp0_iter9_reg;
reg   [31:0] mul_4_2_i_reg_8319_pp0_iter10_reg;
reg   [31:0] mul_4_3_i_reg_8324;
reg   [31:0] mul_4_3_i_reg_8324_pp0_iter2_reg;
reg   [31:0] mul_4_3_i_reg_8324_pp0_iter3_reg;
reg   [31:0] mul_4_3_i_reg_8324_pp0_iter4_reg;
reg   [31:0] mul_4_3_i_reg_8324_pp0_iter5_reg;
reg   [31:0] mul_4_3_i_reg_8324_pp0_iter6_reg;
reg   [31:0] mul_4_3_i_reg_8324_pp0_iter7_reg;
reg   [31:0] mul_4_3_i_reg_8324_pp0_iter8_reg;
reg   [31:0] mul_4_3_i_reg_8324_pp0_iter9_reg;
reg   [31:0] mul_4_3_i_reg_8324_pp0_iter10_reg;
reg   [31:0] mul_4_4_i_reg_8329;
reg   [31:0] mul_4_4_i_reg_8329_pp0_iter2_reg;
reg   [31:0] mul_4_4_i_reg_8329_pp0_iter3_reg;
reg   [31:0] mul_4_4_i_reg_8329_pp0_iter4_reg;
reg   [31:0] mul_4_4_i_reg_8329_pp0_iter5_reg;
reg   [31:0] mul_4_4_i_reg_8329_pp0_iter6_reg;
reg   [31:0] mul_4_4_i_reg_8329_pp0_iter7_reg;
reg   [31:0] mul_4_4_i_reg_8329_pp0_iter8_reg;
reg   [31:0] mul_4_4_i_reg_8329_pp0_iter9_reg;
reg   [31:0] mul_4_4_i_reg_8329_pp0_iter10_reg;
reg   [31:0] add92_1_3_i_reg_8334;
reg   [31:0] add92_3_2_i_reg_8339;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
reg    ap_condition_exit_pp0_iter1_stage2;
wire    ap_block_pp0_stage1;
wire   [63:0] p_cast30_fu_4581_p1;
wire   [63:0] zext_ln447_11_fu_4592_p1;
wire   [63:0] zext_ln447_17_fu_4639_p1;
wire   [63:0] zext_ln447_23_fu_4682_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] p_cast15_fu_4729_p1;
wire   [63:0] zext_ln447_18_fu_4800_p1;
wire   [63:0] zext_ln447_29_fu_4833_p1;
wire   [63:0] zext_ln447_35_fu_4866_p1;
wire   [63:0] p_cast7_fu_4885_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln447_12_fu_4962_p1;
wire   [63:0] zext_ln447_24_fu_4971_p1;
wire   [63:0] zext_ln447_30_fu_4980_p1;
wire   [63:0] p_cast8_fu_4990_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] p_cast17_fu_5032_p1;
wire   [63:0] zext_ln447_19_fu_5104_p1;
wire   [63:0] zext_ln447_25_fu_5114_p1;
wire   [63:0] zext_ln447_36_fu_5123_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln447_13_fu_5166_p1;
wire   [63:0] zext_ln447_31_fu_5175_p1;
wire   [63:0] zext_ln447_37_fu_5184_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln447_14_fu_5404_p1;
wire   [63:0] zext_ln447_20_fu_5414_p1;
wire   [63:0] zext_ln447_26_fu_5424_p1;
wire   [63:0] p_cast11_fu_5434_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] p_cast20_fu_5476_p1;
wire   [63:0] zext_ln447_21_fu_5521_p1;
wire   [63:0] zext_ln447_32_fu_5534_p1;
wire   [63:0] zext_ln447_38_fu_5547_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln447_15_fu_5556_p1;
wire   [63:0] zext_ln447_27_fu_5560_p1;
wire   [63:0] zext_ln447_33_fu_5564_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln447_39_fu_5568_p1;
wire   [63:0] p_cast14_fu_5577_p1;
wire   [63:0] p_cast23_fu_5594_p1;
reg   [4:0] pad_w_3_fu_174;
wire   [4:0] pad_w_11_fu_4805_p2;
wire    ap_loop_init;
reg   [4:0] pad_h_fu_178;
reg   [9:0] indvar_flatten35_fu_182;
wire   [9:0] select_ln419_6_fu_4693_p3;
reg   [5:0] in_feat_fu_186;
wire   [5:0] select_ln417_1_fu_4329_p3;
reg   [13:0] indvar_flatten288_fu_190;
wire   [13:0] add_ln417_1_fu_4297_p2;
reg   [31:0] grp_fu_3780_p0;
reg   [31:0] grp_fu_3780_p1;
reg   [31:0] grp_fu_3784_p0;
reg   [31:0] grp_fu_3784_p1;
reg   [31:0] grp_fu_3788_p0;
reg   [31:0] grp_fu_3788_p1;
reg   [31:0] grp_fu_3792_p0;
reg   [31:0] grp_fu_3792_p1;
reg   [31:0] grp_fu_3796_p0;
reg   [31:0] grp_fu_3796_p1;
reg   [31:0] grp_fu_3800_p0;
reg   [31:0] grp_fu_3800_p1;
reg   [2:0] grp_fu_3825_p9;
reg   [2:0] grp_fu_3888_p9;
reg   [0:0] grp_fu_3909_p0;
wire   [31:0] grp_fu_3888_p10;
wire   [31:0] grp_fu_3825_p10;
wire   [31:0] grp_fu_3916_p10;
wire   [31:0] grp_fu_3846_p10;
wire   [31:0] grp_fu_3944_p10;
wire   [31:0] grp_fu_3867_p10;
wire   [31:0] grp_fu_3972_p10;
wire   [1:0] lshr_ln_fu_4215_p4;
wire   [3:0] empty_242_fu_4247_p1;
wire   [4:0] empty_243_fu_4251_p2;
wire   [4:0] pad_h_1_fu_4271_p2;
wire   [5:0] add_ln417_fu_4309_p2;
wire   [9:0] tmp_s_fu_4341_p3;
wire   [10:0] zext_ln447_1_fu_4349_p1;
wire   [10:0] zext_ln447_fu_4337_p1;
wire   [0:0] tmp_1_fu_4263_p3;
wire   [0:0] or_ln417_fu_4373_p2;
wire   [3:0] p_cast_fu_4257_p2;
wire   [0:0] tmp_2_fu_4283_p3;
wire   [0:0] or_ln417_1_fu_4387_p2;
wire   [3:0] p_cast1_fu_4277_p2;
wire   [0:0] icmp_ln421_fu_4407_p2;
wire   [0:0] xor_ln417_fu_4401_p2;
wire   [0:0] or_ln419_fu_4425_p2;
wire   [4:0] indvars_iv_next150_i_dup_fu_4419_p2;
wire   [8:0] p_shl9_fu_4451_p3;
wire   [8:0] select_ln419_1_cast_fu_4447_p1;
wire   [3:0] empty_255_fu_4465_p1;
wire   [4:0] p_mid129_fu_4469_p2;
wire   [0:0] tmp_4_fu_4481_p3;
wire   [3:0] p_cast_mid1_fu_4475_p2;
wire   [3:0] pad_h_mid1_fu_4489_p3;
wire   [3:0] select_ln417_27_fu_4379_p3;
wire   [3:0] select_ln419_2_fu_4497_p3;
wire   [10:0] zext_ln447_3_fu_4505_p1;
wire   [10:0] add_ln447_3_fu_4509_p2;
wire   [9:0] trunc_ln447_1_fu_4519_p1;
wire   [13:0] p_shl7_fu_4523_p3;
wire   [13:0] zext_ln447_4_fu_4515_p1;
wire   [0:0] tmp_5_fu_4543_p3;
wire   [3:0] p_cast1_mid1_fu_4537_p2;
wire   [3:0] pad_h_2_mid1_fu_4551_p3;
wire   [3:0] select_ln417_28_fu_4393_p3;
wire   [8:0] empty_254_fu_4459_p2;
wire   [8:0] select_ln419_cast_fu_4571_p1;
wire   [8:0] empty_256_fu_4575_p2;
wire   [13:0] add_ln447_11_fu_4586_p2;
wire   [3:0] trunc_ln437_fu_4597_p1;
wire   [4:0] add_ln437_fu_4601_p2;
wire   [0:0] tmp_6_fu_4613_p3;
wire   [3:0] add_ln438_fu_4607_p2;
wire   [3:0] pad_w_fu_4621_p3;
wire   [13:0] add_ln447_16_fu_4633_p2;
wire   [4:0] pad_w_4_fu_4644_p2;
wire   [0:0] tmp_7_fu_4656_p3;
wire   [3:0] add_ln437_3_fu_4650_p2;
wire   [3:0] pad_w_7_fu_4664_p3;
wire   [13:0] add_ln447_21_fu_4676_p2;
wire   [9:0] add_ln419_fu_4687_p2;
wire   [10:0] zext_ln447_5_fu_4765_p1;
wire   [10:0] add_ln447_5_fu_4768_p2;
wire   [9:0] trunc_ln447_2_fu_4777_p1;
wire   [13:0] p_shl6_fu_4781_p3;
wire   [13:0] zext_ln447_6_fu_4773_p1;
wire   [13:0] add_ln447_17_fu_4795_p2;
wire   [0:0] icmp_ln441_fu_4810_p2;
wire   [4:0] pad_w_9_fu_4816_p3;
wire   [13:0] add_ln447_26_fu_4828_p2;
wire   [4:0] add_ln437_4_fu_4838_p2;
wire   [0:0] icmp_ln441_1_fu_4843_p2;
wire   [4:0] pad_w_10_fu_4849_p3;
wire   [13:0] add_ln447_31_fu_4861_p2;
wire   [5:0] empty_fu_4879_p2;
wire   [5:0] empty_245_fu_4924_p2;
wire   [13:0] add_ln447_12_fu_4958_p2;
wire   [13:0] add_ln447_22_fu_4967_p2;
wire   [13:0] add_ln447_27_fu_4976_p2;
wire   [5:0] empty_234_fu_4985_p2;
wire   [5:0] empty_235_fu_5010_p2;
wire   [5:0] empty_246_fu_5027_p2;
wire   [5:0] empty_247_fu_5052_p2;
wire   [10:0] select_ln419_1_cast4_fu_5069_p1;
wire   [10:0] add_ln447_1_fu_5072_p2;
wire   [9:0] trunc_ln447_fu_5081_p1;
wire   [13:0] p_shl8_fu_5085_p3;
wire   [13:0] zext_ln447_2_fu_5077_p1;
wire   [13:0] add_ln447_18_fu_5099_p2;
wire   [13:0] add_ln447_23_fu_5109_p2;
wire   [13:0] add_ln447_32_fu_5119_p2;
wire   [4:0] empty_236_fu_5128_p2;
wire   [4:0] empty_248_fu_5145_p2;
wire   [13:0] add_ln447_13_fu_5162_p2;
wire   [13:0] add_ln447_28_fu_5171_p2;
wire   [13:0] add_ln447_33_fu_5180_p2;
wire   [5:0] empty_238_fu_5189_p2;
wire   [4:0] indvars_iv_next150_i_fu_5206_p2;
wire   [4:0] empty_244_fu_5217_p2;
wire   [5:0] empty_250_fu_5228_p2;
wire   [0:0] cmp62_3_i_fu_5211_p2;
wire   [0:0] or_ln417_2_fu_5252_p2;
wire   [4:0] select_ln417_29_fu_5245_p3;
wire   [0:0] cmp62_4_i_fu_5222_p2;
wire   [0:0] or_ln417_3_fu_5272_p2;
wire   [4:0] select_ln417_32_fu_5265_p3;
wire   [4:0] indvars_iv_next150_i_mid1_fu_5285_p2;
wire   [0:0] cmp62_3_i_mid1_fu_5290_p2;
wire   [4:0] pad_h_4_mid1_fu_5296_p3;
wire   [4:0] select_ln417_30_fu_5257_p3;
wire   [4:0] select_ln419_4_fu_5304_p3;
wire   [10:0] zext_ln447_7_fu_5311_p1;
wire   [10:0] add_ln447_7_fu_5315_p2;
wire   [9:0] trunc_ln447_3_fu_5324_p1;
wire   [13:0] p_shl5_fu_5328_p3;
wire   [13:0] zext_ln447_8_fu_5320_p1;
wire   [4:0] p_mid133_fu_5342_p2;
wire   [0:0] cmp62_4_i_mid1_fu_5347_p2;
wire   [4:0] pad_h_5_mid1_fu_5353_p3;
wire   [4:0] select_ln417_31_fu_5277_p3;
wire   [4:0] select_ln419_5_fu_5361_p3;
wire   [10:0] zext_ln447_9_fu_5368_p1;
wire   [10:0] add_ln447_9_fu_5372_p2;
wire   [9:0] trunc_ln447_4_fu_5381_p1;
wire   [13:0] p_shl4_fu_5385_p3;
wire   [13:0] zext_ln447_10_fu_5377_p1;
wire   [13:0] add_ln447_14_fu_5399_p2;
wire   [13:0] add_ln447_19_fu_5409_p2;
wire   [13:0] add_ln447_24_fu_5419_p2;
wire   [5:0] empty_237_fu_5429_p2;
wire   [5:0] empty_239_fu_5454_p2;
wire   [5:0] empty_249_fu_5471_p2;
wire   [5:0] empty_251_fu_5496_p2;
wire   [13:0] add_ln447_20_fu_5517_p2;
wire   [13:0] add_ln447_29_fu_5530_p2;
wire   [13:0] add_ln447_34_fu_5543_p2;
wire   [5:0] empty_240_fu_5572_p2;
wire   [5:0] empty_252_fu_5589_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [8:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to11;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_3554;
reg    ap_condition_3560;
reg    ap_condition_3566;
reg    ap_condition_3572;
reg    ap_condition_3578;
reg    ap_condition_3584;
reg    ap_condition_3590;
reg    ap_condition_3596;
reg    ap_condition_3602;
reg    ap_condition_3608;
reg    ap_condition_3614;
reg    ap_condition_3620;
reg    ap_condition_3626;
reg    ap_condition_3632;
reg    ap_condition_3638;
reg    ap_condition_3644;
reg    ap_condition_3650;
reg    ap_condition_3656;
reg    ap_condition_3660;
reg    ap_condition_3663;
reg    ap_condition_3666;
reg    ap_condition_3669;
reg    ap_condition_3672;
reg    ap_condition_3675;
reg    ap_condition_3678;
reg    ap_condition_3681;
reg    ap_condition_3684;
reg    ap_condition_3687;
reg    ap_condition_3690;
reg    ap_condition_3693;
reg    ap_condition_3708;
reg    ap_condition_3715;
reg    ap_condition_3722;
reg    ap_condition_3729;
reg    ap_condition_3736;
reg    ap_condition_3743;
reg    ap_condition_3750;
reg    ap_condition_3757;
reg    ap_condition_3764;
reg    ap_condition_3771;
reg    ap_condition_3778;
reg    ap_condition_3785;
reg    ap_condition_3792;
reg    ap_condition_3799;
reg    ap_condition_3806;
reg    ap_condition_3813;
reg    ap_condition_3820;
reg    ap_condition_3827;
reg    ap_condition_3830;
reg    ap_condition_3833;
reg    ap_condition_3836;
reg    ap_condition_3839;
reg    ap_condition_3842;
reg    ap_condition_3845;
reg    ap_condition_3848;
reg    ap_condition_3851;
reg    ap_condition_3854;
reg    ap_condition_3857;
reg    ap_condition_3860;
reg    ap_condition_3863;
reg    ap_condition_3871;
reg    ap_condition_3879;
reg    ap_condition_3886;
reg    ap_condition_3893;
reg    ap_condition_3900;
reg    ap_condition_3907;
reg    ap_condition_3914;
reg    ap_condition_3921;
reg    ap_condition_3928;
reg    ap_condition_3935;
reg    ap_condition_3942;
reg    ap_condition_3949;
reg    ap_condition_3956;
reg    ap_condition_3963;
reg    ap_condition_3970;
reg    ap_condition_3977;
reg    ap_condition_3984;
reg    ap_condition_3991;
reg    ap_condition_3994;
reg    ap_condition_3997;
reg    ap_condition_4000;
reg    ap_condition_4003;
reg    ap_condition_4006;
reg    ap_condition_4009;
reg    ap_condition_4012;
reg    ap_condition_4015;
reg    ap_condition_4018;
reg    ap_condition_4021;
reg    ap_condition_4024;
reg    ap_condition_4027;
reg    ap_condition_4036;
reg    ap_condition_4045;
reg    ap_condition_4052;
reg    ap_condition_4059;
reg    ap_condition_4066;
reg    ap_condition_4073;
reg    ap_condition_4080;
reg    ap_condition_4087;
reg    ap_condition_4094;
reg    ap_condition_4101;
reg    ap_condition_4108;
reg    ap_condition_4115;
reg    ap_condition_4122;
reg    ap_condition_4129;
reg    ap_condition_4136;
reg    ap_condition_4143;
reg    ap_condition_4150;
reg    ap_condition_4157;
reg    ap_condition_4160;
reg    ap_condition_4163;
reg    ap_condition_4166;
reg    ap_condition_4169;
reg    ap_condition_4172;
reg    ap_condition_4175;
reg    ap_condition_4178;
reg    ap_condition_4181;
reg    ap_condition_4184;
reg    ap_condition_4187;
reg    ap_condition_4190;
reg    ap_condition_4193;
reg    ap_condition_4203;
reg    ap_condition_4213;
reg    ap_condition_4220;
reg    ap_condition_4227;
reg    ap_condition_4234;
reg    ap_condition_4241;
reg    ap_condition_4248;
reg    ap_condition_4255;
reg    ap_condition_4262;
reg    ap_condition_4269;
reg    ap_condition_4276;
reg    ap_condition_4283;
reg    ap_condition_4290;
reg    ap_condition_4297;
reg    ap_condition_4304;
reg    ap_condition_4311;
reg    ap_condition_4318;
reg    ap_condition_4325;
reg    ap_condition_4328;
reg    ap_condition_4331;
reg    ap_condition_4334;
reg    ap_condition_4337;
reg    ap_condition_4340;
reg    ap_condition_4343;
reg    ap_condition_4346;
reg    ap_condition_4349;
reg    ap_condition_4352;
reg    ap_condition_4355;
reg    ap_condition_4358;
reg    ap_condition_4361;
reg    ap_condition_4372;
reg    ap_condition_4383;
reg    ap_condition_4390;
reg    ap_condition_4397;
reg    ap_condition_4404;
reg    ap_condition_4411;
reg    ap_condition_4418;
reg    ap_condition_4425;
reg    ap_condition_4432;
reg    ap_condition_4439;
reg    ap_condition_4446;
reg    ap_condition_4453;
reg    ap_condition_4460;
reg    ap_condition_4467;
reg    ap_condition_4474;
reg    ap_condition_4481;
reg    ap_condition_4488;
reg    ap_condition_4495;
reg    ap_condition_4498;
reg    ap_condition_4501;
reg    ap_condition_4504;
reg    ap_condition_4507;
reg    ap_condition_4510;
reg    ap_condition_4513;
reg    ap_condition_4516;
reg    ap_condition_4519;
reg    ap_condition_4522;
reg    ap_condition_4525;
reg    ap_condition_4528;
reg    ap_condition_4531;
reg    ap_condition_4543;
reg    ap_condition_4555;
reg    ap_condition_4562;
reg    ap_condition_4569;
reg    ap_condition_4576;
reg    ap_condition_4583;
reg    ap_condition_4590;
reg    ap_condition_4597;
reg    ap_condition_4604;
reg    ap_condition_4611;
reg    ap_condition_4618;
reg    ap_condition_4625;
reg    ap_condition_4632;
reg    ap_condition_4639;
reg    ap_condition_4646;
reg    ap_condition_4653;
reg    ap_condition_4660;
reg    ap_condition_4667;
reg    ap_condition_4670;
reg    ap_condition_4673;
reg    ap_condition_4676;
reg    ap_condition_4679;
reg    ap_condition_4682;
reg    ap_condition_4685;
reg    ap_condition_4688;
reg    ap_condition_4691;
reg    ap_condition_4694;
reg    ap_condition_4697;
reg    ap_condition_4700;
reg    ap_condition_4703;
reg    ap_condition_4716;
reg    ap_condition_4729;
reg    ap_condition_4736;
reg    ap_condition_4743;
reg    ap_condition_4750;
reg    ap_condition_4757;
reg    ap_condition_4764;
reg    ap_condition_4771;
reg    ap_condition_4778;
reg    ap_condition_4785;
reg    ap_condition_4792;
reg    ap_condition_4799;
reg    ap_condition_4806;
reg    ap_condition_4813;
reg    ap_condition_4820;
reg    ap_condition_4827;
reg    ap_condition_4834;
reg    ap_condition_4841;
reg    ap_condition_4844;
reg    ap_condition_4847;
reg    ap_condition_4850;
reg    ap_condition_4853;
reg    ap_condition_4856;
reg    ap_condition_4859;
reg    ap_condition_4862;
reg    ap_condition_4865;
reg    ap_condition_4868;
reg    ap_condition_4871;
reg    ap_condition_4874;
reg    ap_condition_4877;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1948(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3780_p0),
    .din1(grp_fu_3780_p1),
    .ce(1'b1),
    .dout(grp_fu_3780_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1949(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3784_p0),
    .din1(grp_fu_3784_p1),
    .ce(1'b1),
    .dout(grp_fu_3784_p2)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1950(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3788_p0),
    .din1(grp_fu_3788_p1),
    .ce(1'b1),
    .dout(grp_fu_3788_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U1951(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3792_p0),
    .din1(grp_fu_3792_p1),
    .ce(1'b1),
    .dout(grp_fu_3792_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U1952(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3796_p0),
    .din1(grp_fu_3796_p1),
    .ce(1'b1),
    .dout(grp_fu_3796_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U1953(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3800_p0),
    .din1(grp_fu_3800_p1),
    .ce(1'b1),
    .dout(grp_fu_3800_p2)
);

srcnn_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U1954(
    .din0(conv3_weights_local_0_1_1_q0),
    .din1(conv3_weights_local_1_1_1_q0),
    .din2(conv3_weights_local_2_1_1_q0),
    .din3(conv3_weights_local_3_1_1_q0),
    .din4(conv3_weights_local_4_1_1_q0),
    .din5(conv3_weights_local_5_1_1_q0),
    .din6(conv3_weights_local_6_1_1_q0),
    .din7(conv3_weights_local_7_1_1_q0),
    .din8(trunc_ln417_reg_5647),
    .dout(grp_fu_3804_p10)
);

srcnn_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U1955(
    .din0(conv3_weights_local_0_0_0_q0),
    .din1(conv3_weights_local_1_0_0_q0),
    .din2(conv3_weights_local_2_0_0_q0),
    .din3(conv3_weights_local_3_0_0_q0),
    .din4(conv3_weights_local_4_0_0_q0),
    .din5(conv3_weights_local_5_0_0_q0),
    .din6(conv3_weights_local_6_0_0_q0),
    .din7(conv3_weights_local_7_0_0_q0),
    .din8(grp_fu_3825_p9),
    .dout(grp_fu_3825_p10)
);

srcnn_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U1956(
    .din0(conv3_weights_local_0_0_1_q0),
    .din1(conv3_weights_local_1_0_1_q0),
    .din2(conv3_weights_local_2_0_1_q0),
    .din3(conv3_weights_local_3_0_1_q0),
    .din4(conv3_weights_local_4_0_1_q0),
    .din5(conv3_weights_local_5_0_1_q0),
    .din6(conv3_weights_local_6_0_1_q0),
    .din7(conv3_weights_local_7_0_1_q0),
    .din8(trunc_ln417_reg_5647),
    .dout(grp_fu_3846_p10)
);

srcnn_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U1957(
    .din0(conv3_weights_local_0_1_0_q0),
    .din1(conv3_weights_local_1_1_0_q0),
    .din2(conv3_weights_local_2_1_0_q0),
    .din3(conv3_weights_local_3_1_0_q0),
    .din4(conv3_weights_local_4_1_0_q0),
    .din5(conv3_weights_local_5_1_0_q0),
    .din6(conv3_weights_local_6_1_0_q0),
    .din7(conv3_weights_local_7_1_0_q0),
    .din8(trunc_ln417_reg_5647),
    .dout(grp_fu_3867_p10)
);

srcnn_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U1958(
    .din0(conv3_weights_local_0_0_0_q0),
    .din1(conv3_weights_local_1_0_0_q0),
    .din2(conv3_weights_local_2_0_0_q0),
    .din3(conv3_weights_local_3_0_0_q0),
    .din4(conv3_weights_local_4_0_0_q0),
    .din5(conv3_weights_local_5_0_0_q0),
    .din6(conv3_weights_local_6_0_0_q0),
    .din7(conv3_weights_local_7_0_0_q0),
    .din8(grp_fu_3888_p9),
    .dout(grp_fu_3888_p10)
);

srcnn_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U1959(
    .din0(conv3_weights_local_0_0_1_q0),
    .din1(conv3_weights_local_1_0_1_q0),
    .din2(conv3_weights_local_2_0_1_q0),
    .din3(conv3_weights_local_3_0_1_q0),
    .din4(conv3_weights_local_4_0_1_q0),
    .din5(conv3_weights_local_5_0_1_q0),
    .din6(conv3_weights_local_6_0_1_q0),
    .din7(conv3_weights_local_7_0_1_q0),
    .din8(trunc_ln417_1_reg_5759),
    .dout(grp_fu_3916_p10)
);

srcnn_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U1960(
    .din0(conv3_weights_local_0_1_0_q0),
    .din1(conv3_weights_local_1_1_0_q0),
    .din2(conv3_weights_local_2_1_0_q0),
    .din3(conv3_weights_local_3_1_0_q0),
    .din4(conv3_weights_local_4_1_0_q0),
    .din5(conv3_weights_local_5_1_0_q0),
    .din6(conv3_weights_local_6_1_0_q0),
    .din7(conv3_weights_local_7_1_0_q0),
    .din8(trunc_ln417_1_reg_5759),
    .dout(grp_fu_3944_p10)
);

srcnn_mux_8_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_8_3_32_1_1_U1961(
    .din0(conv3_weights_local_0_1_1_q0),
    .din1(conv3_weights_local_1_1_1_q0),
    .din2(conv3_weights_local_2_1_1_q0),
    .din3(conv3_weights_local_3_1_1_q0),
    .din4(conv3_weights_local_4_1_1_q0),
    .din5(conv3_weights_local_5_1_1_q0),
    .din6(conv3_weights_local_6_1_1_q0),
    .din7(conv3_weights_local_7_1_1_q0),
    .din8(trunc_ln417_1_reg_5759),
    .dout(grp_fu_3972_p10)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage8),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        in_feat_fu_186 <= 6'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln417_fu_4291_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_feat_fu_186 <= select_ln417_1_fu_4329_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten288_fu_190 <= 14'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln417_fu_4291_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten288_fu_190 <= add_ln417_1_fu_4297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten35_fu_182 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln417_fu_4291_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten35_fu_182 <= select_ln419_6_fu_4693_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        pad_h_fu_178 <= 5'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln417_fu_4291_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pad_h_fu_178 <= select_ln419_1_fu_4439_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        pad_w_3_fu_174 <= 5'd0;
    end else if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pad_w_3_fu_174 <= pad_w_11_fu_4805_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_4007 <= input_tile_q2;
        end else if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            reg_4007 <= input_tile_q0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_4031 <= input_tile_q1;
        end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_4031 <= input_tile_q2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            reg_4037 <= input_tile_q2;
        end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            reg_4037 <= input_tile_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            reg_4066 <= input_tile_q0;
        end else if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            reg_4066 <= input_tile_q2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add92_1_3_i_reg_8334 <= grp_fu_3780_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add92_3_2_i_reg_8339 <= grp_fu_3784_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln447_10_reg_7531 <= add_ln447_10_fu_5393_p2;
        add_ln447_8_reg_7525 <= add_ln447_8_fu_5336_p2;
        p_cast21_reg_7358[5 : 0] <= p_cast21_fu_5233_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln447_15_reg_7879 <= add_ln447_15_fu_5513_p2;
        add_ln447_25_reg_7889 <= add_ln447_25_fu_5526_p2;
        add_ln447_30_reg_7904 <= add_ln447_30_fu_5539_p2;
        add_ln447_35_reg_7919 <= add_ln447_35_fu_5552_p2;
        p_cast22_reg_7747[5 : 0] <= p_cast22_fu_5501_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln447_2_reg_6838 <= add_ln447_2_fu_5093_p2;
        p_cast18_reg_6655[5 : 0] <= p_cast18_fu_5057_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln417_fu_4291_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln447_4_reg_5790 <= add_ln447_4_fu_4531_p2;
        add_ln447_reg_5751 <= add_ln447_fu_4353_p2;
        and_ln417_reg_5773 <= and_ln417_fu_4413_p2;
        icmp_ln419_reg_5733 <= icmp_ln419_fu_4315_p2;
        layer3_output_tile_0_addr_reg_5809 <= p_cast30_fu_4581_p1;
        lshr_ln417_mid1_reg_5767 <= {{add_ln417_fu_4309_p2[4:3]}};
        select_ln417_reg_5745 <= select_ln417_fu_4321_p3;
        select_ln419_1_reg_5785 <= select_ln419_1_fu_4439_p3;
        select_ln419_3_reg_5796 <= select_ln419_3_fu_4559_p3;
        select_ln419_cast5_reg_5801[4 : 0] <= select_ln419_cast5_fu_4567_p1[4 : 0];
        select_ln419_reg_5779 <= select_ln419_fu_4431_p3;
        trunc_ln417_1_reg_5759 <= trunc_ln417_1_fu_4359_p1;
        zext_ln447_16_reg_5819[3 : 0] <= zext_ln447_16_fu_4629_p1[3 : 0];
        zext_ln447_22_reg_5832[3 : 0] <= zext_ln447_22_fu_4672_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln447_6_reg_6131 <= add_ln447_6_fu_4789_p2;
        tmp_3_reg_5965[1 : 0] <= tmp_3_fu_4721_p4[1 : 0];
tmp_3_reg_5965[4 : 3] <= tmp_3_fu_4721_p4[4 : 3];
        zext_ln447_28_reg_6149[4 : 0] <= zext_ln447_28_fu_4824_p1[4 : 0];
        zext_ln447_34_reg_6162[4 : 0] <= zext_ln447_34_fu_4857_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        mul_1_2_i_reg_8074_pp0_iter1_reg <= mul_1_2_i_reg_8074;
        mul_1_2_i_reg_8074_pp0_iter2_reg <= mul_1_2_i_reg_8074_pp0_iter1_reg;
        mul_1_3_i_reg_8079_pp0_iter1_reg <= mul_1_3_i_reg_8079;
        mul_1_3_i_reg_8079_pp0_iter2_reg <= mul_1_3_i_reg_8079_pp0_iter1_reg;
        mul_1_3_i_reg_8079_pp0_iter3_reg <= mul_1_3_i_reg_8079_pp0_iter2_reg;
        mul_7_i_reg_8069_pp0_iter1_reg <= mul_7_i_reg_8069;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln417_reg_5729 <= icmp_ln417_fu_4291_p2;
        icmp_ln417_reg_5729_pp0_iter1_reg <= icmp_ln417_reg_5729;
        icmp_ln419_reg_5733_pp0_iter1_reg <= icmp_ln419_reg_5733;
        layer3_output_tile_0_addr_reg_5809_pp0_iter10_reg <= layer3_output_tile_0_addr_reg_5809_pp0_iter9_reg;
        layer3_output_tile_0_addr_reg_5809_pp0_iter11_reg <= layer3_output_tile_0_addr_reg_5809_pp0_iter10_reg;
        layer3_output_tile_0_addr_reg_5809_pp0_iter1_reg <= layer3_output_tile_0_addr_reg_5809;
        layer3_output_tile_0_addr_reg_5809_pp0_iter2_reg <= layer3_output_tile_0_addr_reg_5809_pp0_iter1_reg;
        layer3_output_tile_0_addr_reg_5809_pp0_iter3_reg <= layer3_output_tile_0_addr_reg_5809_pp0_iter2_reg;
        layer3_output_tile_0_addr_reg_5809_pp0_iter4_reg <= layer3_output_tile_0_addr_reg_5809_pp0_iter3_reg;
        layer3_output_tile_0_addr_reg_5809_pp0_iter5_reg <= layer3_output_tile_0_addr_reg_5809_pp0_iter4_reg;
        layer3_output_tile_0_addr_reg_5809_pp0_iter6_reg <= layer3_output_tile_0_addr_reg_5809_pp0_iter5_reg;
        layer3_output_tile_0_addr_reg_5809_pp0_iter7_reg <= layer3_output_tile_0_addr_reg_5809_pp0_iter6_reg;
        layer3_output_tile_0_addr_reg_5809_pp0_iter8_reg <= layer3_output_tile_0_addr_reg_5809_pp0_iter7_reg;
        layer3_output_tile_0_addr_reg_5809_pp0_iter9_reg <= layer3_output_tile_0_addr_reg_5809_pp0_iter8_reg;
        mul_2_2_i_reg_8264_pp0_iter2_reg <= mul_2_2_i_reg_8264;
        mul_2_2_i_reg_8264_pp0_iter3_reg <= mul_2_2_i_reg_8264_pp0_iter2_reg;
        mul_2_2_i_reg_8264_pp0_iter4_reg <= mul_2_2_i_reg_8264_pp0_iter3_reg;
        mul_2_2_i_reg_8264_pp0_iter5_reg <= mul_2_2_i_reg_8264_pp0_iter4_reg;
        mul_2_3_i_reg_8269_pp0_iter2_reg <= mul_2_3_i_reg_8269;
        mul_2_3_i_reg_8269_pp0_iter3_reg <= mul_2_3_i_reg_8269_pp0_iter2_reg;
        mul_2_3_i_reg_8269_pp0_iter4_reg <= mul_2_3_i_reg_8269_pp0_iter3_reg;
        mul_2_3_i_reg_8269_pp0_iter5_reg <= mul_2_3_i_reg_8269_pp0_iter4_reg;
        mul_2_3_i_reg_8269_pp0_iter6_reg <= mul_2_3_i_reg_8269_pp0_iter5_reg;
        mul_3_i_reg_8274_pp0_iter2_reg <= mul_3_i_reg_8274;
        mul_3_i_reg_8274_pp0_iter3_reg <= mul_3_i_reg_8274_pp0_iter2_reg;
        mul_3_i_reg_8274_pp0_iter4_reg <= mul_3_i_reg_8274_pp0_iter3_reg;
        mul_3_i_reg_8274_pp0_iter5_reg <= mul_3_i_reg_8274_pp0_iter4_reg;
        mul_3_i_reg_8274_pp0_iter6_reg <= mul_3_i_reg_8274_pp0_iter5_reg;
        mul_3_i_reg_8274_pp0_iter7_reg <= mul_3_i_reg_8274_pp0_iter6_reg;
        p_cast6_reg_5661[1 : 0] <= p_cast6_fu_4235_p1[1 : 0];
p_cast6_reg_5661[4 : 3] <= p_cast6_fu_4235_p1[4 : 3];
        th_reg_5641 <= pad_h_fu_178;
        tmp_reg_5655[1 : 0] <= tmp_fu_4225_p4[1 : 0];
tmp_reg_5655[4 : 3] <= tmp_fu_4225_p4[4 : 3];
        trunc_ln417_1_reg_5759_pp0_iter1_reg <= trunc_ln417_1_reg_5759;
        trunc_ln417_reg_5647 <= trunc_ln417_fu_4211_p1;
        trunc_ln417_reg_5647_pp0_iter1_reg <= trunc_ln417_reg_5647;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_tile_load_24_reg_8279 <= input_tile_q0;
        mul_2_2_i_reg_8264 <= grp_fu_3792_p2;
        mul_2_3_i_reg_8269 <= grp_fu_3796_p2;
        mul_3_i_reg_8274 <= grp_fu_3800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        layer3_output_tile_0_load_reg_6144 <= layer3_output_tile_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_1_1_i_reg_7924 <= grp_fu_3800_p2;
        mul_5_i_reg_7894 <= grp_fu_3792_p2;
        mul_6_i_reg_7909 <= grp_fu_3796_p2;
        select_ln417_19_reg_7874 <= grp_fu_3965_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_1_1_i_reg_7924_pp0_iter1_reg <= mul_1_1_i_reg_7924;
        mul_1_1_i_reg_7924_pp0_iter2_reg <= mul_1_1_i_reg_7924_pp0_iter1_reg;
        mul_6_i_reg_7909_pp0_iter1_reg <= mul_6_i_reg_7909;
        p_cast13_reg_7575[5 : 0] <= p_cast13_fu_5459_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_1_2_i_reg_8074 <= grp_fu_3796_p2;
        mul_1_3_i_reg_8079 <= grp_fu_3800_p2;
        mul_7_i_reg_8069 <= grp_fu_3792_p2;
        select_ln417_25_reg_8049 <= grp_fu_3937_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_1_4_i_reg_8169 <= grp_fu_3792_p2;
        mul_2_1_i_reg_8179 <= grp_fu_3800_p2;
        mul_2_i_reg_8174 <= grp_fu_3796_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_1_4_i_reg_8169_pp0_iter2_reg <= mul_1_4_i_reg_8169;
        mul_1_4_i_reg_8169_pp0_iter3_reg <= mul_1_4_i_reg_8169_pp0_iter2_reg;
        mul_1_4_i_reg_8169_pp0_iter4_reg <= mul_1_4_i_reg_8169_pp0_iter3_reg;
        mul_2_1_i_reg_8179_pp0_iter2_reg <= mul_2_1_i_reg_8179;
        mul_2_1_i_reg_8179_pp0_iter3_reg <= mul_2_1_i_reg_8179_pp0_iter2_reg;
        mul_2_1_i_reg_8179_pp0_iter4_reg <= mul_2_1_i_reg_8179_pp0_iter3_reg;
        mul_2_1_i_reg_8179_pp0_iter5_reg <= mul_2_1_i_reg_8179_pp0_iter4_reg;
        mul_2_i_reg_8174_pp0_iter2_reg <= mul_2_i_reg_8174;
        mul_2_i_reg_8174_pp0_iter3_reg <= mul_2_i_reg_8174_pp0_iter2_reg;
        mul_2_i_reg_8174_pp0_iter4_reg <= mul_2_i_reg_8174_pp0_iter3_reg;
        mul_2_i_reg_8174_pp0_iter5_reg <= mul_2_i_reg_8174_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_1_i_reg_7565 <= grp_fu_3800_p2;
        mul_i_257_reg_7560 <= grp_fu_3796_p2;
        mul_i_reg_7550 <= grp_fu_3792_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_1_i_reg_7565_pp0_iter1_reg <= mul_1_i_reg_7565;
        mul_1_i_reg_7565_pp0_iter2_reg <= mul_1_i_reg_7565_pp0_iter1_reg;
        p_cast12_reg_7226[5 : 0] <= p_cast12_fu_5194_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln417_reg_5729_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_2_4_i_reg_8284 <= grp_fu_3792_p2;
        mul_3_1_i_reg_8289 <= grp_fu_3796_p2;
        mul_3_2_i_reg_8294 <= grp_fu_3800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_2_4_i_reg_8284_pp0_iter2_reg <= mul_2_4_i_reg_8284;
        mul_2_4_i_reg_8284_pp0_iter3_reg <= mul_2_4_i_reg_8284_pp0_iter2_reg;
        mul_2_4_i_reg_8284_pp0_iter4_reg <= mul_2_4_i_reg_8284_pp0_iter3_reg;
        mul_2_4_i_reg_8284_pp0_iter5_reg <= mul_2_4_i_reg_8284_pp0_iter4_reg;
        mul_2_4_i_reg_8284_pp0_iter6_reg <= mul_2_4_i_reg_8284_pp0_iter5_reg;
        mul_3_1_i_reg_8289_pp0_iter2_reg <= mul_3_1_i_reg_8289;
        mul_3_1_i_reg_8289_pp0_iter3_reg <= mul_3_1_i_reg_8289_pp0_iter2_reg;
        mul_3_1_i_reg_8289_pp0_iter4_reg <= mul_3_1_i_reg_8289_pp0_iter3_reg;
        mul_3_1_i_reg_8289_pp0_iter5_reg <= mul_3_1_i_reg_8289_pp0_iter4_reg;
        mul_3_1_i_reg_8289_pp0_iter6_reg <= mul_3_1_i_reg_8289_pp0_iter5_reg;
        mul_3_1_i_reg_8289_pp0_iter7_reg <= mul_3_1_i_reg_8289_pp0_iter6_reg;
        mul_3_2_i_reg_8294_pp0_iter2_reg <= mul_3_2_i_reg_8294;
        mul_3_2_i_reg_8294_pp0_iter3_reg <= mul_3_2_i_reg_8294_pp0_iter2_reg;
        mul_3_2_i_reg_8294_pp0_iter4_reg <= mul_3_2_i_reg_8294_pp0_iter3_reg;
        mul_3_2_i_reg_8294_pp0_iter5_reg <= mul_3_2_i_reg_8294_pp0_iter4_reg;
        mul_3_2_i_reg_8294_pp0_iter6_reg <= mul_3_2_i_reg_8294_pp0_iter5_reg;
        mul_3_2_i_reg_8294_pp0_iter7_reg <= mul_3_2_i_reg_8294_pp0_iter6_reg;
        mul_3_2_i_reg_8294_pp0_iter8_reg <= mul_3_2_i_reg_8294_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln417_reg_5729_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_3_i_reg_8299 <= grp_fu_3792_p2;
        mul_3_4_i_reg_8304 <= grp_fu_3796_p2;
        mul_4_i_reg_8309 <= grp_fu_3800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_3_3_i_reg_8299_pp0_iter2_reg <= mul_3_3_i_reg_8299;
        mul_3_3_i_reg_8299_pp0_iter3_reg <= mul_3_3_i_reg_8299_pp0_iter2_reg;
        mul_3_3_i_reg_8299_pp0_iter4_reg <= mul_3_3_i_reg_8299_pp0_iter3_reg;
        mul_3_3_i_reg_8299_pp0_iter5_reg <= mul_3_3_i_reg_8299_pp0_iter4_reg;
        mul_3_3_i_reg_8299_pp0_iter6_reg <= mul_3_3_i_reg_8299_pp0_iter5_reg;
        mul_3_3_i_reg_8299_pp0_iter7_reg <= mul_3_3_i_reg_8299_pp0_iter6_reg;
        mul_3_3_i_reg_8299_pp0_iter8_reg <= mul_3_3_i_reg_8299_pp0_iter7_reg;
        mul_3_4_i_reg_8304_pp0_iter2_reg <= mul_3_4_i_reg_8304;
        mul_3_4_i_reg_8304_pp0_iter3_reg <= mul_3_4_i_reg_8304_pp0_iter2_reg;
        mul_3_4_i_reg_8304_pp0_iter4_reg <= mul_3_4_i_reg_8304_pp0_iter3_reg;
        mul_3_4_i_reg_8304_pp0_iter5_reg <= mul_3_4_i_reg_8304_pp0_iter4_reg;
        mul_3_4_i_reg_8304_pp0_iter6_reg <= mul_3_4_i_reg_8304_pp0_iter5_reg;
        mul_3_4_i_reg_8304_pp0_iter7_reg <= mul_3_4_i_reg_8304_pp0_iter6_reg;
        mul_3_4_i_reg_8304_pp0_iter8_reg <= mul_3_4_i_reg_8304_pp0_iter7_reg;
        mul_4_i_reg_8309_pp0_iter2_reg <= mul_4_i_reg_8309;
        mul_4_i_reg_8309_pp0_iter3_reg <= mul_4_i_reg_8309_pp0_iter2_reg;
        mul_4_i_reg_8309_pp0_iter4_reg <= mul_4_i_reg_8309_pp0_iter3_reg;
        mul_4_i_reg_8309_pp0_iter5_reg <= mul_4_i_reg_8309_pp0_iter4_reg;
        mul_4_i_reg_8309_pp0_iter6_reg <= mul_4_i_reg_8309_pp0_iter5_reg;
        mul_4_i_reg_8309_pp0_iter7_reg <= mul_4_i_reg_8309_pp0_iter6_reg;
        mul_4_i_reg_8309_pp0_iter8_reg <= mul_4_i_reg_8309_pp0_iter7_reg;
        mul_4_i_reg_8309_pp0_iter9_reg <= mul_4_i_reg_8309_pp0_iter8_reg;
        p_cast2_reg_6175[1 : 0] <= p_cast2_fu_4876_p1[1 : 0];
p_cast2_reg_6175[4 : 3] <= p_cast2_fu_4876_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln417_reg_5729_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_4_1_i_reg_8314 <= grp_fu_3792_p2;
        mul_4_2_i_reg_8319 <= grp_fu_3796_p2;
        mul_4_3_i_reg_8324 <= grp_fu_3800_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_4_1_i_reg_8314_pp0_iter2_reg <= mul_4_1_i_reg_8314;
        mul_4_1_i_reg_8314_pp0_iter3_reg <= mul_4_1_i_reg_8314_pp0_iter2_reg;
        mul_4_1_i_reg_8314_pp0_iter4_reg <= mul_4_1_i_reg_8314_pp0_iter3_reg;
        mul_4_1_i_reg_8314_pp0_iter5_reg <= mul_4_1_i_reg_8314_pp0_iter4_reg;
        mul_4_1_i_reg_8314_pp0_iter6_reg <= mul_4_1_i_reg_8314_pp0_iter5_reg;
        mul_4_1_i_reg_8314_pp0_iter7_reg <= mul_4_1_i_reg_8314_pp0_iter6_reg;
        mul_4_1_i_reg_8314_pp0_iter8_reg <= mul_4_1_i_reg_8314_pp0_iter7_reg;
        mul_4_1_i_reg_8314_pp0_iter9_reg <= mul_4_1_i_reg_8314_pp0_iter8_reg;
        mul_4_2_i_reg_8319_pp0_iter10_reg <= mul_4_2_i_reg_8319_pp0_iter9_reg;
        mul_4_2_i_reg_8319_pp0_iter2_reg <= mul_4_2_i_reg_8319;
        mul_4_2_i_reg_8319_pp0_iter3_reg <= mul_4_2_i_reg_8319_pp0_iter2_reg;
        mul_4_2_i_reg_8319_pp0_iter4_reg <= mul_4_2_i_reg_8319_pp0_iter3_reg;
        mul_4_2_i_reg_8319_pp0_iter5_reg <= mul_4_2_i_reg_8319_pp0_iter4_reg;
        mul_4_2_i_reg_8319_pp0_iter6_reg <= mul_4_2_i_reg_8319_pp0_iter5_reg;
        mul_4_2_i_reg_8319_pp0_iter7_reg <= mul_4_2_i_reg_8319_pp0_iter6_reg;
        mul_4_2_i_reg_8319_pp0_iter8_reg <= mul_4_2_i_reg_8319_pp0_iter7_reg;
        mul_4_2_i_reg_8319_pp0_iter9_reg <= mul_4_2_i_reg_8319_pp0_iter8_reg;
        mul_4_3_i_reg_8324_pp0_iter10_reg <= mul_4_3_i_reg_8324_pp0_iter9_reg;
        mul_4_3_i_reg_8324_pp0_iter2_reg <= mul_4_3_i_reg_8324;
        mul_4_3_i_reg_8324_pp0_iter3_reg <= mul_4_3_i_reg_8324_pp0_iter2_reg;
        mul_4_3_i_reg_8324_pp0_iter4_reg <= mul_4_3_i_reg_8324_pp0_iter3_reg;
        mul_4_3_i_reg_8324_pp0_iter5_reg <= mul_4_3_i_reg_8324_pp0_iter4_reg;
        mul_4_3_i_reg_8324_pp0_iter6_reg <= mul_4_3_i_reg_8324_pp0_iter5_reg;
        mul_4_3_i_reg_8324_pp0_iter7_reg <= mul_4_3_i_reg_8324_pp0_iter6_reg;
        mul_4_3_i_reg_8324_pp0_iter8_reg <= mul_4_3_i_reg_8324_pp0_iter7_reg;
        mul_4_3_i_reg_8324_pp0_iter9_reg <= mul_4_3_i_reg_8324_pp0_iter8_reg;
        p_cast9_reg_6507[5 : 0] <= p_cast9_fu_5015_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln417_reg_5729_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_4_4_i_reg_8329 <= grp_fu_3792_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_4_4_i_reg_8329_pp0_iter10_reg <= mul_4_4_i_reg_8329_pp0_iter9_reg;
        mul_4_4_i_reg_8329_pp0_iter2_reg <= mul_4_4_i_reg_8329;
        mul_4_4_i_reg_8329_pp0_iter3_reg <= mul_4_4_i_reg_8329_pp0_iter2_reg;
        mul_4_4_i_reg_8329_pp0_iter4_reg <= mul_4_4_i_reg_8329_pp0_iter3_reg;
        mul_4_4_i_reg_8329_pp0_iter5_reg <= mul_4_4_i_reg_8329_pp0_iter4_reg;
        mul_4_4_i_reg_8329_pp0_iter6_reg <= mul_4_4_i_reg_8329_pp0_iter5_reg;
        mul_4_4_i_reg_8329_pp0_iter7_reg <= mul_4_4_i_reg_8329_pp0_iter6_reg;
        mul_4_4_i_reg_8329_pp0_iter8_reg <= mul_4_4_i_reg_8329_pp0_iter7_reg;
        mul_4_4_i_reg_8329_pp0_iter9_reg <= mul_4_4_i_reg_8329_pp0_iter8_reg;
        p_cast10_reg_6865[1 : 0] <= p_cast10_fu_5133_p1[1 : 0];
p_cast10_reg_6865[4 : 3] <= p_cast10_fu_5133_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        p_cast16_reg_6355[5 : 0] <= p_cast16_fu_4930_p1[5 : 0];
        p_cast3_reg_6345[1 : 0] <= p_cast3_fu_4921_p1[1 : 0];
p_cast3_reg_6345[4 : 3] <= p_cast3_fu_4921_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        p_cast19_reg_7053[1 : 0] <= p_cast19_fu_5150_p1[1 : 0];
p_cast19_reg_7053[4 : 3] <= p_cast19_fu_5150_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_3993 <= grp_fu_3804_p10;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_3997 <= input_tile_q2;
        reg_4002 <= input_tile_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_4014 <= grp_fu_3909_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_4021 <= grp_fu_3937_p3;
        reg_4026 <= grp_fu_3965_p3;
        reg_4043 <= input_tile_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_4049 <= grp_fu_3909_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_4055 <= grp_fu_3937_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_4061 <= grp_fu_3965_p3;
        reg_4072 <= input_tile_q1;
        reg_4077 <= input_tile_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln417_reg_5729_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_4082 <= grp_fu_3909_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_4087 <= input_tile_q2;
        reg_4092 <= input_tile_q1;
        reg_4097 <= input_tile_q0;
        reg_4171 <= grp_fu_4158_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln417_reg_5729_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_4102 <= grp_fu_3780_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln417_reg_5729_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_4107 <= grp_fu_3780_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_4112 <= grp_fu_3780_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_4117 <= grp_fu_3780_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_4122 <= grp_fu_3784_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_4127 <= grp_fu_3784_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_4132 <= grp_fu_3784_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_4137 <= grp_fu_3784_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_4142 <= grp_fu_3788_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_4147 <= grp_fu_3788_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_4152 <= grp_fu_3788_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_4165 <= grp_fu_4158_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        select_ln417_11_reg_7196 <= grp_fu_3965_p3;
        select_ln417_13_reg_7201 <= grp_fu_3937_p3;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd1) & (1'b0 == ap_block_pp0_stage8_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln417_reg_5729_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter1_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to11 = 1'b1;
    end else begin
        ap_idle_pp0_1to11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln417_reg_5729 == 1'd0)) begin
        if ((1'b1 == ap_condition_3656)) begin
            conv3_weights_local_0_0_0_address0 = p_cast23_fu_5594_p1;
        end else if ((1'b1 == ap_condition_3650)) begin
            conv3_weights_local_0_0_0_address0 = p_cast14_fu_5577_p1;
        end else if ((1'b1 == ap_condition_3644)) begin
            conv3_weights_local_0_0_0_address0 = p_cast22_reg_7747;
        end else if ((1'b1 == ap_condition_3638)) begin
            conv3_weights_local_0_0_0_address0 = p_cast13_reg_7575;
        end else if ((1'b1 == ap_condition_3632)) begin
            conv3_weights_local_0_0_0_address0 = p_cast21_reg_7358;
        end else if ((1'b1 == ap_condition_3626)) begin
            conv3_weights_local_0_0_0_address0 = p_cast12_reg_7226;
        end else if ((1'b1 == ap_condition_3620)) begin
            conv3_weights_local_0_0_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_3614)) begin
            conv3_weights_local_0_0_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_3608)) begin
            conv3_weights_local_0_0_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_3602)) begin
            conv3_weights_local_0_0_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_3596)) begin
            conv3_weights_local_0_0_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_3590)) begin
            conv3_weights_local_0_0_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_3584)) begin
            conv3_weights_local_0_0_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_3578)) begin
            conv3_weights_local_0_0_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_3572)) begin
            conv3_weights_local_0_0_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_3566)) begin
            conv3_weights_local_0_0_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_3560)) begin
            conv3_weights_local_0_0_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_3554)) begin
            conv3_weights_local_0_0_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_0_0_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_0_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) 
    | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) 
    | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_0_0_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3693)) begin
            conv3_weights_local_0_0_1_address0 = p_cast22_fu_5501_p1;
        end else if ((1'b1 == ap_condition_3690)) begin
            conv3_weights_local_0_0_1_address0 = p_cast13_fu_5459_p1;
        end else if ((1'b1 == ap_condition_3687)) begin
            conv3_weights_local_0_0_1_address0 = p_cast21_fu_5233_p1;
        end else if ((1'b1 == ap_condition_3684)) begin
            conv3_weights_local_0_0_1_address0 = p_cast12_fu_5194_p1;
        end else if ((1'b1 == ap_condition_3681)) begin
            conv3_weights_local_0_0_1_address0 = p_cast19_fu_5150_p1;
        end else if ((1'b1 == ap_condition_3678)) begin
            conv3_weights_local_0_0_1_address0 = p_cast10_fu_5133_p1;
        end else if ((1'b1 == ap_condition_3675)) begin
            conv3_weights_local_0_0_1_address0 = p_cast18_fu_5057_p1;
        end else if ((1'b1 == ap_condition_3672)) begin
            conv3_weights_local_0_0_1_address0 = p_cast9_fu_5015_p1;
        end else if ((1'b1 == ap_condition_3669)) begin
            conv3_weights_local_0_0_1_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_3666)) begin
            conv3_weights_local_0_0_1_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_3663)) begin
            conv3_weights_local_0_0_1_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_3660)) begin
            conv3_weights_local_0_0_1_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_0_0_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_0_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) 
    | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_0_0_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_0_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3693)) begin
            conv3_weights_local_0_1_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_3690)) begin
            conv3_weights_local_0_1_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_3687)) begin
            conv3_weights_local_0_1_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_3684)) begin
            conv3_weights_local_0_1_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_3681)) begin
            conv3_weights_local_0_1_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_3678)) begin
            conv3_weights_local_0_1_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_3675)) begin
            conv3_weights_local_0_1_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_3672)) begin
            conv3_weights_local_0_1_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_3669)) begin
            conv3_weights_local_0_1_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_3666)) begin
            conv3_weights_local_0_1_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_3663)) begin
            conv3_weights_local_0_1_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_3660)) begin
            conv3_weights_local_0_1_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_0_1_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_0_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) 
    | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_0_1_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_0_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_weights_local_0_1_1_address0 = p_cast19_reg_7053;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_weights_local_0_1_1_address0 = p_cast10_reg_6865;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_weights_local_0_1_1_address0 = p_cast18_reg_6655;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_weights_local_0_1_1_address0 = p_cast9_reg_6507;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_weights_local_0_1_1_address0 = p_cast16_reg_6355;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_weights_local_0_1_1_address0 = p_cast7_fu_4885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_weights_local_0_1_1_address0 = p_cast15_fu_4729_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_weights_local_0_1_1_address0 = p_cast6_fu_4235_p1;
        end else begin
            conv3_weights_local_0_1_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_0_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_0_1_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_0_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln417_reg_5729 == 1'd0)) begin
        if ((1'b1 == ap_condition_3827)) begin
            conv3_weights_local_1_0_0_address0 = p_cast23_fu_5594_p1;
        end else if ((1'b1 == ap_condition_3820)) begin
            conv3_weights_local_1_0_0_address0 = p_cast14_fu_5577_p1;
        end else if ((1'b1 == ap_condition_3813)) begin
            conv3_weights_local_1_0_0_address0 = p_cast22_reg_7747;
        end else if ((1'b1 == ap_condition_3806)) begin
            conv3_weights_local_1_0_0_address0 = p_cast13_reg_7575;
        end else if ((1'b1 == ap_condition_3799)) begin
            conv3_weights_local_1_0_0_address0 = p_cast21_reg_7358;
        end else if ((1'b1 == ap_condition_3792)) begin
            conv3_weights_local_1_0_0_address0 = p_cast12_reg_7226;
        end else if ((1'b1 == ap_condition_3785)) begin
            conv3_weights_local_1_0_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_3778)) begin
            conv3_weights_local_1_0_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_3771)) begin
            conv3_weights_local_1_0_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_3764)) begin
            conv3_weights_local_1_0_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_3757)) begin
            conv3_weights_local_1_0_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_3750)) begin
            conv3_weights_local_1_0_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_3743)) begin
            conv3_weights_local_1_0_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_3736)) begin
            conv3_weights_local_1_0_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_3729)) begin
            conv3_weights_local_1_0_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_3722)) begin
            conv3_weights_local_1_0_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_3715)) begin
            conv3_weights_local_1_0_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_3708)) begin
            conv3_weights_local_1_0_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_1_0_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_1_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 
    == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & 
    (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_1_0_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3863)) begin
            conv3_weights_local_1_0_1_address0 = p_cast22_fu_5501_p1;
        end else if ((1'b1 == ap_condition_3860)) begin
            conv3_weights_local_1_0_1_address0 = p_cast13_fu_5459_p1;
        end else if ((1'b1 == ap_condition_3857)) begin
            conv3_weights_local_1_0_1_address0 = p_cast21_fu_5233_p1;
        end else if ((1'b1 == ap_condition_3854)) begin
            conv3_weights_local_1_0_1_address0 = p_cast12_fu_5194_p1;
        end else if ((1'b1 == ap_condition_3851)) begin
            conv3_weights_local_1_0_1_address0 = p_cast19_fu_5150_p1;
        end else if ((1'b1 == ap_condition_3848)) begin
            conv3_weights_local_1_0_1_address0 = p_cast10_fu_5133_p1;
        end else if ((1'b1 == ap_condition_3845)) begin
            conv3_weights_local_1_0_1_address0 = p_cast18_fu_5057_p1;
        end else if ((1'b1 == ap_condition_3842)) begin
            conv3_weights_local_1_0_1_address0 = p_cast9_fu_5015_p1;
        end else if ((1'b1 == ap_condition_3839)) begin
            conv3_weights_local_1_0_1_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_3836)) begin
            conv3_weights_local_1_0_1_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_3833)) begin
            conv3_weights_local_1_0_1_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_3830)) begin
            conv3_weights_local_1_0_1_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_1_0_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_1_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 
    == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 
    == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_1_0_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_1_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_3863)) begin
            conv3_weights_local_1_1_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_3860)) begin
            conv3_weights_local_1_1_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_3857)) begin
            conv3_weights_local_1_1_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_3854)) begin
            conv3_weights_local_1_1_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_3851)) begin
            conv3_weights_local_1_1_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_3848)) begin
            conv3_weights_local_1_1_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_3845)) begin
            conv3_weights_local_1_1_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_3842)) begin
            conv3_weights_local_1_1_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_3839)) begin
            conv3_weights_local_1_1_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_3836)) begin
            conv3_weights_local_1_1_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_3833)) begin
            conv3_weights_local_1_1_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_3830)) begin
            conv3_weights_local_1_1_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_1_1_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_1_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 
    == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 
    == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_1_1_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_weights_local_1_1_1_address0 = p_cast19_reg_7053;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_weights_local_1_1_1_address0 = p_cast10_reg_6865;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_weights_local_1_1_1_address0 = p_cast18_reg_6655;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_weights_local_1_1_1_address0 = p_cast9_reg_6507;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_weights_local_1_1_1_address0 = p_cast16_reg_6355;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_weights_local_1_1_1_address0 = p_cast7_fu_4885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_weights_local_1_1_1_address0 = p_cast15_fu_4729_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_weights_local_1_1_1_address0 = p_cast6_fu_4235_p1;
        end else begin
            conv3_weights_local_1_1_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_1_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_1_1_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_1_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln417_reg_5729 == 1'd0)) begin
        if ((1'b1 == ap_condition_3991)) begin
            conv3_weights_local_2_0_0_address0 = p_cast23_fu_5594_p1;
        end else if ((1'b1 == ap_condition_3984)) begin
            conv3_weights_local_2_0_0_address0 = p_cast14_fu_5577_p1;
        end else if ((1'b1 == ap_condition_3977)) begin
            conv3_weights_local_2_0_0_address0 = p_cast22_reg_7747;
        end else if ((1'b1 == ap_condition_3970)) begin
            conv3_weights_local_2_0_0_address0 = p_cast13_reg_7575;
        end else if ((1'b1 == ap_condition_3963)) begin
            conv3_weights_local_2_0_0_address0 = p_cast21_reg_7358;
        end else if ((1'b1 == ap_condition_3956)) begin
            conv3_weights_local_2_0_0_address0 = p_cast12_reg_7226;
        end else if ((1'b1 == ap_condition_3949)) begin
            conv3_weights_local_2_0_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_3942)) begin
            conv3_weights_local_2_0_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_3935)) begin
            conv3_weights_local_2_0_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_3928)) begin
            conv3_weights_local_2_0_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_3921)) begin
            conv3_weights_local_2_0_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_3914)) begin
            conv3_weights_local_2_0_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_3907)) begin
            conv3_weights_local_2_0_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_3900)) begin
            conv3_weights_local_2_0_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_3893)) begin
            conv3_weights_local_2_0_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_3886)) begin
            conv3_weights_local_2_0_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_3879)) begin
            conv3_weights_local_2_0_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_3871)) begin
            conv3_weights_local_2_0_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_2_0_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_2_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 
    == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & 
    (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_reg_5647 
    == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_2_0_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_2_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4027)) begin
            conv3_weights_local_2_0_1_address0 = p_cast22_fu_5501_p1;
        end else if ((1'b1 == ap_condition_4024)) begin
            conv3_weights_local_2_0_1_address0 = p_cast13_fu_5459_p1;
        end else if ((1'b1 == ap_condition_4021)) begin
            conv3_weights_local_2_0_1_address0 = p_cast21_fu_5233_p1;
        end else if ((1'b1 == ap_condition_4018)) begin
            conv3_weights_local_2_0_1_address0 = p_cast12_fu_5194_p1;
        end else if ((1'b1 == ap_condition_4015)) begin
            conv3_weights_local_2_0_1_address0 = p_cast19_fu_5150_p1;
        end else if ((1'b1 == ap_condition_4012)) begin
            conv3_weights_local_2_0_1_address0 = p_cast10_fu_5133_p1;
        end else if ((1'b1 == ap_condition_4009)) begin
            conv3_weights_local_2_0_1_address0 = p_cast18_fu_5057_p1;
        end else if ((1'b1 == ap_condition_4006)) begin
            conv3_weights_local_2_0_1_address0 = p_cast9_fu_5015_p1;
        end else if ((1'b1 == ap_condition_4003)) begin
            conv3_weights_local_2_0_1_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4000)) begin
            conv3_weights_local_2_0_1_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_3997)) begin
            conv3_weights_local_2_0_1_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_3994)) begin
            conv3_weights_local_2_0_1_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_2_0_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_2_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 
    == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == 
    ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 
    == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_2_0_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_2_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4027)) begin
            conv3_weights_local_2_1_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_4024)) begin
            conv3_weights_local_2_1_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_4021)) begin
            conv3_weights_local_2_1_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_4018)) begin
            conv3_weights_local_2_1_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_4015)) begin
            conv3_weights_local_2_1_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_4012)) begin
            conv3_weights_local_2_1_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_4009)) begin
            conv3_weights_local_2_1_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_4006)) begin
            conv3_weights_local_2_1_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_4003)) begin
            conv3_weights_local_2_1_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4000)) begin
            conv3_weights_local_2_1_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_3997)) begin
            conv3_weights_local_2_1_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_3994)) begin
            conv3_weights_local_2_1_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_2_1_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_2_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 
    == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == 
    ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 
    == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_2_1_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_2_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_weights_local_2_1_1_address0 = p_cast19_reg_7053;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_weights_local_2_1_1_address0 = p_cast10_reg_6865;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_weights_local_2_1_1_address0 = p_cast18_reg_6655;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_weights_local_2_1_1_address0 = p_cast9_reg_6507;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_weights_local_2_1_1_address0 = p_cast16_reg_6355;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_weights_local_2_1_1_address0 = p_cast7_fu_4885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_weights_local_2_1_1_address0 = p_cast15_fu_4729_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_weights_local_2_1_1_address0 = p_cast6_fu_4235_p1;
        end else begin
            conv3_weights_local_2_1_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_2_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_2_1_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_2_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln417_reg_5729 == 1'd0)) begin
        if ((1'b1 == ap_condition_4157)) begin
            conv3_weights_local_3_0_0_address0 = p_cast23_fu_5594_p1;
        end else if ((1'b1 == ap_condition_4150)) begin
            conv3_weights_local_3_0_0_address0 = p_cast14_fu_5577_p1;
        end else if ((1'b1 == ap_condition_4143)) begin
            conv3_weights_local_3_0_0_address0 = p_cast22_reg_7747;
        end else if ((1'b1 == ap_condition_4136)) begin
            conv3_weights_local_3_0_0_address0 = p_cast13_reg_7575;
        end else if ((1'b1 == ap_condition_4129)) begin
            conv3_weights_local_3_0_0_address0 = p_cast21_reg_7358;
        end else if ((1'b1 == ap_condition_4122)) begin
            conv3_weights_local_3_0_0_address0 = p_cast12_reg_7226;
        end else if ((1'b1 == ap_condition_4115)) begin
            conv3_weights_local_3_0_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_4108)) begin
            conv3_weights_local_3_0_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_4101)) begin
            conv3_weights_local_3_0_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_4094)) begin
            conv3_weights_local_3_0_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_4087)) begin
            conv3_weights_local_3_0_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_4080)) begin
            conv3_weights_local_3_0_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_4073)) begin
            conv3_weights_local_3_0_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_4066)) begin
            conv3_weights_local_3_0_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_4059)) begin
            conv3_weights_local_3_0_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4052)) begin
            conv3_weights_local_3_0_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4045)) begin
            conv3_weights_local_3_0_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4036)) begin
            conv3_weights_local_3_0_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_3_0_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_3_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 
    == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) 
    & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 
    == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) 
    & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_3_0_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_3_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4193)) begin
            conv3_weights_local_3_0_1_address0 = p_cast22_fu_5501_p1;
        end else if ((1'b1 == ap_condition_4190)) begin
            conv3_weights_local_3_0_1_address0 = p_cast13_fu_5459_p1;
        end else if ((1'b1 == ap_condition_4187)) begin
            conv3_weights_local_3_0_1_address0 = p_cast21_fu_5233_p1;
        end else if ((1'b1 == ap_condition_4184)) begin
            conv3_weights_local_3_0_1_address0 = p_cast12_fu_5194_p1;
        end else if ((1'b1 == ap_condition_4181)) begin
            conv3_weights_local_3_0_1_address0 = p_cast19_fu_5150_p1;
        end else if ((1'b1 == ap_condition_4178)) begin
            conv3_weights_local_3_0_1_address0 = p_cast10_fu_5133_p1;
        end else if ((1'b1 == ap_condition_4175)) begin
            conv3_weights_local_3_0_1_address0 = p_cast18_fu_5057_p1;
        end else if ((1'b1 == ap_condition_4172)) begin
            conv3_weights_local_3_0_1_address0 = p_cast9_fu_5015_p1;
        end else if ((1'b1 == ap_condition_4169)) begin
            conv3_weights_local_3_0_1_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4166)) begin
            conv3_weights_local_3_0_1_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4163)) begin
            conv3_weights_local_3_0_1_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4160)) begin
            conv3_weights_local_3_0_1_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_3_0_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_3_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 
    == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 
    == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) 
    | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_3_0_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_3_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4193)) begin
            conv3_weights_local_3_1_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_4190)) begin
            conv3_weights_local_3_1_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_4187)) begin
            conv3_weights_local_3_1_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_4184)) begin
            conv3_weights_local_3_1_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_4181)) begin
            conv3_weights_local_3_1_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_4178)) begin
            conv3_weights_local_3_1_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_4175)) begin
            conv3_weights_local_3_1_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_4172)) begin
            conv3_weights_local_3_1_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_4169)) begin
            conv3_weights_local_3_1_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4166)) begin
            conv3_weights_local_3_1_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4163)) begin
            conv3_weights_local_3_1_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4160)) begin
            conv3_weights_local_3_1_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_3_1_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_3_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 
    == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 
    == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) 
    | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_3_1_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_3_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_weights_local_3_1_1_address0 = p_cast19_reg_7053;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_weights_local_3_1_1_address0 = p_cast10_reg_6865;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_weights_local_3_1_1_address0 = p_cast18_reg_6655;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_weights_local_3_1_1_address0 = p_cast9_reg_6507;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_weights_local_3_1_1_address0 = p_cast16_reg_6355;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_weights_local_3_1_1_address0 = p_cast7_fu_4885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_weights_local_3_1_1_address0 = p_cast15_fu_4729_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_weights_local_3_1_1_address0 = p_cast6_fu_4235_p1;
        end else begin
            conv3_weights_local_3_1_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_3_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_3_1_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_3_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln417_reg_5729 == 1'd0)) begin
        if ((1'b1 == ap_condition_4325)) begin
            conv3_weights_local_4_0_0_address0 = p_cast23_fu_5594_p1;
        end else if ((1'b1 == ap_condition_4318)) begin
            conv3_weights_local_4_0_0_address0 = p_cast14_fu_5577_p1;
        end else if ((1'b1 == ap_condition_4311)) begin
            conv3_weights_local_4_0_0_address0 = p_cast22_reg_7747;
        end else if ((1'b1 == ap_condition_4304)) begin
            conv3_weights_local_4_0_0_address0 = p_cast13_reg_7575;
        end else if ((1'b1 == ap_condition_4297)) begin
            conv3_weights_local_4_0_0_address0 = p_cast21_reg_7358;
        end else if ((1'b1 == ap_condition_4290)) begin
            conv3_weights_local_4_0_0_address0 = p_cast12_reg_7226;
        end else if ((1'b1 == ap_condition_4283)) begin
            conv3_weights_local_4_0_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_4276)) begin
            conv3_weights_local_4_0_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_4269)) begin
            conv3_weights_local_4_0_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_4262)) begin
            conv3_weights_local_4_0_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_4255)) begin
            conv3_weights_local_4_0_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_4248)) begin
            conv3_weights_local_4_0_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_4241)) begin
            conv3_weights_local_4_0_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_4234)) begin
            conv3_weights_local_4_0_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_4227)) begin
            conv3_weights_local_4_0_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4220)) begin
            conv3_weights_local_4_0_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4213)) begin
            conv3_weights_local_4_0_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4203)) begin
            conv3_weights_local_4_0_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_4_0_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_4_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) 
    & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_4_0_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_4_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4361)) begin
            conv3_weights_local_4_0_1_address0 = p_cast22_fu_5501_p1;
        end else if ((1'b1 == ap_condition_4358)) begin
            conv3_weights_local_4_0_1_address0 = p_cast13_fu_5459_p1;
        end else if ((1'b1 == ap_condition_4355)) begin
            conv3_weights_local_4_0_1_address0 = p_cast21_fu_5233_p1;
        end else if ((1'b1 == ap_condition_4352)) begin
            conv3_weights_local_4_0_1_address0 = p_cast12_fu_5194_p1;
        end else if ((1'b1 == ap_condition_4349)) begin
            conv3_weights_local_4_0_1_address0 = p_cast19_fu_5150_p1;
        end else if ((1'b1 == ap_condition_4346)) begin
            conv3_weights_local_4_0_1_address0 = p_cast10_fu_5133_p1;
        end else if ((1'b1 == ap_condition_4343)) begin
            conv3_weights_local_4_0_1_address0 = p_cast18_fu_5057_p1;
        end else if ((1'b1 == ap_condition_4340)) begin
            conv3_weights_local_4_0_1_address0 = p_cast9_fu_5015_p1;
        end else if ((1'b1 == ap_condition_4337)) begin
            conv3_weights_local_4_0_1_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4334)) begin
            conv3_weights_local_4_0_1_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4331)) begin
            conv3_weights_local_4_0_1_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4328)) begin
            conv3_weights_local_4_0_1_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_4_0_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_4_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_4_0_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_4_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4361)) begin
            conv3_weights_local_4_1_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_4358)) begin
            conv3_weights_local_4_1_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_4355)) begin
            conv3_weights_local_4_1_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_4352)) begin
            conv3_weights_local_4_1_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_4349)) begin
            conv3_weights_local_4_1_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_4346)) begin
            conv3_weights_local_4_1_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_4343)) begin
            conv3_weights_local_4_1_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_4340)) begin
            conv3_weights_local_4_1_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_4337)) begin
            conv3_weights_local_4_1_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4334)) begin
            conv3_weights_local_4_1_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4331)) begin
            conv3_weights_local_4_1_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4328)) begin
            conv3_weights_local_4_1_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_4_1_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_4_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_4_1_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_4_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_weights_local_4_1_1_address0 = p_cast19_reg_7053;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_weights_local_4_1_1_address0 = p_cast10_reg_6865;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_weights_local_4_1_1_address0 = p_cast18_reg_6655;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_weights_local_4_1_1_address0 = p_cast9_reg_6507;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_weights_local_4_1_1_address0 = p_cast16_reg_6355;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_weights_local_4_1_1_address0 = p_cast7_fu_4885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_weights_local_4_1_1_address0 = p_cast15_fu_4729_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_weights_local_4_1_1_address0 = p_cast6_fu_4235_p1;
        end else begin
            conv3_weights_local_4_1_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_4_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_4_1_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_4_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln417_reg_5729 == 1'd0)) begin
        if ((1'b1 == ap_condition_4495)) begin
            conv3_weights_local_5_0_0_address0 = p_cast23_fu_5594_p1;
        end else if ((1'b1 == ap_condition_4488)) begin
            conv3_weights_local_5_0_0_address0 = p_cast14_fu_5577_p1;
        end else if ((1'b1 == ap_condition_4481)) begin
            conv3_weights_local_5_0_0_address0 = p_cast22_reg_7747;
        end else if ((1'b1 == ap_condition_4474)) begin
            conv3_weights_local_5_0_0_address0 = p_cast13_reg_7575;
        end else if ((1'b1 == ap_condition_4467)) begin
            conv3_weights_local_5_0_0_address0 = p_cast21_reg_7358;
        end else if ((1'b1 == ap_condition_4460)) begin
            conv3_weights_local_5_0_0_address0 = p_cast12_reg_7226;
        end else if ((1'b1 == ap_condition_4453)) begin
            conv3_weights_local_5_0_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_4446)) begin
            conv3_weights_local_5_0_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_4439)) begin
            conv3_weights_local_5_0_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_4432)) begin
            conv3_weights_local_5_0_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_4425)) begin
            conv3_weights_local_5_0_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_4418)) begin
            conv3_weights_local_5_0_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_4411)) begin
            conv3_weights_local_5_0_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_4404)) begin
            conv3_weights_local_5_0_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_4397)) begin
            conv3_weights_local_5_0_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4390)) begin
            conv3_weights_local_5_0_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4383)) begin
            conv3_weights_local_5_0_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4372)) begin
            conv3_weights_local_5_0_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_5_0_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_5_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) 
    & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 
    == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_reg_5647 
    == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 
    == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 
    == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_5_0_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_5_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4531)) begin
            conv3_weights_local_5_0_1_address0 = p_cast22_fu_5501_p1;
        end else if ((1'b1 == ap_condition_4528)) begin
            conv3_weights_local_5_0_1_address0 = p_cast13_fu_5459_p1;
        end else if ((1'b1 == ap_condition_4525)) begin
            conv3_weights_local_5_0_1_address0 = p_cast21_fu_5233_p1;
        end else if ((1'b1 == ap_condition_4522)) begin
            conv3_weights_local_5_0_1_address0 = p_cast12_fu_5194_p1;
        end else if ((1'b1 == ap_condition_4519)) begin
            conv3_weights_local_5_0_1_address0 = p_cast19_fu_5150_p1;
        end else if ((1'b1 == ap_condition_4516)) begin
            conv3_weights_local_5_0_1_address0 = p_cast10_fu_5133_p1;
        end else if ((1'b1 == ap_condition_4513)) begin
            conv3_weights_local_5_0_1_address0 = p_cast18_fu_5057_p1;
        end else if ((1'b1 == ap_condition_4510)) begin
            conv3_weights_local_5_0_1_address0 = p_cast9_fu_5015_p1;
        end else if ((1'b1 == ap_condition_4507)) begin
            conv3_weights_local_5_0_1_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4504)) begin
            conv3_weights_local_5_0_1_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4501)) begin
            conv3_weights_local_5_0_1_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4498)) begin
            conv3_weights_local_5_0_1_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_5_0_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_5_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) 
    & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 
    == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 
    == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 
    1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_5_0_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_5_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4531)) begin
            conv3_weights_local_5_1_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_4528)) begin
            conv3_weights_local_5_1_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_4525)) begin
            conv3_weights_local_5_1_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_4522)) begin
            conv3_weights_local_5_1_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_4519)) begin
            conv3_weights_local_5_1_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_4516)) begin
            conv3_weights_local_5_1_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_4513)) begin
            conv3_weights_local_5_1_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_4510)) begin
            conv3_weights_local_5_1_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_4507)) begin
            conv3_weights_local_5_1_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4504)) begin
            conv3_weights_local_5_1_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4501)) begin
            conv3_weights_local_5_1_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4498)) begin
            conv3_weights_local_5_1_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_5_1_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_5_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) 
    & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 
    == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 
    == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 
    1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_5_1_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_5_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_weights_local_5_1_1_address0 = p_cast19_reg_7053;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_weights_local_5_1_1_address0 = p_cast10_reg_6865;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_weights_local_5_1_1_address0 = p_cast18_reg_6655;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_weights_local_5_1_1_address0 = p_cast9_reg_6507;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_weights_local_5_1_1_address0 = p_cast16_reg_6355;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_weights_local_5_1_1_address0 = p_cast7_fu_4885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_weights_local_5_1_1_address0 = p_cast15_fu_4729_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_weights_local_5_1_1_address0 = p_cast6_fu_4235_p1;
        end else begin
            conv3_weights_local_5_1_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_5_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_5_1_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_5_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln417_reg_5729 == 1'd0)) begin
        if ((1'b1 == ap_condition_4667)) begin
            conv3_weights_local_6_0_0_address0 = p_cast23_fu_5594_p1;
        end else if ((1'b1 == ap_condition_4660)) begin
            conv3_weights_local_6_0_0_address0 = p_cast14_fu_5577_p1;
        end else if ((1'b1 == ap_condition_4653)) begin
            conv3_weights_local_6_0_0_address0 = p_cast22_reg_7747;
        end else if ((1'b1 == ap_condition_4646)) begin
            conv3_weights_local_6_0_0_address0 = p_cast13_reg_7575;
        end else if ((1'b1 == ap_condition_4639)) begin
            conv3_weights_local_6_0_0_address0 = p_cast21_reg_7358;
        end else if ((1'b1 == ap_condition_4632)) begin
            conv3_weights_local_6_0_0_address0 = p_cast12_reg_7226;
        end else if ((1'b1 == ap_condition_4625)) begin
            conv3_weights_local_6_0_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_4618)) begin
            conv3_weights_local_6_0_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_4611)) begin
            conv3_weights_local_6_0_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_4604)) begin
            conv3_weights_local_6_0_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_4597)) begin
            conv3_weights_local_6_0_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_4590)) begin
            conv3_weights_local_6_0_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_4583)) begin
            conv3_weights_local_6_0_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_4576)) begin
            conv3_weights_local_6_0_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_4569)) begin
            conv3_weights_local_6_0_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4562)) begin
            conv3_weights_local_6_0_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4555)) begin
            conv3_weights_local_6_0_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4543)) begin
            conv3_weights_local_6_0_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_6_0_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_6_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) 
    & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 
    == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 
    == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 
    == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 
    1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 
    3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_6_0_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_6_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4703)) begin
            conv3_weights_local_6_0_1_address0 = p_cast22_fu_5501_p1;
        end else if ((1'b1 == ap_condition_4700)) begin
            conv3_weights_local_6_0_1_address0 = p_cast13_fu_5459_p1;
        end else if ((1'b1 == ap_condition_4697)) begin
            conv3_weights_local_6_0_1_address0 = p_cast21_fu_5233_p1;
        end else if ((1'b1 == ap_condition_4694)) begin
            conv3_weights_local_6_0_1_address0 = p_cast12_fu_5194_p1;
        end else if ((1'b1 == ap_condition_4691)) begin
            conv3_weights_local_6_0_1_address0 = p_cast19_fu_5150_p1;
        end else if ((1'b1 == ap_condition_4688)) begin
            conv3_weights_local_6_0_1_address0 = p_cast10_fu_5133_p1;
        end else if ((1'b1 == ap_condition_4685)) begin
            conv3_weights_local_6_0_1_address0 = p_cast18_fu_5057_p1;
        end else if ((1'b1 == ap_condition_4682)) begin
            conv3_weights_local_6_0_1_address0 = p_cast9_fu_5015_p1;
        end else if ((1'b1 == ap_condition_4679)) begin
            conv3_weights_local_6_0_1_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4676)) begin
            conv3_weights_local_6_0_1_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4673)) begin
            conv3_weights_local_6_0_1_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4670)) begin
            conv3_weights_local_6_0_1_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_6_0_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_6_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) 
    & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 
    == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_6_0_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_6_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4703)) begin
            conv3_weights_local_6_1_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_4700)) begin
            conv3_weights_local_6_1_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_4697)) begin
            conv3_weights_local_6_1_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_4694)) begin
            conv3_weights_local_6_1_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_4691)) begin
            conv3_weights_local_6_1_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_4688)) begin
            conv3_weights_local_6_1_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_4685)) begin
            conv3_weights_local_6_1_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_4682)) begin
            conv3_weights_local_6_1_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_4679)) begin
            conv3_weights_local_6_1_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4676)) begin
            conv3_weights_local_6_1_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4673)) begin
            conv3_weights_local_6_1_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4670)) begin
            conv3_weights_local_6_1_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_6_1_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_6_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) 
    & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 
    == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_6_1_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_6_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_weights_local_6_1_1_address0 = p_cast19_reg_7053;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_weights_local_6_1_1_address0 = p_cast10_reg_6865;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_weights_local_6_1_1_address0 = p_cast18_reg_6655;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_weights_local_6_1_1_address0 = p_cast9_reg_6507;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_weights_local_6_1_1_address0 = p_cast16_reg_6355;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_weights_local_6_1_1_address0 = p_cast7_fu_4885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_weights_local_6_1_1_address0 = p_cast15_fu_4729_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_weights_local_6_1_1_address0 = p_cast6_fu_4235_p1;
        end else begin
            conv3_weights_local_6_1_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_6_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_6_1_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_6_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln417_reg_5729 == 1'd0)) begin
        if ((1'b1 == ap_condition_4841)) begin
            conv3_weights_local_7_0_0_address0 = p_cast23_fu_5594_p1;
        end else if ((1'b1 == ap_condition_4834)) begin
            conv3_weights_local_7_0_0_address0 = p_cast14_fu_5577_p1;
        end else if ((1'b1 == ap_condition_4827)) begin
            conv3_weights_local_7_0_0_address0 = p_cast22_reg_7747;
        end else if ((1'b1 == ap_condition_4820)) begin
            conv3_weights_local_7_0_0_address0 = p_cast13_reg_7575;
        end else if ((1'b1 == ap_condition_4813)) begin
            conv3_weights_local_7_0_0_address0 = p_cast21_reg_7358;
        end else if ((1'b1 == ap_condition_4806)) begin
            conv3_weights_local_7_0_0_address0 = p_cast12_reg_7226;
        end else if ((1'b1 == ap_condition_4799)) begin
            conv3_weights_local_7_0_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_4792)) begin
            conv3_weights_local_7_0_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_4785)) begin
            conv3_weights_local_7_0_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_4778)) begin
            conv3_weights_local_7_0_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_4771)) begin
            conv3_weights_local_7_0_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_4764)) begin
            conv3_weights_local_7_0_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_4757)) begin
            conv3_weights_local_7_0_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_4750)) begin
            conv3_weights_local_7_0_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_4743)) begin
            conv3_weights_local_7_0_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4736)) begin
            conv3_weights_local_7_0_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4729)) begin
            conv3_weights_local_7_0_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4716)) begin
            conv3_weights_local_7_0_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_7_0_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_7_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) 
    & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) 
    & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) 
    & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & 
    (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & 
    ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 
    == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_7_0_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_7_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4877)) begin
            conv3_weights_local_7_0_1_address0 = p_cast22_fu_5501_p1;
        end else if ((1'b1 == ap_condition_4874)) begin
            conv3_weights_local_7_0_1_address0 = p_cast13_fu_5459_p1;
        end else if ((1'b1 == ap_condition_4871)) begin
            conv3_weights_local_7_0_1_address0 = p_cast21_fu_5233_p1;
        end else if ((1'b1 == ap_condition_4868)) begin
            conv3_weights_local_7_0_1_address0 = p_cast12_fu_5194_p1;
        end else if ((1'b1 == ap_condition_4865)) begin
            conv3_weights_local_7_0_1_address0 = p_cast19_fu_5150_p1;
        end else if ((1'b1 == ap_condition_4862)) begin
            conv3_weights_local_7_0_1_address0 = p_cast10_fu_5133_p1;
        end else if ((1'b1 == ap_condition_4859)) begin
            conv3_weights_local_7_0_1_address0 = p_cast18_fu_5057_p1;
        end else if ((1'b1 == ap_condition_4856)) begin
            conv3_weights_local_7_0_1_address0 = p_cast9_fu_5015_p1;
        end else if ((1'b1 == ap_condition_4853)) begin
            conv3_weights_local_7_0_1_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4850)) begin
            conv3_weights_local_7_0_1_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4847)) begin
            conv3_weights_local_7_0_1_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4844)) begin
            conv3_weights_local_7_0_1_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_7_0_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_7_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) 
    & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) 
    & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 
    == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 
    == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 
    3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_7_0_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_7_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln417_reg_5729 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_4877)) begin
            conv3_weights_local_7_1_0_address0 = p_cast20_fu_5476_p1;
        end else if ((1'b1 == ap_condition_4874)) begin
            conv3_weights_local_7_1_0_address0 = p_cast11_fu_5434_p1;
        end else if ((1'b1 == ap_condition_4871)) begin
            conv3_weights_local_7_1_0_address0 = p_cast19_reg_7053;
        end else if ((1'b1 == ap_condition_4868)) begin
            conv3_weights_local_7_1_0_address0 = p_cast10_reg_6865;
        end else if ((1'b1 == ap_condition_4865)) begin
            conv3_weights_local_7_1_0_address0 = p_cast18_reg_6655;
        end else if ((1'b1 == ap_condition_4862)) begin
            conv3_weights_local_7_1_0_address0 = p_cast9_reg_6507;
        end else if ((1'b1 == ap_condition_4859)) begin
            conv3_weights_local_7_1_0_address0 = p_cast17_fu_5032_p1;
        end else if ((1'b1 == ap_condition_4856)) begin
            conv3_weights_local_7_1_0_address0 = p_cast8_fu_4990_p1;
        end else if ((1'b1 == ap_condition_4853)) begin
            conv3_weights_local_7_1_0_address0 = p_cast16_fu_4930_p1;
        end else if ((1'b1 == ap_condition_4850)) begin
            conv3_weights_local_7_1_0_address0 = p_cast7_fu_4885_p1;
        end else if ((1'b1 == ap_condition_4847)) begin
            conv3_weights_local_7_1_0_address0 = p_cast15_fu_4729_p1;
        end else if ((1'b1 == ap_condition_4844)) begin
            conv3_weights_local_7_1_0_address0 = p_cast6_reg_5661;
        end else begin
            conv3_weights_local_7_1_0_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_7_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) 
    & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) 
    & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln417_reg_5647 
    == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | (~(trunc_ln417_reg_5647 
    == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 
    3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (icmp_ln417_reg_5729 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_7_1_0_ce0 = 1'b1;
    end else begin
        conv3_weights_local_7_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            conv3_weights_local_7_1_1_address0 = p_cast19_reg_7053;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            conv3_weights_local_7_1_1_address0 = p_cast10_reg_6865;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            conv3_weights_local_7_1_1_address0 = p_cast18_reg_6655;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            conv3_weights_local_7_1_1_address0 = p_cast9_reg_6507;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            conv3_weights_local_7_1_1_address0 = p_cast16_reg_6355;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            conv3_weights_local_7_1_1_address0 = p_cast7_fu_4885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            conv3_weights_local_7_1_1_address0 = p_cast15_fu_4729_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv3_weights_local_7_1_1_address0 = p_cast6_fu_4235_p1;
        end else begin
            conv3_weights_local_7_1_1_address0 = 'bx;
        end
    end else begin
        conv3_weights_local_7_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        conv3_weights_local_7_1_1_ce0 = 1'b1;
    end else begin
        conv3_weights_local_7_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3780_p0 = reg_4117;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3780_p0 = reg_4112;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3780_p0 = reg_4107;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3780_p0 = reg_4102;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3780_p0 = layer3_output_tile_0_load_reg_6144;
    end else begin
        grp_fu_3780_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3780_p1 = mul_1_3_i_reg_8079_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3780_p1 = mul_1_2_i_reg_8074_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3780_p1 = mul_1_1_i_reg_7924_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3780_p1 = mul_1_i_reg_7565_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3780_p1 = mul_7_i_reg_8069_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3780_p1 = mul_6_i_reg_7909_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3780_p1 = mul_5_i_reg_7894;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3780_p1 = mul_i_257_reg_7560;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3780_p1 = mul_i_reg_7550;
    end else begin
        grp_fu_3780_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3784_p0 = reg_4137;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3784_p0 = reg_4132;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3784_p0 = reg_4127;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3784_p0 = reg_4122;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3784_p0 = add92_1_3_i_reg_8334;
    end else begin
        grp_fu_3784_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3784_p1 = mul_3_2_i_reg_8294_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3784_p1 = mul_3_1_i_reg_8289_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3784_p1 = mul_3_i_reg_8274_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3784_p1 = mul_2_4_i_reg_8284_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3784_p1 = mul_2_3_i_reg_8269_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3784_p1 = mul_2_2_i_reg_8264_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3784_p1 = mul_2_1_i_reg_8179_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3784_p1 = mul_2_i_reg_8174_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3784_p1 = mul_1_4_i_reg_8169_pp0_iter4_reg;
    end else begin
        grp_fu_3784_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3788_p0 = reg_4152;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3788_p0 = reg_4147;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3788_p0 = reg_4142;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3788_p0 = add92_3_2_i_reg_8339;
    end else begin
        grp_fu_3788_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3788_p1 = mul_4_4_i_reg_8329_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3788_p1 = mul_4_3_i_reg_8324_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3788_p1 = mul_4_2_i_reg_8319_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3788_p1 = mul_4_1_i_reg_8314_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3788_p1 = mul_4_i_reg_8309_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3788_p1 = mul_3_4_i_reg_8304_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3788_p1 = mul_3_3_i_reg_8299_pp0_iter8_reg;
    end else begin
        grp_fu_3788_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3792_p0 = reg_4055;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3792_p0 = reg_4171;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3792_p0 = select_ln417_11_reg_7196;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3792_p0 = reg_4082;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_3792_p0 = reg_4049;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3792_p0 = reg_4014;
    end else begin
        grp_fu_3792_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3792_p1 = input_tile_load_24_reg_8279;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3792_p1 = reg_4043;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3792_p1 = reg_4087;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3792_p1 = reg_4037;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3792_p1 = reg_4007;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3792_p1 = reg_3997;
    end else begin
        grp_fu_3792_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3796_p0 = reg_4049;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3796_p0 = reg_4165;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3796_p0 = reg_4014;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3796_p0 = reg_4061;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3796_p0 = reg_4055;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3796_p0 = reg_4021;
    end else begin
        grp_fu_3796_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3796_p1 = reg_4092;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3796_p1 = reg_4072;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_3796_p1 = reg_4031;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3796_p1 = reg_4002;
    end else begin
        grp_fu_3796_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3800_p0 = select_ln417_25_reg_8049;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3800_p0 = reg_4014;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3800_p0 = select_ln417_19_reg_7874;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3800_p0 = select_ln417_13_reg_7201;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3800_p0 = reg_4171;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3800_p0 = reg_4165;
    end else if ((((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3800_p0 = reg_4026;
    end else begin
        grp_fu_3800_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3800_p1 = reg_4007;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3800_p1 = reg_4097;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3800_p1 = reg_4077;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_3800_p1 = reg_4066;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3800_p1 = reg_4043;
    end else begin
        grp_fu_3800_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3825_p9 = trunc_ln417_reg_5647_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3825_p9 = trunc_ln417_reg_5647;
    end else begin
        grp_fu_3825_p9 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3888_p9 = trunc_ln417_1_reg_5759_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3888_p9 = trunc_ln417_1_reg_5759;
    end else begin
        grp_fu_3888_p9 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3909_p0 = icmp_ln419_reg_5733_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3909_p0 = icmp_ln419_reg_5733;
    end else begin
        grp_fu_3909_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        input_tile_address0 = zext_ln447_39_fu_5568_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        input_tile_address0 = zext_ln447_33_fu_5564_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        input_tile_address0 = zext_ln447_21_fu_5521_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        input_tile_address0 = zext_ln447_14_fu_5404_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        input_tile_address0 = zext_ln447_37_fu_5184_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        input_tile_address0 = zext_ln447_25_fu_5114_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        input_tile_address0 = zext_ln447_30_fu_4980_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        input_tile_address0 = zext_ln447_18_fu_4800_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        input_tile_address0 = zext_ln447_11_fu_4592_p1;
    end else begin
        input_tile_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            input_tile_address1 = zext_ln447_15_fu_5556_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            input_tile_address1 = zext_ln447_38_fu_5547_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            input_tile_address1 = zext_ln447_26_fu_5424_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            input_tile_address1 = zext_ln447_31_fu_5175_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_tile_address1 = zext_ln447_19_fu_5104_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_tile_address1 = zext_ln447_12_fu_4962_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_tile_address1 = zext_ln447_35_fu_4866_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_tile_address1 = zext_ln447_23_fu_4682_p1;
        end else begin
            input_tile_address1 = 'bx;
        end
    end else begin
        input_tile_address1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            input_tile_address2 = zext_ln447_27_fu_5560_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            input_tile_address2 = zext_ln447_32_fu_5534_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            input_tile_address2 = zext_ln447_20_fu_5414_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            input_tile_address2 = zext_ln447_13_fu_5166_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            input_tile_address2 = zext_ln447_36_fu_5123_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            input_tile_address2 = zext_ln447_24_fu_4971_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            input_tile_address2 = zext_ln447_29_fu_4833_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            input_tile_address2 = zext_ln447_17_fu_4639_p1;
        end else begin
            input_tile_address2 = 'bx;
        end
    end else begin
        input_tile_address2 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        input_tile_ce0 = 1'b1;
    end else begin
        input_tile_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        input_tile_ce1 = 1'b1;
    end else begin
        input_tile_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        input_tile_ce2 = 1'b1;
    end else begin
        input_tile_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        layer3_output_tile_0_address0 = layer3_output_tile_0_addr_reg_5809_pp0_iter11_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        layer3_output_tile_0_address0 = p_cast30_fu_4581_p1;
    end else begin
        layer3_output_tile_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        layer3_output_tile_0_ce0 = 1'b1;
    end else begin
        layer3_output_tile_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        layer3_output_tile_0_we0 = 1'b1;
    end else begin
        layer3_output_tile_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to11 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln417_1_fu_4297_p2 = (indvar_flatten288_fu_190 + 14'd1);

assign add_ln417_fu_4309_p2 = (in_feat_fu_186 + 6'd1);

assign add_ln419_fu_4687_p2 = (indvar_flatten35_fu_182 + 10'd1);

assign add_ln437_3_fu_4650_p2 = ($signed(trunc_ln437_fu_4597_p1) + $signed(4'd15));

assign add_ln437_4_fu_4838_p2 = (select_ln419_reg_5779 + 5'd2);

assign add_ln437_fu_4601_p2 = ($signed(select_ln419_fu_4431_p3) + $signed(5'd30));

assign add_ln438_fu_4607_p2 = ($signed(trunc_ln437_fu_4597_p1) + $signed(4'd14));

assign add_ln447_10_fu_5393_p2 = (p_shl4_fu_5385_p3 + zext_ln447_10_fu_5377_p1);

assign add_ln447_11_fu_4586_p2 = (add_ln447_4_fu_4531_p2 + select_ln419_cast5_fu_4567_p1);

assign add_ln447_12_fu_4958_p2 = (add_ln447_6_reg_6131 + select_ln419_cast5_reg_5801);

assign add_ln447_13_fu_5162_p2 = (add_ln447_2_reg_6838 + select_ln419_cast5_reg_5801);

assign add_ln447_14_fu_5399_p2 = (add_ln447_8_fu_5336_p2 + select_ln419_cast5_reg_5801);

assign add_ln447_15_fu_5513_p2 = (add_ln447_10_reg_7531 + select_ln419_cast5_reg_5801);

assign add_ln447_16_fu_4633_p2 = (add_ln447_4_fu_4531_p2 + zext_ln447_16_fu_4629_p1);

assign add_ln447_17_fu_4795_p2 = (add_ln447_6_fu_4789_p2 + zext_ln447_16_reg_5819);

assign add_ln447_18_fu_5099_p2 = (add_ln447_2_fu_5093_p2 + zext_ln447_16_reg_5819);

assign add_ln447_19_fu_5409_p2 = (add_ln447_8_fu_5336_p2 + zext_ln447_16_reg_5819);

assign add_ln447_1_fu_5072_p2 = (add_ln447_reg_5751 + select_ln419_1_cast4_fu_5069_p1);

assign add_ln447_20_fu_5517_p2 = (add_ln447_10_reg_7531 + zext_ln447_16_reg_5819);

assign add_ln447_21_fu_4676_p2 = (add_ln447_4_fu_4531_p2 + zext_ln447_22_fu_4672_p1);

assign add_ln447_22_fu_4967_p2 = (add_ln447_6_reg_6131 + zext_ln447_22_reg_5832);

assign add_ln447_23_fu_5109_p2 = (add_ln447_2_fu_5093_p2 + zext_ln447_22_reg_5832);

assign add_ln447_24_fu_5419_p2 = (add_ln447_8_fu_5336_p2 + zext_ln447_22_reg_5832);

assign add_ln447_25_fu_5526_p2 = (add_ln447_10_reg_7531 + zext_ln447_22_reg_5832);

assign add_ln447_26_fu_4828_p2 = (add_ln447_4_reg_5790 + zext_ln447_28_fu_4824_p1);

assign add_ln447_27_fu_4976_p2 = (add_ln447_6_reg_6131 + zext_ln447_28_reg_6149);

assign add_ln447_28_fu_5171_p2 = (add_ln447_2_reg_6838 + zext_ln447_28_reg_6149);

assign add_ln447_29_fu_5530_p2 = (add_ln447_8_reg_7525 + zext_ln447_28_reg_6149);

assign add_ln447_2_fu_5093_p2 = (p_shl8_fu_5085_p3 + zext_ln447_2_fu_5077_p1);

assign add_ln447_30_fu_5539_p2 = (add_ln447_10_reg_7531 + zext_ln447_28_reg_6149);

assign add_ln447_31_fu_4861_p2 = (add_ln447_4_reg_5790 + zext_ln447_34_fu_4857_p1);

assign add_ln447_32_fu_5119_p2 = (add_ln447_6_reg_6131 + zext_ln447_34_reg_6162);

assign add_ln447_33_fu_5180_p2 = (add_ln447_2_reg_6838 + zext_ln447_34_reg_6162);

assign add_ln447_34_fu_5543_p2 = (add_ln447_8_reg_7525 + zext_ln447_34_reg_6162);

assign add_ln447_35_fu_5552_p2 = (add_ln447_10_reg_7531 + zext_ln447_34_reg_6162);

assign add_ln447_3_fu_4509_p2 = (add_ln447_fu_4353_p2 + zext_ln447_3_fu_4505_p1);

assign add_ln447_4_fu_4531_p2 = (p_shl7_fu_4523_p3 + zext_ln447_4_fu_4515_p1);

assign add_ln447_5_fu_4768_p2 = (add_ln447_reg_5751 + zext_ln447_5_fu_4765_p1);

assign add_ln447_6_fu_4789_p2 = (p_shl6_fu_4781_p3 + zext_ln447_6_fu_4773_p1);

assign add_ln447_7_fu_5315_p2 = (add_ln447_reg_5751 + zext_ln447_7_fu_5311_p1);

assign add_ln447_8_fu_5336_p2 = (p_shl5_fu_5328_p3 + zext_ln447_8_fu_5320_p1);

assign add_ln447_9_fu_5372_p2 = (add_ln447_reg_5751 + zext_ln447_9_fu_5368_p1);

assign add_ln447_fu_4353_p2 = (zext_ln447_1_fu_4349_p1 + zext_ln447_fu_4337_p1);

assign and_ln417_fu_4413_p2 = (xor_ln417_fu_4401_p2 & icmp_ln421_fu_4407_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage2_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage3_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage4_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage5_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage6_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage7_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage8_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage8_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage8_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage8_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage5_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage6_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage7_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage8_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage5_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage6_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage7_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage8_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3554 = ((1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3560 = ((1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3566 = ((1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3572 = ((1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3578 = ((1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_3584 = ((1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_3590 = ((1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3596 = ((1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3602 = ((1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3608 = ((1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3614 = ((1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3620 = ((1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3626 = ((1'b0 == ap_block_pp0_stage8) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_3632 = ((1'b0 == ap_block_pp0_stage8) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_3638 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3644 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3650 = ((1'b0 == ap_block_pp0_stage1) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_3656 = ((1'b0 == ap_block_pp0_stage1) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_3660 = ((1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3663 = ((1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3666 = ((1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3669 = ((1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3672 = ((1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_3675 = ((1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_3678 = ((1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3681 = ((1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3684 = ((1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3687 = ((1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3690 = ((1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd0) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3693 = ((1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd0) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3708 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3715 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3722 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3729 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3736 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_3743 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_3750 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3757 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3764 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3771 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3778 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3785 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3792 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_3799 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_3806 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3813 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3820 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_3827 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_3830 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3833 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3836 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3839 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3842 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_3845 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_3848 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3851 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3854 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3857 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3860 = (~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd1) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3863 = (~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd1) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3871 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3879 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3886 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3893 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_3900 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_3907 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_3914 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3921 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_3928 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3935 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_3942 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3949 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_3956 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_3963 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_3970 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3977 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_3984 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_3991 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_3994 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_3997 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4000 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4003 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4006 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4009 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4012 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4015 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4018 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4021 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4024 = (~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd2) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4027 = (~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd2) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4036 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4045 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4052 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4059 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4066 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4073 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4080 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4087 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4094 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4101 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4108 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4115 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4122 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_4129 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_4136 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4143 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4150 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4157 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4160 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4163 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4166 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4169 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4172 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4175 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4178 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4181 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4184 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4187 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4190 = (~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd3) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4193 = (~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd3) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4203 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4213 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4220 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4227 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4234 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4241 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4248 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4255 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4262 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4269 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4276 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4283 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4290 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_4297 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_4304 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4311 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4318 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4325 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4328 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4331 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4334 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4337 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4340 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4343 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4346 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4349 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4352 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4355 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4358 = (~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd4) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4361 = (~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd4) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4372 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4383 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4390 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4397 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4404 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4411 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4418 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4425 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4432 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4439 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4446 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4453 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4460 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_4467 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_4474 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4481 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4488 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4495 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4498 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4501 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4504 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4507 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4510 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4513 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4516 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4519 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4522 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4525 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4528 = (~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd5) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4531 = (~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd5) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4543 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4555 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4562 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4569 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4576 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4583 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4590 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4597 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4604 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4611 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4618 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4625 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4632 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_4639 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_4646 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4653 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4660 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4667 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4670 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4673 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4676 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4679 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4682 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4685 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4688 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4691 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4694 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4697 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4700 = (~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd6) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4703 = (~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd6) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4716 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4729 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4736 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4743 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4750 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4757 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4764 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4771 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4778 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4785 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4792 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4799 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4806 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_4813 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage8) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_4820 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4827 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage0) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_4834 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4841 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage1) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_4844 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4847 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage2) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_4850 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4853 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage3) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_4856 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4859 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage4) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4));
end

always @ (*) begin
    ap_condition_4862 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4865 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage5) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5));
end

always @ (*) begin
    ap_condition_4868 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4871 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage6) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_4874 = (~(trunc_ln417_reg_5647 == 3'd6) & ~(trunc_ln417_reg_5647 == 3'd5) & ~(trunc_ln417_reg_5647 == 3'd4) & ~(trunc_ln417_reg_5647 == 3'd3) & ~(trunc_ln417_reg_5647 == 3'd2) & ~(trunc_ln417_reg_5647 == 3'd1) & ~(trunc_ln417_reg_5647 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_reg_5647 == 3'd7) & (icmp_ln419_reg_5733 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_4877 = (~(trunc_ln417_1_reg_5759 == 3'd6) & ~(trunc_ln417_1_reg_5759 == 3'd5) & ~(trunc_ln417_1_reg_5759 == 3'd4) & ~(trunc_ln417_1_reg_5759 == 3'd3) & ~(trunc_ln417_1_reg_5759 == 3'd2) & ~(trunc_ln417_1_reg_5759 == 3'd1) & ~(trunc_ln417_1_reg_5759 == 3'd0) & (1'b0 == ap_block_pp0_stage7) & (trunc_ln417_1_reg_5759 == 3'd7) & (icmp_ln419_reg_5733 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage8;

assign cmp62_3_i_fu_5211_p2 = ((indvars_iv_next150_i_fu_5206_p2 > 5'd16) ? 1'b1 : 1'b0);

assign cmp62_3_i_mid1_fu_5290_p2 = ((indvars_iv_next150_i_mid1_fu_5285_p2 > 5'd16) ? 1'b1 : 1'b0);

assign cmp62_4_i_fu_5222_p2 = ((empty_244_fu_5217_p2 > 5'd16) ? 1'b1 : 1'b0);

assign cmp62_4_i_mid1_fu_5347_p2 = ((p_mid133_fu_5342_p2 > 5'd16) ? 1'b1 : 1'b0);

assign empty_234_fu_4985_p2 = (p_cast2_reg_6175 + 6'd2);

assign empty_235_fu_5010_p2 = (p_cast2_reg_6175 + 6'd3);

assign empty_236_fu_5128_p2 = (tmp_reg_5655 | 5'd4);

assign empty_237_fu_5429_p2 = (p_cast2_reg_6175 + 6'd5);

assign empty_238_fu_5189_p2 = (p_cast2_reg_6175 + 6'd6);

assign empty_239_fu_5454_p2 = (p_cast2_reg_6175 + 6'd7);

assign empty_240_fu_5572_p2 = (p_cast2_reg_6175 + 6'd8);

assign empty_242_fu_4247_p1 = pad_h_fu_178[3:0];

assign empty_243_fu_4251_p2 = ($signed(pad_h_fu_178) + $signed(5'd30));

assign empty_244_fu_5217_p2 = (th_reg_5641 + 5'd2);

assign empty_245_fu_4924_p2 = (p_cast3_fu_4921_p1 + 6'd1);

assign empty_246_fu_5027_p2 = (p_cast3_reg_6345 + 6'd2);

assign empty_247_fu_5052_p2 = (p_cast3_reg_6345 + 6'd3);

assign empty_248_fu_5145_p2 = (tmp_3_reg_5965 | 5'd4);

assign empty_249_fu_5471_p2 = (p_cast3_reg_6345 + 6'd5);

assign empty_250_fu_5228_p2 = (p_cast3_reg_6345 + 6'd6);

assign empty_251_fu_5496_p2 = (p_cast3_reg_6345 + 6'd7);

assign empty_252_fu_5589_p2 = (p_cast3_reg_6345 + 6'd8);

assign empty_254_fu_4459_p2 = (p_shl9_fu_4451_p3 + select_ln419_1_cast_fu_4447_p1);

assign empty_255_fu_4465_p1 = indvars_iv_next150_i_dup_fu_4419_p2[3:0];

assign empty_256_fu_4575_p2 = (empty_254_fu_4459_p2 + select_ln419_cast_fu_4571_p1);

assign empty_fu_4879_p2 = (p_cast2_fu_4876_p1 + 6'd1);

assign grp_fu_3909_p3 = ((grp_fu_3909_p0[0:0] == 1'b1) ? grp_fu_3888_p10 : grp_fu_3825_p10);

assign grp_fu_3937_p3 = ((icmp_ln419_reg_5733[0:0] == 1'b1) ? grp_fu_3916_p10 : grp_fu_3846_p10);

assign grp_fu_3965_p3 = ((icmp_ln419_reg_5733[0:0] == 1'b1) ? grp_fu_3944_p10 : grp_fu_3867_p10);

assign grp_fu_4158_p3 = ((icmp_ln419_reg_5733[0:0] == 1'b1) ? grp_fu_3972_p10 : reg_3993);

assign icmp_ln417_fu_4291_p2 = ((indvar_flatten288_fu_190 == 14'd9248) ? 1'b1 : 1'b0);

assign icmp_ln419_fu_4315_p2 = ((indvar_flatten35_fu_182 == 10'd289) ? 1'b1 : 1'b0);

assign icmp_ln421_fu_4407_p2 = ((pad_w_3_fu_174 == 5'd17) ? 1'b1 : 1'b0);

assign icmp_ln441_1_fu_4843_p2 = ((add_ln437_4_fu_4838_p2 > 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln441_fu_4810_p2 = ((pad_w_11_fu_4805_p2 > 5'd16) ? 1'b1 : 1'b0);

assign indvars_iv_next150_i_dup_fu_4419_p2 = (select_ln417_fu_4321_p3 + 5'd1);

assign indvars_iv_next150_i_fu_5206_p2 = (th_reg_5641 + 5'd1);

assign indvars_iv_next150_i_mid1_fu_5285_p2 = (select_ln417_reg_5745 + 5'd2);

assign layer3_output_tile_0_d0 = reg_4152;

assign lshr_ln_fu_4215_p4 = {{in_feat_fu_186[4:3]}};

assign or_ln417_1_fu_4387_p2 = (tmp_2_fu_4283_p3 | icmp_ln419_fu_4315_p2);

assign or_ln417_2_fu_5252_p2 = (icmp_ln419_reg_5733 | cmp62_3_i_fu_5211_p2);

assign or_ln417_3_fu_5272_p2 = (icmp_ln419_reg_5733 | cmp62_4_i_fu_5222_p2);

assign or_ln417_fu_4373_p2 = (tmp_1_fu_4263_p3 | icmp_ln419_fu_4315_p2);

assign or_ln419_fu_4425_p2 = (icmp_ln419_fu_4315_p2 | and_ln417_fu_4413_p2);

assign p_cast10_fu_5133_p1 = empty_236_fu_5128_p2;

assign p_cast11_fu_5434_p1 = empty_237_fu_5429_p2;

assign p_cast12_fu_5194_p1 = empty_238_fu_5189_p2;

assign p_cast13_fu_5459_p1 = empty_239_fu_5454_p2;

assign p_cast14_fu_5577_p1 = empty_240_fu_5572_p2;

assign p_cast15_fu_4729_p1 = tmp_3_fu_4721_p4;

assign p_cast16_fu_4930_p1 = empty_245_fu_4924_p2;

assign p_cast17_fu_5032_p1 = empty_246_fu_5027_p2;

assign p_cast18_fu_5057_p1 = empty_247_fu_5052_p2;

assign p_cast19_fu_5150_p1 = empty_248_fu_5145_p2;

assign p_cast1_fu_4277_p2 = ($signed(empty_242_fu_4247_p1) + $signed(4'd15));

assign p_cast1_mid1_fu_4537_p2 = ($signed(empty_255_fu_4465_p1) + $signed(4'd15));

assign p_cast20_fu_5476_p1 = empty_249_fu_5471_p2;

assign p_cast21_fu_5233_p1 = empty_250_fu_5228_p2;

assign p_cast22_fu_5501_p1 = empty_251_fu_5496_p2;

assign p_cast23_fu_5594_p1 = empty_252_fu_5589_p2;

assign p_cast2_fu_4876_p1 = tmp_reg_5655;

assign p_cast30_fu_4581_p1 = empty_256_fu_4575_p2;

assign p_cast3_fu_4921_p1 = tmp_3_reg_5965;

assign p_cast6_fu_4235_p1 = tmp_fu_4225_p4;

assign p_cast7_fu_4885_p1 = empty_fu_4879_p2;

assign p_cast8_fu_4990_p1 = empty_234_fu_4985_p2;

assign p_cast9_fu_5015_p1 = empty_235_fu_5010_p2;

assign p_cast_fu_4257_p2 = ($signed(empty_242_fu_4247_p1) + $signed(4'd14));

assign p_cast_mid1_fu_4475_p2 = ($signed(empty_255_fu_4465_p1) + $signed(4'd14));

assign p_mid129_fu_4469_p2 = ($signed(select_ln417_fu_4321_p3) + $signed(5'd31));

assign p_mid133_fu_5342_p2 = (select_ln417_reg_5745 + 5'd3);

assign p_shl4_fu_5385_p3 = {{trunc_ln447_4_fu_5381_p1}, {4'd0}};

assign p_shl5_fu_5328_p3 = {{trunc_ln447_3_fu_5324_p1}, {4'd0}};

assign p_shl6_fu_4781_p3 = {{trunc_ln447_2_fu_4777_p1}, {4'd0}};

assign p_shl7_fu_4523_p3 = {{trunc_ln447_1_fu_4519_p1}, {4'd0}};

assign p_shl8_fu_5085_p3 = {{trunc_ln447_fu_5081_p1}, {4'd0}};

assign p_shl9_fu_4451_p3 = {{select_ln419_1_fu_4439_p3}, {4'd0}};

assign pad_h_1_fu_4271_p2 = ($signed(pad_h_fu_178) + $signed(5'd31));

assign pad_h_2_mid1_fu_4551_p3 = ((tmp_5_fu_4543_p3[0:0] == 1'b1) ? 4'd0 : p_cast1_mid1_fu_4537_p2);

assign pad_h_4_mid1_fu_5296_p3 = ((cmp62_3_i_mid1_fu_5290_p2[0:0] == 1'b1) ? 5'd16 : indvars_iv_next150_i_mid1_fu_5285_p2);

assign pad_h_5_mid1_fu_5353_p3 = ((cmp62_4_i_mid1_fu_5347_p2[0:0] == 1'b1) ? 5'd16 : p_mid133_fu_5342_p2);

assign pad_h_mid1_fu_4489_p3 = ((tmp_4_fu_4481_p3[0:0] == 1'b1) ? 4'd0 : p_cast_mid1_fu_4475_p2);

assign pad_w_10_fu_4849_p3 = ((icmp_ln441_1_fu_4843_p2[0:0] == 1'b1) ? 5'd16 : add_ln437_4_fu_4838_p2);

assign pad_w_11_fu_4805_p2 = (select_ln419_reg_5779 + 5'd1);

assign pad_w_4_fu_4644_p2 = ($signed(select_ln419_fu_4431_p3) + $signed(5'd31));

assign pad_w_7_fu_4664_p3 = ((tmp_7_fu_4656_p3[0:0] == 1'b1) ? 4'd0 : add_ln437_3_fu_4650_p2);

assign pad_w_9_fu_4816_p3 = ((icmp_ln441_fu_4810_p2[0:0] == 1'b1) ? 5'd16 : pad_w_11_fu_4805_p2);

assign pad_w_fu_4621_p3 = ((tmp_6_fu_4613_p3[0:0] == 1'b1) ? 4'd0 : add_ln438_fu_4607_p2);

assign select_ln417_1_fu_4329_p3 = ((icmp_ln419_fu_4315_p2[0:0] == 1'b1) ? add_ln417_fu_4309_p2 : in_feat_fu_186);

assign select_ln417_27_fu_4379_p3 = ((or_ln417_fu_4373_p2[0:0] == 1'b1) ? 4'd0 : p_cast_fu_4257_p2);

assign select_ln417_28_fu_4393_p3 = ((or_ln417_1_fu_4387_p2[0:0] == 1'b1) ? 4'd0 : p_cast1_fu_4277_p2);

assign select_ln417_29_fu_5245_p3 = ((icmp_ln419_reg_5733[0:0] == 1'b1) ? 5'd1 : 5'd16);

assign select_ln417_30_fu_5257_p3 = ((or_ln417_2_fu_5252_p2[0:0] == 1'b1) ? select_ln417_29_fu_5245_p3 : indvars_iv_next150_i_fu_5206_p2);

assign select_ln417_31_fu_5277_p3 = ((or_ln417_3_fu_5272_p2[0:0] == 1'b1) ? select_ln417_32_fu_5265_p3 : empty_244_fu_5217_p2);

assign select_ln417_32_fu_5265_p3 = ((icmp_ln419_reg_5733[0:0] == 1'b1) ? 5'd2 : 5'd16);

assign select_ln417_fu_4321_p3 = ((icmp_ln419_fu_4315_p2[0:0] == 1'b1) ? 5'd0 : pad_h_fu_178);

assign select_ln419_1_cast4_fu_5069_p1 = select_ln419_1_reg_5785;

assign select_ln419_1_cast_fu_4447_p1 = select_ln419_1_fu_4439_p3;

assign select_ln419_1_fu_4439_p3 = ((and_ln417_fu_4413_p2[0:0] == 1'b1) ? indvars_iv_next150_i_dup_fu_4419_p2 : select_ln417_fu_4321_p3);

assign select_ln419_2_fu_4497_p3 = ((and_ln417_fu_4413_p2[0:0] == 1'b1) ? pad_h_mid1_fu_4489_p3 : select_ln417_27_fu_4379_p3);

assign select_ln419_3_fu_4559_p3 = ((and_ln417_fu_4413_p2[0:0] == 1'b1) ? pad_h_2_mid1_fu_4551_p3 : select_ln417_28_fu_4393_p3);

assign select_ln419_4_fu_5304_p3 = ((and_ln417_reg_5773[0:0] == 1'b1) ? pad_h_4_mid1_fu_5296_p3 : select_ln417_30_fu_5257_p3);

assign select_ln419_5_fu_5361_p3 = ((and_ln417_reg_5773[0:0] == 1'b1) ? pad_h_5_mid1_fu_5353_p3 : select_ln417_31_fu_5277_p3);

assign select_ln419_6_fu_4693_p3 = ((icmp_ln419_fu_4315_p2[0:0] == 1'b1) ? 10'd1 : add_ln419_fu_4687_p2);

assign select_ln419_cast5_fu_4567_p1 = select_ln419_fu_4431_p3;

assign select_ln419_cast_fu_4571_p1 = select_ln419_fu_4431_p3;

assign select_ln419_fu_4431_p3 = ((or_ln419_fu_4425_p2[0:0] == 1'b1) ? 5'd0 : pad_w_3_fu_174);

assign tmp_1_fu_4263_p3 = empty_243_fu_4251_p2[32'd4];

assign tmp_2_fu_4283_p3 = pad_h_1_fu_4271_p2[32'd4];

assign tmp_3_fu_4721_p4 = {{{lshr_ln417_mid1_reg_5767}, {1'd0}}, {lshr_ln417_mid1_reg_5767}};

assign tmp_4_fu_4481_p3 = p_mid129_fu_4469_p2[32'd4];

assign tmp_5_fu_4543_p3 = select_ln417_fu_4321_p3[32'd4];

assign tmp_6_fu_4613_p3 = add_ln437_fu_4601_p2[32'd4];

assign tmp_7_fu_4656_p3 = pad_w_4_fu_4644_p2[32'd4];

assign tmp_fu_4225_p4 = {{{lshr_ln_fu_4215_p4}, {1'd0}}, {lshr_ln_fu_4215_p4}};

assign tmp_s_fu_4341_p3 = {{select_ln417_1_fu_4329_p3}, {4'd0}};

assign trunc_ln417_1_fu_4359_p1 = add_ln417_fu_4309_p2[2:0];

assign trunc_ln417_fu_4211_p1 = in_feat_fu_186[2:0];

assign trunc_ln437_fu_4597_p1 = select_ln419_fu_4431_p3[3:0];

assign trunc_ln447_1_fu_4519_p1 = add_ln447_3_fu_4509_p2[9:0];

assign trunc_ln447_2_fu_4777_p1 = add_ln447_5_fu_4768_p2[9:0];

assign trunc_ln447_3_fu_5324_p1 = add_ln447_7_fu_5315_p2[9:0];

assign trunc_ln447_4_fu_5381_p1 = add_ln447_9_fu_5372_p2[9:0];

assign trunc_ln447_fu_5081_p1 = add_ln447_1_fu_5072_p2[9:0];

assign xor_ln417_fu_4401_p2 = (icmp_ln419_fu_4315_p2 ^ 1'd1);

assign zext_ln447_10_fu_5377_p1 = add_ln447_9_fu_5372_p2;

assign zext_ln447_11_fu_4592_p1 = add_ln447_11_fu_4586_p2;

assign zext_ln447_12_fu_4962_p1 = add_ln447_12_fu_4958_p2;

assign zext_ln447_13_fu_5166_p1 = add_ln447_13_fu_5162_p2;

assign zext_ln447_14_fu_5404_p1 = add_ln447_14_fu_5399_p2;

assign zext_ln447_15_fu_5556_p1 = add_ln447_15_reg_7879;

assign zext_ln447_16_fu_4629_p1 = pad_w_fu_4621_p3;

assign zext_ln447_17_fu_4639_p1 = add_ln447_16_fu_4633_p2;

assign zext_ln447_18_fu_4800_p1 = add_ln447_17_fu_4795_p2;

assign zext_ln447_19_fu_5104_p1 = add_ln447_18_fu_5099_p2;

assign zext_ln447_1_fu_4349_p1 = tmp_s_fu_4341_p3;

assign zext_ln447_20_fu_5414_p1 = add_ln447_19_fu_5409_p2;

assign zext_ln447_21_fu_5521_p1 = add_ln447_20_fu_5517_p2;

assign zext_ln447_22_fu_4672_p1 = pad_w_7_fu_4664_p3;

assign zext_ln447_23_fu_4682_p1 = add_ln447_21_fu_4676_p2;

assign zext_ln447_24_fu_4971_p1 = add_ln447_22_fu_4967_p2;

assign zext_ln447_25_fu_5114_p1 = add_ln447_23_fu_5109_p2;

assign zext_ln447_26_fu_5424_p1 = add_ln447_24_fu_5419_p2;

assign zext_ln447_27_fu_5560_p1 = add_ln447_25_reg_7889;

assign zext_ln447_28_fu_4824_p1 = pad_w_9_fu_4816_p3;

assign zext_ln447_29_fu_4833_p1 = add_ln447_26_fu_4828_p2;

assign zext_ln447_2_fu_5077_p1 = add_ln447_1_fu_5072_p2;

assign zext_ln447_30_fu_4980_p1 = add_ln447_27_fu_4976_p2;

assign zext_ln447_31_fu_5175_p1 = add_ln447_28_fu_5171_p2;

assign zext_ln447_32_fu_5534_p1 = add_ln447_29_fu_5530_p2;

assign zext_ln447_33_fu_5564_p1 = add_ln447_30_reg_7904;

assign zext_ln447_34_fu_4857_p1 = pad_w_10_fu_4849_p3;

assign zext_ln447_35_fu_4866_p1 = add_ln447_31_fu_4861_p2;

assign zext_ln447_36_fu_5123_p1 = add_ln447_32_fu_5119_p2;

assign zext_ln447_37_fu_5184_p1 = add_ln447_33_fu_5180_p2;

assign zext_ln447_38_fu_5547_p1 = add_ln447_34_fu_5543_p2;

assign zext_ln447_39_fu_5568_p1 = add_ln447_35_reg_7919;

assign zext_ln447_3_fu_4505_p1 = select_ln419_2_fu_4497_p3;

assign zext_ln447_4_fu_4515_p1 = add_ln447_3_fu_4509_p2;

assign zext_ln447_5_fu_4765_p1 = select_ln419_3_reg_5796;

assign zext_ln447_6_fu_4773_p1 = add_ln447_5_fu_4768_p2;

assign zext_ln447_7_fu_5311_p1 = select_ln419_4_fu_5304_p3;

assign zext_ln447_8_fu_5320_p1 = add_ln447_7_fu_5315_p2;

assign zext_ln447_9_fu_5368_p1 = select_ln419_5_fu_5361_p3;

assign zext_ln447_fu_4337_p1 = select_ln417_1_fu_4329_p3;

always @ (posedge ap_clk) begin
    tmp_reg_5655[2] <= 1'b0;
    p_cast6_reg_5661[2] <= 1'b0;
    p_cast6_reg_5661[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    select_ln419_cast5_reg_5801[13:5] <= 9'b000000000;
    zext_ln447_16_reg_5819[13:4] <= 10'b0000000000;
    zext_ln447_22_reg_5832[13:4] <= 10'b0000000000;
    tmp_3_reg_5965[2] <= 1'b0;
    zext_ln447_28_reg_6149[13:5] <= 9'b000000000;
    zext_ln447_34_reg_6162[13:5] <= 9'b000000000;
    p_cast2_reg_6175[2] <= 1'b0;
    p_cast2_reg_6175[5] <= 1'b0;
    p_cast3_reg_6345[2] <= 1'b0;
    p_cast3_reg_6345[5] <= 1'b0;
    p_cast16_reg_6355[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    p_cast9_reg_6507[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    p_cast18_reg_6655[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    p_cast10_reg_6865[2] <= 1'b1;
    p_cast10_reg_6865[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    p_cast19_reg_7053[2] <= 1'b1;
    p_cast19_reg_7053[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    p_cast12_reg_7226[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    p_cast21_reg_7358[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    p_cast13_reg_7575[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    p_cast22_reg_7747[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //srcnn_conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3
