#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 17 15:04:51 2018
# Process ID: 18664
# Current directory: C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/synth_1
# Command line: vivado.exe -log topmodule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source topmodule.tcl
# Log file: C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/synth_1/topmodule.vds
# Journal file: C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source topmodule.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/reed_solomon_erasure/ProjRSErasure/SolutionX/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top topmodule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 312.527 ; gain = 102.449
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'topmodule' [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/topmodule.v:25]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'meta_harden' [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/meta_harden.v:27]
INFO: [Synth 8-256] done synthesizing module 'meta_harden' (1#1) [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/meta_harden.v:27]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_rx.v:37]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_gen' [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 100000000 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 1843200 - type: integer 
	Parameter DIVIDER bound to: 54 - type: integer 
	Parameter OVERSAMPLE_VALUE bound to: 53 - type: integer 
	Parameter CNT_WID bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_gen' (2#1) [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_baud_gen.v:35]
INFO: [Synth 8-638] synthesizing module 'uart_rx_ctl' [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_rx_ctl.v:52]
	Parameter IDLE bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter DATA bound to: 2'b10 
	Parameter STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_rx_ctl' (3#1) [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_rx_ctl.v:52]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/imports/lab3/uart_rx.v:37]
INFO: [Synth 8-638] synthesizing module 'StateMachine' [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/StateMachine.v:23]
WARNING: [Synth 8-3848] Net ap_clk in module/entity StateMachine does not have driver. [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/StateMachine.v:29]
WARNING: [Synth 8-3848] Net ap_rst in module/entity StateMachine does not have driver. [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/StateMachine.v:30]
WARNING: [Synth 8-3848] Net ap_start in module/entity StateMachine does not have driver. [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/StateMachine.v:31]
INFO: [Synth 8-256] done synthesizing module 'StateMachine' (5#1) [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/StateMachine.v:23]
INFO: [Synth 8-638] synthesizing module 'design_2' [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/hdl/design_2.v:13]
INFO: [Synth 8-638] synthesizing module 'design_2_rs_erasure_0_0' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ip/design_2_rs_erasure_0_0/synth/design_2_rs_erasure_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'rs_erasure' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter ap_const_lv3_6 bound to: 3'b110 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv6_20 bound to: 6'b100000 
	Parameter ap_const_lv32_FFFFFFFF bound to: -1 - type: integer 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv4_3 bound to: 4'b0011 
	Parameter ap_const_lv4_2 bound to: 4'b0010 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv6_F bound to: 6'b001111 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv16_100 bound to: 16'b0000000100000000 
	Parameter ap_const_lv16_400 bound to: 16'b0000010000000000 
	Parameter ap_const_lv16_800 bound to: 16'b0000100000000000 
	Parameter ap_const_lv16_FFFF bound to: 16'b1111111111111111 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv6_E bound to: 6'b001110 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv6_D bound to: 6'b001101 
	Parameter ap_const_lv6_C bound to: 6'b001100 
	Parameter ap_const_lv5_1F bound to: 5'b11111 
	Parameter ap_const_lv6_B bound to: 6'b001011 
	Parameter ap_const_lv6_A bound to: 6'b001010 
	Parameter ap_const_lv6_9 bound to: 6'b001001 
	Parameter ap_const_lv6_8 bound to: 6'b001000 
	Parameter ap_const_lv15_80 bound to: 15'b000000010000000 
	Parameter ap_const_lv6_7 bound to: 6'b000111 
	Parameter ap_const_lv14_40 bound to: 14'b00000001000000 
	Parameter ap_const_lv6_6 bound to: 6'b000110 
	Parameter ap_const_lv13_20 bound to: 13'b0000000100000 
	Parameter ap_const_lv6_5 bound to: 6'b000101 
	Parameter ap_const_lv12_10 bound to: 12'b000000010000 
	Parameter ap_const_lv6_4 bound to: 6'b000100 
	Parameter ap_const_lv11_8 bound to: 11'b00000001000 
	Parameter ap_const_lv6_3 bound to: 6'b000011 
	Parameter ap_const_lv10_4 bound to: 10'b0000000100 
	Parameter ap_const_lv6_2 bound to: 6'b000010 
	Parameter ap_const_lv9_2 bound to: 9'b000000010 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv8_1 bound to: 8'b00000001 
	Parameter ap_const_lv8_1D bound to: 8'b00011101 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:139]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_F_tbl' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:252]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_F_tbl_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:66]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:67]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:68]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:69]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:70]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:71]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:72]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:73]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:76]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:77]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:78]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:79]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:80]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:81]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:82]
INFO: [Synth 8-3876] $readmem data file './rs_erasure_F_tbl_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:83]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_F_tbl_rom' (6#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_F_tbl' (7#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_F_tbl.v:252]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATbkb' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATbkb.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATbkb_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATbkb.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATbkb_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATbkb.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATbkb_rom' (8#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATbkb.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATbkb' (9#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATbkb.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATcud' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATcud.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATcud_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATcud.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATcud_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATcud.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATcud_rom' (10#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATcud.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATcud' (11#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATcud.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATdEe' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATdEe.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATdEe_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATdEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATdEe_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATdEe.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATdEe_rom' (12#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATdEe.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATdEe' (13#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATdEe.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATeOg' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATeOg.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATeOg_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATeOg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATeOg_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATeOg.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATeOg_rom' (14#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATeOg.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATeOg' (15#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATeOg.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATfYi' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATfYi.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATfYi_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATfYi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATfYi_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATfYi.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATfYi_rom' (16#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATfYi.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATfYi' (17#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATfYi.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATg8j' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATg8j.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATg8j_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATg8j.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATg8j_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATg8j.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATg8j_rom' (18#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATg8j.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATg8j' (19#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATg8j.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMAThbi' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMAThbi.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMAThbi_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMAThbi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMAThbi_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMAThbi.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMAThbi_rom' (20#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMAThbi.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMAThbi' (21#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMAThbi.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATibs' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATibs.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATibs_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATibs.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATibs_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATibs.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATibs_rom' (22#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATibs.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATibs' (23#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATibs.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATjbC' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATjbC.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATjbC_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATjbC.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATjbC_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATjbC.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATjbC_rom' (24#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATjbC.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATjbC' (25#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATjbC.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATkbM' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATkbM.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATkbM_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATkbM.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATkbM_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATkbM.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATkbM_rom' (26#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATkbM.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATkbM' (27#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATkbM.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATlbW' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATlbW.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATlbW_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATlbW.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATlbW_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATlbW.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATlbW_rom' (28#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATlbW.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATlbW' (29#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATlbW.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATmb6' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATmb6.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATmb6_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATmb6.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATmb6_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATmb6.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATmb6_rom' (30#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATmb6.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATmb6' (31#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATmb6.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATncg' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATncg.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATncg_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATncg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATncg_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATncg.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATncg_rom' (32#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATncg.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATncg' (33#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATncg.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATocq' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATocq.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATocq_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATocq.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATocq_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATocq.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATocq_rom' (34#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATocq.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATocq' (35#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATocq.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATpcA' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATpcA.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATpcA_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATpcA.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATpcA_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATpcA.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATpcA_rom' (36#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATpcA.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATpcA' (37#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATpcA.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATqcK' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATqcK.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATqcK_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATqcK.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATqcK_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATqcK.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATqcK_rom' (38#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATqcK.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATqcK' (39#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATqcK.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATrcU' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATrcU.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATrcU_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATrcU.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATrcU_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATrcU.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATrcU_rom' (40#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATrcU.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATrcU' (41#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATrcU.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATsc4' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATsc4.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATsc4_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATsc4.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATsc4_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATsc4.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATsc4_rom' (42#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATsc4.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATsc4' (43#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATsc4.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATtde' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATtde.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATtde_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATtde.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATtde_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATtde.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATtde_rom' (44#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATtde.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATtde' (45#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATtde.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATudo' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATudo.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATudo_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATudo.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATudo_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATudo.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATudo_rom' (46#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATudo.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATudo' (47#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATudo.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATvdy' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATvdy.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATvdy_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATvdy.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATvdy_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATvdy.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATvdy_rom' (48#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATvdy.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATvdy' (49#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATvdy.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATwdI' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATwdI.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATwdI_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATwdI.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATwdI_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATwdI.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATwdI_rom' (50#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATwdI.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATwdI' (51#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATwdI.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATxdS' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATxdS.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATxdS_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATxdS.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATxdS_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATxdS.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATxdS_rom' (52#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATxdS.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATxdS' (53#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATxdS.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATyd2' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATyd2.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATyd2_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATyd2.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATyd2_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATyd2.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATyd2_rom' (54#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATyd2.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATyd2' (55#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATyd2.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATzec' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATzec.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATzec_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATzec.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATzec_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATzec.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATzec_rom' (56#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATzec.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATzec' (57#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATzec.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATAem' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATAem.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATAem_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATAem.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATAem_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATAem.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATAem_rom' (58#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATAem.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATAem' (59#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATAem.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATBew' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATBew.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATBew_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATBew.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATBew_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATBew.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATBew_rom' (60#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATBew.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATBew' (61#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATBew.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATCeG' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATCeG.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATCeG_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATCeG.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATCeG_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATCeG.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATCeG_rom' (62#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATCeG.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATCeG' (63#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATCeG.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATDeQ' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATDeQ.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATDeQ_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATDeQ.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATDeQ_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATDeQ.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATDeQ_rom' (64#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATDeQ.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATDeQ' (65#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATDeQ.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATEe0' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATEe0.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATEe0_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATEe0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATEe0_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATEe0.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATEe0_rom' (66#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATEe0.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATEe0' (67#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATEe0.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATFfa' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATFfa.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATFfa_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATFfa.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATFfa_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATFfa.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATFfa_rom' (68#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATFfa.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATFfa' (69#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATFfa.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATGfk' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATGfk.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATGfk_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATGfk.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATGfk_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATGfk.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATGfk_rom' (70#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATGfk.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATGfk' (71#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATGfk.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATHfu' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATHfu.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATHfu_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATHfu.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATHfu_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATHfu.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATHfu_rom' (72#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATHfu.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATHfu' (73#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATHfu.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATIfE' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATIfE.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATIfE_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATIfE.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATIfE_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATIfE.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATIfE_rom' (74#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATIfE.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATIfE' (75#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATIfE.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATJfO' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATJfO.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATJfO_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATJfO.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATJfO_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATJfO.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATJfO_rom' (76#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATJfO.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATJfO' (77#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATJfO.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATKfY' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATKfY.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATKfY_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATKfY.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATKfY_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATKfY.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATKfY_rom' (78#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATKfY.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATKfY' (79#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATKfY.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATLf8' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATLf8.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATLf8_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATLf8.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATLf8_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATLf8.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATLf8_rom' (80#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATLf8.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATLf8' (81#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATLf8.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATMgi' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATMgi.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATMgi_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATMgi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATMgi_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATMgi.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATMgi_rom' (82#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATMgi.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATMgi' (83#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATMgi.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATNgs' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATNgs.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATNgs_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATNgs.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATNgs_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATNgs.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATNgs_rom' (84#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATNgs.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATNgs' (85#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATNgs.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATOgC' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATOgC.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATOgC_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATOgC.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATOgC_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATOgC.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATOgC_rom' (86#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATOgC.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATOgC' (87#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATOgC.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATPgM' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATPgM.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATPgM_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATPgM.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATPgM_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATPgM.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATPgM_rom' (88#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATPgM.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATPgM' (89#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATPgM.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATQgW' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATQgW.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATQgW_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATQgW.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATQgW_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATQgW.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATQgW_rom' (90#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATQgW.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATQgW' (91#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATQgW.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATRg6' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATRg6.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATRg6_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATRg6.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATRg6_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATRg6.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATRg6_rom' (92#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATRg6.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATRg6' (93#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATRg6.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATShg' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATShg.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATShg_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATShg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATShg_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATShg.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATShg_rom' (94#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATShg.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATShg' (95#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATShg.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATThq' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATThq.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATThq_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATThq.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATThq_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATThq.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATThq_rom' (96#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATThq.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATThq' (97#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATThq.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATUhA' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATUhA.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATUhA_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATUhA.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATUhA_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATUhA.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATUhA_rom' (98#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATUhA.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATUhA' (99#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATUhA.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATVhK' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATVhK.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATVhK_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATVhK.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATVhK_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATVhK.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATVhK_rom' (100#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATVhK.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATVhK' (101#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATVhK.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATWhU' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATWhU.v:43]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3868 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rs_erasure_DECMATWhU_rom' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATWhU.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3868 - type: integer 
INFO: [Synth 8-3876] $readmem data file './rs_erasure_DECMATWhU_rom.dat' is read successfully [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATWhU.v:24]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATWhU_rom' (102#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATWhU.v:9]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_DECMATWhU' (103#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_DECMATWhU.v:43]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_shl_23Xh4' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_shl_23Xh4.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 23 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter K bound to: 3 - type: integer 
	Parameter LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_shl_23Xh4' (104#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_shl_23Xh4.v:11]
INFO: [Synth 8-638] synthesizing module 'rs_erasure_mux_42Yie' [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_mux_42Yie.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rs_erasure_mux_42Yie' (105#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure_mux_42Yie.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14358]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14360]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14364]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14368]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14370]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14372]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14374]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14376]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14378]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14380]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14384]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14386]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14412]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14414]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14418]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14424]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14428]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14430]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14432]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14434]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14436]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14438]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14440]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14442]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14486]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14496]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14502]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14508]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14514]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14516]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14520]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14522]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15788]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15942]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15944]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15946]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15948]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15950]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15952]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15954]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15956]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15960]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15962]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15964]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15966]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15968]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15970]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15974]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15976]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15978]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15980]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15982]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15984]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15986]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15988]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15990]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15992]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15994]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15996]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:15998]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16000]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16002]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16004]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16006]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16008]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16010]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16012]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16014]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16016]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16018]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16020]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16022]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16026]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16028]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16032]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16036]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16038]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:16040]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'codeidx_in_sig_reg' and it is trimmed from '8' to '2' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:14129]
INFO: [Synth 8-256] done synthesizing module 'rs_erasure' (106#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_2_rs_erasure_0_0' (107#1) [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ip/design_2_rs_erasure_0_0/synth/design_2_rs_erasure_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_2' (108#1) [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/hdl/design_2.v:13]
INFO: [Synth 8-256] done synthesizing module 'topmodule' (109#1) [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/new/topmodule.v:25]
WARNING: [Synth 8-3917] design topmodule has port led_pins[7] driven by constant 0
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[22]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[21]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[20]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[19]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[18]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[17]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[16]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[15]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[14]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[13]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[12]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[11]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[10]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[9]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[8]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[7]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[6]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[5]
WARNING: [Synth 8-3331] design rs_erasure_DECMATWhU has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATVhK has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATUhA has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATThq has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATShg has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATRg6 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATQgW has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATPgM has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATOgC has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATNgs has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATMgi has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATLf8 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATKfY has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATJfO has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATIfE has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATHfu has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATGfk has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATFfa has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATEe0 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATDeQ has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATCeG has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATBew has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATAem has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATzec has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATyd2 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATxdS has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATwdI has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATvdy has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATudo has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATtde has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATsc4 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATrcU has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATqcK has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATpcA has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATocq has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATncg has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATmb6 has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATlbW has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATkbM has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATjbC has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATibs has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMAThbi has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATg8j has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATfYi has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATeOg has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATdEe has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATcud has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_DECMATbkb has unconnected port reset
WARNING: [Synth 8-3331] design rs_erasure_F_tbl has unconnected port reset
WARNING: [Synth 8-3331] design StateMachine has unconnected port ap_clk
WARNING: [Synth 8-3331] design StateMachine has unconnected port ap_rst
WARNING: [Synth 8-3331] design StateMachine has unconnected port ap_start
WARNING: [Synth 8-3331] design StateMachine has unconnected port rst_clk_rx
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 660.738 ; gain = 450.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 660.738 ; gain = 450.660
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_pins_basys3.xdc]
Finished Parsing XDC File [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_pins_basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_pins_basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/topmodule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/topmodule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtual_clock' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc:6]
Finished Parsing XDC File [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/constrs_1/imports/lab3/uart_led_timing.xdc]
Parsing XDC File [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 888.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 888.285 ; gain = 678.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 888.285 ; gain = 678.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_2_i/rs_erasure_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 888.285 ; gain = 678.207
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_data_rdy" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram0". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram1". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram2". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram3". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram4". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram5". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram5". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram6". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram6". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram7". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram7". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_14_reg_18519_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12762]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_14_reg_18514_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12757]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter36_decmat_idx_2_13_reg_18503_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11417]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_13_reg_18503_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11417]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_13_reg_18493_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13429]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter34_decmat_idx_2_12_reg_18472_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11217]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_12_reg_18472_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11217]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_12_reg_18446_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13423]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter32_decmat_idx_2_11_reg_18418_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11017]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_11_reg_18418_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11017]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_11_reg_18392_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13417]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter30_decmat_idx_2_10_reg_18364_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10817]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_10_reg_18364_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10817]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_10_reg_18338_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13411]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter28_decmat_idx_2_s_reg_18305_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10518]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_s_reg_18305_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10518]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_s_reg_18284_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13495]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter26_decmat_idx_2_9_reg_18251_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10318]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_9_reg_18251_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10318]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_9_reg_18230_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13483]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter24_decmat_idx_2_8_reg_18197_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10118]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_8_reg_18197_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10118]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_8_reg_18176_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13477]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter22_decmat_idx_2_7_reg_18143_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9918]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_7_reg_18143_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9918]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_7_reg_18122_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13471]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter20_decmat_idx_2_6_reg_18094_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9718]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_6_reg_18094_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9718]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_6_reg_18079_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13465]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter18_decmat_idx_2_5_reg_18050_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9516]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_5_reg_18050_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9516]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_5_reg_18035_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13459]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter16_decmat_idx_2_4_reg_18006_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9312]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_4_reg_18006_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9312]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_4_reg_17991_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13453]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter14_decmat_idx_2_3_reg_17962_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9106]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_3_reg_17962_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9106]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_3_reg_17941_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13447]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter12_decmat_idx_2_2_reg_17913_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:8899]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_2_reg_17913_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:8899]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_2_reg_17903_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13441]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter10_decmat_idx_2_1_reg_17882_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:8690]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_1_reg_17882_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:8690]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_1_reg_17872_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13435]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter8_decmat_idx_2_reg_17850_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12546]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_2_reg_17850_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12546]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_1_reg_17840_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:13489]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter36_tmp_s_reg_17753_reg' and it is trimmed from '23' to '1' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11516]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter35_tmp_s_reg_17753_reg' and it is trimmed from '23' to '1' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11416]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter34_tmp_s_reg_17753_reg' and it is trimmed from '23' to '1' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11317]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter33_tmp_s_reg_17753_reg' and it is trimmed from '23' to '1' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11216]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter32_tmp_s_reg_17753_reg' and it is trimmed from '23' to '1' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11117]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter31_tmp_s_reg_17753_reg' and it is trimmed from '23' to '2' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11016]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter30_tmp_s_reg_17753_reg' and it is trimmed from '23' to '2' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10917]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter29_tmp_s_reg_17753_reg' and it is trimmed from '23' to '3' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10717]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter28_tmp_s_reg_17753_reg' and it is trimmed from '23' to '3' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10618]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter27_tmp_s_reg_17753_reg' and it is trimmed from '23' to '4' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10517]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter26_tmp_s_reg_17753_reg' and it is trimmed from '23' to '4' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10419]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter25_tmp_s_reg_17753_reg' and it is trimmed from '23' to '5' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10317]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter24_tmp_s_reg_17753_reg' and it is trimmed from '23' to '5' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10219]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter23_tmp_s_reg_17753_reg' and it is trimmed from '23' to '6' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10117]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter22_tmp_s_reg_17753_reg' and it is trimmed from '23' to '6' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10019]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter21_tmp_s_reg_17753_reg' and it is trimmed from '23' to '7' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9917]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter20_tmp_s_reg_17753_reg' and it is trimmed from '23' to '7' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9819]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter19_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9717]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter18_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9618]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter17_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9515]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter16_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9415]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter15_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9311]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter14_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9210]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter13_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9105]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter12_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9003]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter11_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:8898]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter10_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:8795]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter9_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:8795]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter8_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12652]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter7_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12545]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter6_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12440]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter5_tmp_s_reg_17753_reg' and it is trimmed from '23' to '8' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12332]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_17753_reg' and it is trimmed from '23' to '16' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12332]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12333]
WARNING: [Synth 8-3936] Found unconnected internal register 'decmat_idx_reg_17771_reg' and it is trimmed from '16' to '12' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:12333]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter36_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '1' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11419]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter35_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '1' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11319]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter34_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '1' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11220]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter33_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '1' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11119]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter32_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '1' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:11020]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter31_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '2' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10919]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter30_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '2' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10820]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter29_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '3' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10620]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter28_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '3' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10521]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter27_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '4' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10420]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter26_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '4' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10321]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter25_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '5' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10220]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter24_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '5' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10121]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter23_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '6' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:10020]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter22_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '6' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9921]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter21_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '7' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9820]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_pipeline_reg_pp0_iter20_survival_pattern_rea_reg_16925_reg' and it is trimmed from '16' to '7' bits. [c:/LabHLS_RS2016_4/LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/2fae/hdl/verilog/rs_erasure.v:9721]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 888.285 ; gain = 678.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 357   
	   3 Input      8 Bit         XORs := 64    
	  12 Input      8 Bit         XORs := 12    
	   5 Input      8 Bit         XORs := 4     
	   6 Input      8 Bit         XORs := 4     
	   4 Input      8 Bit         XORs := 8     
	  11 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	               12 Bit    Registers := 49    
	                9 Bit    Registers := 32    
	                8 Bit    Registers := 492   
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 43    
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 4172  
+---ROMs : 
	                              ROMs := 48    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 722   
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   2 Input      4 Bit        Muxes := 20    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module meta_harden 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module uart_rx_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module StateMachine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 24    
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module rs_erasure_F_tbl_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 16    
Module rs_erasure_DECMATbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATcud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATdEe_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATeOg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATfYi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATg8j_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMAThbi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATibs_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATjbC_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATkbM_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATlbW_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATmb6_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATncg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATocq_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATpcA_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATqcK_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATrcU_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATsc4_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATtde_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATudo_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATvdy_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATwdI_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATxdS_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATyd2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATzec_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATAem_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATBew_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATCeG_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATDeQ_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATEe0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATFfa_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATGfk_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATHfu_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATIfE_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATJfO_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATKfY_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATLf8_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATMgi_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATNgs_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATOgC_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATPgM_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATQgW_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATRg6_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATShg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATThq_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATUhA_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATVhK_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_DECMATWhU_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module rs_erasure_shl_23Xh4 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module rs_erasure_mux_42Yie 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module rs_erasure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 16    
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 357   
	   3 Input      8 Bit         XORs := 64    
	  12 Input      8 Bit         XORs := 12    
	   5 Input      8 Bit         XORs := 4     
	   6 Input      8 Bit         XORs := 4     
	   4 Input      8 Bit         XORs := 8     
	  11 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 49    
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 419   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 42    
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 4161  
+---Muxes : 
	   2 Input     12 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 720   
	   2 Input      5 Bit        Muxes := 23    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5544] ROM "control/" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3917] design topmodule has port led_pins[7] driven by constant 0
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[22]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[21]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[20]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[19]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[18]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[17]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[16]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[15]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[14]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[13]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[12]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[11]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[10]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[9]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[8]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[7]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[6]
WARNING: [Synth 8-3331] design rs_erasure_shl_23Xh4 has unconnected port din1[5]
WARNING: [Synth 8-3331] design topmodule has unconnected port btn_pin
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\control/codeidxvld_reg )
WARNING: [Synth 8-3332] Sequential element (control/codeidxvld_reg) is unused and will be removed from module topmodule.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\padlen_reg_16943_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_1_reg_17718_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/tmp_1_reg_17718_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_1_reg_17718_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/ap_pipeline_reg_pp0_iter1_padlen_reg_16943_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/ap_pipeline_reg_pp0_iter1_padlen_reg_16943_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/padlen_reg_16943_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_33_reg_17743_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_reg_17738_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_33_reg_17743_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_reg_17738_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/ap_pipeline_reg_pp0_iter2_padlen_reg_16943_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/tmp_9_reg_17728_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_35_reg_17799_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_reg_17787_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_35_reg_17799_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_reg_17787_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[4] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_reg_17771_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_reg_17771_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_reg_17782_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_reg_17782_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_reg_17771_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_reg_17771_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_reg_17771_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_reg_17771_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_reg_17771_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_reg_17771_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_reg_17782_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_reg_17782_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_reg_17771_reg[9] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_1_reg_17856_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_1_reg_17856_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_2_reg_17888_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_2_reg_17888_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_2_reg_17888_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_2_reg_17888_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_2_reg_17888_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_2_reg_17888_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_43_reg_17936_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_3_reg_17924_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_43_reg_17936_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_3_reg_17924_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_17919_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_17919_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_17919_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_17919_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_17919_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_3_reg_17919_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/p_1_3_reg_17924_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/tmp_41_reg_17931_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_46_reg_17980_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_4_reg_17973_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_46_reg_17980_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_4_reg_17973_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_4_reg_17968_reg[2]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_4_reg_17968_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_4_reg_17968_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_4_reg_17968_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_50_reg_18024_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_5_reg_18017_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_50_reg_18024_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_5_reg_18017_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q5_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q5_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q5_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q5_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q5_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_5_reg_18012_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_5_reg_18012_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_5_reg_18012_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_5_reg_18012_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_54_reg_18068_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_6_reg_18061_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_54_reg_18068_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_6_reg_18061_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_6_reg_18056_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_6_reg_18056_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_6_reg_18056_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_6_reg_18056_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_6_reg_18056_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_6_reg_18056_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_57_reg_18117_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_7_reg_18105_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_57_reg_18117_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_7_reg_18105_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_7_reg_18100_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_7_reg_18100_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_7_reg_18100_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_7_reg_18100_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_7_reg_18100_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_7_reg_18100_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/p_1_7_reg_18105_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/tmp_56_reg_18112_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_60_reg_18171_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_8_reg_18159_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_60_reg_18171_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_8_reg_18159_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[3]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/ap_pipeline_reg_pp0_iter20_p_1_7_reg_18105_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/ap_pipeline_reg_pp0_iter20_tmp_56_reg_18112_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_8_reg_18149_reg[3]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_8_reg_18149_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_8_reg_18149_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_8_reg_18149_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_8_reg_18149_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_8_reg_18149_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/p_1_8_reg_18159_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/tmp_59_reg_18166_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_63_reg_18225_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_9_reg_18213_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_63_reg_18225_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_9_reg_18213_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/ap_pipeline_reg_pp0_iter22_p_1_8_reg_18159_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/ap_pipeline_reg_pp0_iter22_tmp_59_reg_18166_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_9_reg_18203_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_9_reg_18203_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_9_reg_18203_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_9_reg_18203_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_9_reg_18203_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_9_reg_18203_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/p_1_9_reg_18213_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/tmp_62_reg_18220_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_66_reg_18279_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_s_reg_18267_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_66_reg_18279_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_s_reg_18267_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/ap_pipeline_reg_pp0_iter24_p_1_9_reg_18213_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/ap_pipeline_reg_pp0_iter24_tmp_62_reg_18220_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18257_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18257_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18257_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18257_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18257_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18257_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18257_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18257_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18257_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_load_10_reg_18257_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/p_1_s_reg_18267_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/tmp_65_reg_18274_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_69_reg_18333_reg[1]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_10_reg_18321_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/tmp_69_reg_18333_reg[0]' (FDE) to 'design_2_i/rs_erasure_0/inst/p_1_10_reg_18321_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[3]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[5]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[6]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[7]' (FDE) to 'design_2_i/rs_erasure_0/inst/F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_2_i/rs_erasure_0/inst/ap_pipeline_reg_pp0_iter26_p_1_s_reg_18267_reg[4]' (FDE) to 'design_2_i/rs_erasure_0/inst/ap_pipeline_reg_pp0_iter26_tmp_65_reg_18274_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q13_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q15_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\padlen_reg_16943_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_reg_17782_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_reg_17782_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_1_reg_17856_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_2_reg_17888_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_3_reg_17919_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_4_reg_17968_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_4_reg_17968_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_5_reg_18012_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_6_reg_18056_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_7_reg_18100_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_8_reg_18149_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_8_reg_18149_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_9_reg_18203_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_10_reg_18257_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_11_reg_18311_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_12_reg_18370_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_12_reg_18370_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_13_reg_18424_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_14_reg_18478_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_15_reg_18509_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\tmp_9_reg_17728_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_1_reg_17840_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\p_2_reg_17748_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\p_reg_17738_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_2_reg_17850_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter4_p_2_reg_17748_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter4_p_reg_17738_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter8_decmat_idx_2_reg_17850_reg[4] )
WARNING: [Synth 8-3332] Sequential element (din1_cast_array_reg[0][4]) is unused and will be removed from module rs_erasure_shl_23Xh4.
WARNING: [Synth 8-3332] Sequential element (din1_cast_array_reg[0][3]) is unused and will be removed from module rs_erasure_shl_23Xh4.
WARNING: [Synth 8-3332] Sequential element (din1_cast_array_reg[0][0]) is unused and will be removed from module rs_erasure_shl_23Xh4.
WARNING: [Synth 8-3332] Sequential element (dout_array_reg[0][22]) is unused and will be removed from module rs_erasure_shl_23Xh4.
WARNING: [Synth 8-3332] Sequential element (dout_array_reg[0][21]) is unused and will be removed from module rs_erasure_shl_23Xh4.
WARNING: [Synth 8-3332] Sequential element (dout_array_reg[0][20]) is unused and will be removed from module rs_erasure_shl_23Xh4.
WARNING: [Synth 8-3332] Sequential element (dout_array_reg[0][19]) is unused and will be removed from module rs_erasure_shl_23Xh4.
WARNING: [Synth 8-3332] Sequential element (dout_array_reg[0][18]) is unused and will be removed from module rs_erasure_shl_23Xh4.
WARNING: [Synth 8-3332] Sequential element (dout_array_reg[0][17]) is unused and will be removed from module rs_erasure_shl_23Xh4.
WARNING: [Synth 8-3332] Sequential element (dout_array_reg[0][16]) is unused and will be removed from module rs_erasure_shl_23Xh4.
WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q14_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_14_reg_18478_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q13_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_13_reg_18424_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q12_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_12_reg_18370_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_12_reg_18370_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q11_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_11_reg_18311_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q10_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_10_reg_18257_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q9_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_9_reg_18203_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q8_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_8_reg_18149_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_8_reg_18149_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q7_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_7_reg_18100_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q6_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_6_reg_18056_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q5_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_5_reg_18012_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q4_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_4_reg_17968_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_4_reg_17968_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q3_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_3_reg_17919_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q2_reg[7]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_2_reg_17888_reg[7]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q1_reg[7]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_1_reg_17856_reg[7]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[4]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_reg_17782_reg[4]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_reg_17782_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17771_reg[9]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17771_reg[7]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17771_reg[6]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17771_reg[5]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17771_reg[4]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17771_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17771_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17771_reg[1]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_reg_17771_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_1_reg_17840_reg[4]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[9]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[7]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[6]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[5]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[4]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[1]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter6_decmat_idx_reg_17771_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (decmat_idx_2_reg_17850_reg[4]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter8_decmat_idx_2_reg_17850_reg[4]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_U/rs_erasure_F_tbl_rom_U/q15_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (F_tbl_load_15_reg_18509_reg[8]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[7]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[6]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[5]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[4]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (codeidx_preg_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter4_p_reg_17738_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_2_reg_17748_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter4_p_2_reg_17748_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter32_p_1_12_reg_18429_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter32_p_1_12_reg_18429_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_2_13_reg_18456_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_2_13_reg_18456_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18483_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (p_1_13_reg_18483_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter34_p_1_13_reg_18483_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter34_p_1_13_reg_18483_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter34_p_1_13_reg_18483_reg[1]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter34_p_1_13_reg_18483_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter35_p_1_13_reg_18483_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter35_p_1_13_reg_18483_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter35_p_1_13_reg_18483_reg[1]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter35_p_1_13_reg_18483_reg[0]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter36_p_1_13_reg_18483_reg[3]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter36_p_1_13_reg_18483_reg[2]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter36_p_1_13_reg_18483_reg[1]) is unused and will be removed from module rs_erasure.
WARNING: [Synth 8-3332] Sequential element (ap_pipeline_reg_pp0_iter36_p_1_13_reg_18483_reg[0]) is unused and will be removed from module rs_erasure.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_U/rs_erasure_F_tbl_rom_U/q0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_1_reg_17840_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\F_tbl_load_reg_17782_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_1_reg_17840_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\decmat_idx_2_reg_17850_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_2_i/rs_erasure_0/inst/\ap_pipeline_reg_pp0_iter8_decmat_idx_2_reg_17850_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:28 ; elapsed = 00:05:35 . Memory (MB): peak = 1189.609 ; gain = 979.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-----------------------------------+---------------+----------------+
|Module Name              | RTL Object                        | Depth x Width | Implemented As | 
+-------------------------+-----------------------------------+---------------+----------------+
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_F_tbl_rom     | p_0_out                           | 64x9          | LUT            | 
|rs_erasure_DECMATbkb_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATcud_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATdEe_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATeOg_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATfYi_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATg8j_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMAThbi_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATibs_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATjbC_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATkbM_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATlbW_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATmb6_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATncg_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATocq_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATpcA_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATqcK_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATrcU_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATsc4_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATtde_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATudo_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATvdy_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATwdI_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATxdS_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATyd2_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATzec_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATAem_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATBew_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATCeG_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATDeQ_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATEe0_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATFfa_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATGfk_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATHfu_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATIfE_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATJfO_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATKfY_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATLf8_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATMgi_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATNgs_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATOgC_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATPgM_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATQgW_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATRg6_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATShg_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATThq_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATUhA_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATVhK_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure_DECMATWhU_rom | q0_reg                            | 4096x8        | Block RAM      | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | p_0_out                           | 64x9          | LUT            | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg_rep | 4096x8        | Block RAM      | 
|rs_erasure               | decmat_idx_2_14_reg_18519_reg     | 4096x8        | Block RAM      | 
+-------------------------+-----------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:39 ; elapsed = 00:05:46 . Memory (MB): peak = 1189.609 ; gain = 979.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:40 ; elapsed = 00:05:48 . Memory (MB): peak = 1189.609 ; gain = 979.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:45 ; elapsed = 00:05:52 . Memory (MB): peak = 1194.309 ; gain = 984.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:46 ; elapsed = 00:05:53 . Memory (MB): peak = 1194.309 ; gain = 984.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:46 ; elapsed = 00:05:53 . Memory (MB): peak = 1194.309 ; gain = 984.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:46 ; elapsed = 00:05:54 . Memory (MB): peak = 1194.309 ; gain = 984.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:46 ; elapsed = 00:05:54 . Memory (MB): peak = 1194.309 ; gain = 984.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:47 ; elapsed = 00:05:54 . Memory (MB): peak = 1194.309 ; gain = 984.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:47 ; elapsed = 00:05:54 . Memory (MB): peak = 1194.309 ; gain = 984.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_420_reg_17254_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter8_tmp_38_reg_17810_reg[0]                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_402_reg_17238_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_411_reg_17246_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_474_reg_17302_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_456_reg_17286_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_465_reg_17294_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_447_reg_17278_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_429_reg_17262_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_438_reg_17270_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_312_reg_17158_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_294_reg_17142_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_339_reg_17182_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_321_reg_17166_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_303_reg_17150_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_366_reg_17206_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_348_reg_17190_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_393_reg_17230_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_375_reg_17214_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_357_reg_17198_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_330_reg_17174_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_384_reg_17222_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_204_reg_17062_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_186_reg_17046_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_195_reg_17054_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_258_reg_17110_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_240_reg_17094_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_249_reg_17102_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_231_reg_17086_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_213_reg_17070_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_222_reg_17078_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_96_reg_16966_reg[0]               | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_87_reg_16958_reg[0]               | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_123_reg_16990_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_105_reg_16974_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_78_reg_16950_reg[0]               | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_150_reg_17014_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_132_reg_16998_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_177_reg_17038_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_159_reg_17022_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_141_reg_17006_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_114_reg_16982_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_168_reg_17030_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_285_reg_17134_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_267_reg_17118_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter39_tmp_276_reg_17126_reg[0]              | 40     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_501_reg_17326_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_483_reg_17310_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter40_tmp_492_reg_17318_reg[0]              | 41     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter45_tmp89_reg_20328_reg[7]                | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_636_reg_17446_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_618_reg_17430_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_627_reg_17438_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp106_reg_20338_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_690_reg_17494_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_672_reg_17478_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_681_reg_17486_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp111_reg_20348_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_663_reg_17470_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_645_reg_17454_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_654_reg_17462_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp108_reg_20343_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_528_reg_17350_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_510_reg_17334_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_555_reg_17374_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_537_reg_17358_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_519_reg_17342_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_582_reg_17398_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_564_reg_17382_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_609_reg_17422_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_591_reg_17406_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_573_reg_17390_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_546_reg_17366_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_600_reg_17414_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp104_reg_20333_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_744_reg_17542_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_726_reg_17526_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_735_reg_17534_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_798_reg_17590_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_780_reg_17574_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_789_reg_17582_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_771_reg_17566_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_753_reg_17550_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_762_reg_17558_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter43_tmp_834_reg_17622_reg[0]              | 44     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter43_tmp_837_reg_17646_reg[0]              | 44     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_836_reg_17638_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_835_reg_17630_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_839_reg_17662_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_838_reg_17654_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_825_reg_17614_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_807_reg_17598_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_816_reg_17606_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_717_reg_17518_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_699_reg_17502_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter41_tmp_708_reg_17510_reg[0]              | 42     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp113_reg_20353_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter43_tmp_840_reg_17670_reg[0]              | 44     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter43_tmp_843_reg_17694_reg[0]              | 44     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_842_reg_17686_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_841_reg_17678_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_845_reg_17710_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter42_tmp_844_reg_17702_reg[0]              | 43     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter45_tmp183_reg_20358_reg[7]               | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp200_reg_20368_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp205_reg_20378_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp202_reg_20373_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp198_reg_20363_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp207_reg_20383_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter45_tmp277_reg_20388_reg[7]               | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp294_reg_20398_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp299_reg_20408_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp296_reg_20403_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp292_reg_20393_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp301_reg_20413_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter45_tmp371_reg_20418_reg[7]               | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp388_reg_20428_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp393_reg_20438_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp390_reg_20433_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp386_reg_20423_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter44_tmp395_reg_20443_reg[7]               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter4_survival_pattern_rea_reg_16925_reg[15] | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter19_survival_pattern_rea_reg_16925_reg[7] | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter21_survival_pattern_rea_reg_16925_reg[6] | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter23_survival_pattern_rea_reg_16925_reg[5] | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter25_survival_pattern_rea_reg_16925_reg[4] | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter27_survival_pattern_rea_reg_16925_reg[3] | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter29_survival_pattern_rea_reg_16925_reg[2] | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter31_survival_pattern_rea_reg_16925_reg[1] | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter19_tmp_s_reg_17753_reg[6]                | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter23_tmp_s_reg_17753_reg[4]                | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter27_tmp_s_reg_17753_reg[2]                | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter31_tmp_s_reg_17753_reg[1]                | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter16_tmp_51_reg_17834_reg[0]               | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter14_tmp_47_reg_17828_reg[0]               | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter12_tmp_44_reg_17822_reg[0]               | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter11_tmp_40_reg_17816_reg[0]               | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter6_p_1_reg_17787_reg[3]                   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter36_p_1_13_reg_18483_reg[4]               | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter36_tmp_s_reg_17753_reg[0]                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter36_survival_pattern_rea_reg_16925_reg[0] | 37     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|design_2_rs_erasure_0_0 | inst/ap_pipeline_reg_pp0_iter4_tmp_reg_16938_reg[1]                   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |    45|
|3     |LUT1        |   134|
|4     |LUT2        |   515|
|5     |LUT3        |   548|
|6     |LUT4        |   884|
|7     |LUT5        |   117|
|8     |LUT6        |   865|
|9     |RAMB36E1    |     1|
|10    |RAMB36E1_1  |     1|
|11    |RAMB36E1_10 |     1|
|12    |RAMB36E1_11 |     1|
|13    |RAMB36E1_12 |     1|
|14    |RAMB36E1_13 |     1|
|15    |RAMB36E1_14 |     1|
|16    |RAMB36E1_15 |     1|
|17    |RAMB36E1_16 |     1|
|18    |RAMB36E1_17 |     1|
|19    |RAMB36E1_18 |     1|
|20    |RAMB36E1_19 |     1|
|21    |RAMB36E1_2  |     1|
|22    |RAMB36E1_20 |     1|
|23    |RAMB36E1_21 |     1|
|24    |RAMB36E1_22 |     1|
|25    |RAMB36E1_23 |     1|
|26    |RAMB36E1_24 |     1|
|27    |RAMB36E1_25 |     1|
|28    |RAMB36E1_26 |     1|
|29    |RAMB36E1_27 |     1|
|30    |RAMB36E1_28 |     1|
|31    |RAMB36E1_29 |     1|
|32    |RAMB36E1_3  |     1|
|33    |RAMB36E1_30 |     1|
|34    |RAMB36E1_31 |     1|
|35    |RAMB36E1_32 |     1|
|36    |RAMB36E1_33 |     1|
|37    |RAMB36E1_34 |     1|
|38    |RAMB36E1_35 |     1|
|39    |RAMB36E1_36 |     1|
|40    |RAMB36E1_37 |     1|
|41    |RAMB36E1_38 |     1|
|42    |RAMB36E1_39 |     1|
|43    |RAMB36E1_4  |     1|
|44    |RAMB36E1_40 |     1|
|45    |RAMB36E1_41 |     1|
|46    |RAMB36E1_42 |     1|
|47    |RAMB36E1_43 |     1|
|48    |RAMB36E1_44 |     1|
|49    |RAMB36E1_45 |     1|
|50    |RAMB36E1_46 |     1|
|51    |RAMB36E1_47 |     1|
|52    |RAMB36E1_5  |     1|
|53    |RAMB36E1_6  |     1|
|54    |RAMB36E1_7  |     1|
|55    |RAMB36E1_8  |     1|
|56    |RAMB36E1_9  |     1|
|57    |SRL16E      |   212|
|58    |SRLC32E     |   204|
|59    |FDRE        |  4088|
|60    |FDSE        |     4|
|61    |IBUF        |     3|
|62    |OBUF        |     8|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |  7676|
|2     |  design_2_i                     |design_2                |  7325|
|3     |    rs_erasure_0                 |design_2_rs_erasure_0_0 |  7325|
|4     |      inst                       |rs_erasure              |  7325|
|5     |        F_tbl_U                  |rs_erasure_F_tbl        |   135|
|6     |          rs_erasure_F_tbl_rom_U |rs_erasure_F_tbl_rom    |   135|
|7     |        rs_erasure_shl_23Xh4_U0  |rs_erasure_shl_23Xh4    |    27|
|8     |  control                        |StateMachine            |   269|
|9     |  meta_harden_rst_i0             |meta_harden             |     2|
|10    |  uart_rx_i0                     |uart_rx                 |    68|
|11    |    meta_harden_rxd_i0           |meta_harden_0           |     2|
|12    |    uart_baud_gen_rx_i0          |uart_baud_gen           |    14|
|13    |    uart_rx_ctl_i0               |uart_rx_ctl             |    52|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:47 ; elapsed = 00:05:54 . Memory (MB): peak = 1194.309 ; gain = 984.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 250 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:07 ; elapsed = 00:05:39 . Memory (MB): peak = 1194.309 ; gain = 735.215
Synthesis Optimization Complete : Time (s): cpu = 00:05:47 ; elapsed = 00:05:54 . Memory (MB): peak = 1194.309 ; gain = 984.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'topmodule' is not ideal for floorplanning, since the cellview 'rs_erasure' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  SRLC32E => SRL16E: 97 instances

INFO: [Common 17-83] Releasing license: Synthesis
535 Infos, 396 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:46 ; elapsed = 00:05:52 . Memory (MB): peak = 1194.309 ; gain = 965.145
INFO: [Common 17-1381] The checkpoint 'C:/LabHLS_RS2016_4/LabHLS_RS2016_4.runs/synth_1/topmodule.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1194.309 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 17 15:10:51 2018...
