Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  3 11:57:36 2021
| Host         : LAPTOP-P50T8LO8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 59 register/latch pins with no clock driven by root clock pin: anode_control/cl/out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cl/out_reg/Q (HIGH)

 There are 510 register/latch pins with no clock driven by root clock pin: cl2/out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: dut1/sclk_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: gameteam/clkghost/out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gameteam/wave/out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1482 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.189        0.000                      0                  447        0.178        0.000                      0                  447        4.500        0.000                       0                   230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.189        0.000                      0                  447        0.178        0.000                      0                  447        4.500        0.000                       0                   230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 gameone/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameone/pixel_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.694ns  (logic 1.726ns (22.433%)  route 5.968ns (77.567%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.625     5.146    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  gameone/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 f  gameone/COUNT_reg[29]/Q
                         net (fo=3, routed)           0.821     6.486    gameone/COUNT[29]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.610 f  gameone/pixel_data[15]_i_37__5/O
                         net (fo=9, routed)           0.630     7.239    gameone/pixel_data[15]_i_37__5_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I1_O)        0.150     7.389 r  gameone/pixel_data[15]_i_18__6/O
                         net (fo=5, routed)           0.468     7.857    gameone/pixel_data[15]_i_18__6_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.326     8.183 f  gameone/pixel_data[15]_i_27__6/O
                         net (fo=17, routed)          2.766    10.950    gameone/rainL/COUNT_reg[22]
    SLICE_X40Y22         LUT5 (Prop_lut5_I3_O)        0.152    11.102 r  gameone/rainL/pixel_data[4]_i_5__2/O
                         net (fo=1, routed)           0.644    11.746    gameone/rainL/pixel_data[4]_i_5__2_n_0
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.332    12.078 r  gameone/rainL/pixel_data[4]_i_2__6/O
                         net (fo=1, routed)           0.638    12.716    gameone/rain/level_reg[3]_3
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.840 r  gameone/rain/pixel_data[4]_i_1__5/O
                         net (fo=1, routed)           0.000    12.840    gameone/p_1_in[4]
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.432    14.773    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[4]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.031    15.029    gameone/pixel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -12.840    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 gameone/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameone/pixel_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.454ns  (logic 1.492ns (20.016%)  route 5.962ns (79.984%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.627     5.148    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  gameone/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  gameone/COUNT_reg[22]/Q
                         net (fo=11, routed)          0.877     6.543    gameone/COUNT[22]
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.695 f  gameone/pixel_data[15]_i_53__3/O
                         net (fo=3, routed)           0.886     7.581    gameone/pixel_data[15]_i_53__3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.326     7.907 r  gameone/pixel_data[15]_i_54__3/O
                         net (fo=1, routed)           0.872     8.779    gameone/pixel_data[15]_i_54__3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.903 f  gameone/pixel_data[15]_i_29__4/O
                         net (fo=19, routed)          2.085    10.988    gameone/rainM/COUNT_reg[25]
    SLICE_X38Y21         LUT3 (Prop_lut3_I1_O)        0.124    11.112 r  gameone/rainM/pixel_data[6]_i_6__0/O
                         net (fo=1, routed)           0.635    11.747    gameone/rainL/pixel_data_reg_1_2
    SLICE_X39Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.871 r  gameone/rainL/pixel_data[6]_i_2__2/O
                         net (fo=1, routed)           0.607    12.478    gameone/rain/level_reg[3]_5
    SLICE_X32Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.602 r  gameone/rain/pixel_data[6]_i_1__3/O
                         net (fo=1, routed)           0.000    12.602    gameone/p_1_in[6]
    SLICE_X32Y21         FDRE                                         r  gameone/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.433    14.774    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y21         FDRE                                         r  gameone/pixel_data_reg[6]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X32Y21         FDRE (Setup_fdre_C_D)        0.029    15.028    gameone/pixel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 gameone/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameone/pixel_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 1.742ns (23.230%)  route 5.757ns (76.770%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.627     5.148    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  gameone/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  gameone/COUNT_reg[22]/Q
                         net (fo=11, routed)          0.877     6.543    gameone/COUNT[22]
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.695 f  gameone/pixel_data[15]_i_53__3/O
                         net (fo=3, routed)           0.886     7.581    gameone/pixel_data[15]_i_53__3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.326     7.907 r  gameone/pixel_data[15]_i_54__3/O
                         net (fo=1, routed)           0.872     8.779    gameone/pixel_data[15]_i_54__3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.903 f  gameone/pixel_data[15]_i_29__4/O
                         net (fo=19, routed)          2.085    10.988    gameone/rainM/COUNT_reg[25]
    SLICE_X38Y21         LUT3 (Prop_lut3_I1_O)        0.150    11.138 r  gameone/rainM/pixel_data[9]_i_6__1/O
                         net (fo=1, routed)           0.585    11.723    gameone/rainM/pixel_data[9]_i_6__1_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I0_O)        0.348    12.071 r  gameone/rainM/pixel_data[9]_i_3__3/O
                         net (fo=1, routed)           0.452    12.523    gameone/rainM/pixel_data[9]_i_3__3_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I2_O)        0.124    12.647 r  gameone/rainM/pixel_data[9]_i_1__3/O
                         net (fo=1, routed)           0.000    12.647    gameone/p_1_in[9]
    SLICE_X34Y20         FDRE                                         r  gameone/pixel_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.433    14.774    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  gameone/pixel_data_reg[9]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)        0.077    15.076    gameone/pixel_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 gameone/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameone/pixel_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 1.718ns (23.081%)  route 5.725ns (76.919%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.625     5.146    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  gameone/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 f  gameone/COUNT_reg[29]/Q
                         net (fo=3, routed)           0.821     6.486    gameone/COUNT[29]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.610 f  gameone/pixel_data[15]_i_37__5/O
                         net (fo=9, routed)           0.630     7.239    gameone/pixel_data[15]_i_37__5_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I1_O)        0.150     7.389 r  gameone/pixel_data[15]_i_18__6/O
                         net (fo=5, routed)           0.468     7.857    gameone/pixel_data[15]_i_18__6_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.326     8.183 f  gameone/pixel_data[15]_i_27__6/O
                         net (fo=17, routed)          2.774    10.957    gameone/rainL/COUNT_reg[22]
    SLICE_X40Y22         LUT5 (Prop_lut5_I3_O)        0.150    11.107 r  gameone/rainL/pixel_data[11]_i_5__4/O
                         net (fo=1, routed)           0.436    11.544    gameone/rainL/pixel_data[11]_i_5__4_n_0
    SLICE_X40Y22         LUT5 (Prop_lut5_I1_O)        0.326    11.870 r  gameone/rainL/pixel_data[11]_i_2__7/O
                         net (fo=1, routed)           0.596    12.466    gameone/rain/level_reg[3]_8
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.590 r  gameone/rain/pixel_data[11]_i_1__6/O
                         net (fo=1, routed)           0.000    12.590    gameone/p_1_in[11]
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.432    14.773    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[11]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.031    15.029    gameone/pixel_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -12.590    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 gameone/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameone/pixel_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.686ns (22.725%)  route 5.733ns (77.275%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.625     5.146    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  gameone/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.518     5.664 f  gameone/COUNT_reg[29]/Q
                         net (fo=3, routed)           0.821     6.486    gameone/COUNT[29]
    SLICE_X3Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.610 f  gameone/pixel_data[15]_i_37__5/O
                         net (fo=9, routed)           0.630     7.239    gameone/pixel_data[15]_i_37__5_n_0
    SLICE_X5Y18          LUT3 (Prop_lut3_I1_O)        0.150     7.389 r  gameone/pixel_data[15]_i_18__6/O
                         net (fo=5, routed)           0.468     7.857    gameone/pixel_data[15]_i_18__6_n_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.326     8.183 f  gameone/pixel_data[15]_i_27__6/O
                         net (fo=17, routed)          2.684    10.867    gameone/rainL/COUNT_reg[22]
    SLICE_X40Y21         LUT5 (Prop_lut5_I3_O)        0.118    10.985 r  gameone/rainL/pixel_data[5]_i_5__3/O
                         net (fo=1, routed)           0.436    11.422    gameone/rainL/pixel_data[5]_i_5__3_n_0
    SLICE_X40Y21         LUT5 (Prop_lut5_I1_O)        0.326    11.748 r  gameone/rainL/pixel_data[5]_i_2__5/O
                         net (fo=1, routed)           0.694    12.441    gameone/rain/level_reg[3]_4
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.565 r  gameone/rain/pixel_data[5]_i_1__8/O
                         net (fo=1, routed)           0.000    12.565    gameone/p_1_in[5]
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.432    14.773    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[5]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.032    15.030    gameone/pixel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.565    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 gameone/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameone/pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.399ns  (logic 1.728ns (23.355%)  route 5.671ns (76.645%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.627     5.148    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  gameone/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  gameone/COUNT_reg[22]/Q
                         net (fo=11, routed)          0.877     6.543    gameone/COUNT[22]
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.695 f  gameone/pixel_data[15]_i_53__3/O
                         net (fo=3, routed)           0.886     7.581    gameone/pixel_data[15]_i_53__3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.326     7.907 r  gameone/pixel_data[15]_i_54__3/O
                         net (fo=1, routed)           0.872     8.779    gameone/pixel_data[15]_i_54__3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.903 f  gameone/pixel_data[15]_i_29__4/O
                         net (fo=19, routed)          2.064    10.967    gameone/rainM/COUNT_reg[25]
    SLICE_X39Y21         LUT3 (Prop_lut3_I1_O)        0.152    11.119 r  gameone/rainM/pixel_data[10]_i_6__2/O
                         net (fo=1, routed)           0.530    11.649    gameone/rainL/pixel_data_reg_2_1
    SLICE_X38Y21         LUT5 (Prop_lut5_I2_O)        0.332    11.981 r  gameone/rainL/pixel_data[10]_i_2__5/O
                         net (fo=1, routed)           0.442    12.423    gameone/rain/level_reg[3]_7
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.547 r  gameone/rain/pixel_data[10]_i_1__7/O
                         net (fo=1, routed)           0.000    12.547    gameone/p_1_in[10]
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.432    14.773    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[10]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y21         FDRE (Setup_fdre_C_D)        0.029    15.027    gameone/pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -12.547    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 gameone/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameone/pixel_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.368ns (19.652%)  route 5.593ns (80.348%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.627     5.148    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  gameone/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  gameone/COUNT_reg[22]/Q
                         net (fo=11, routed)          0.877     6.543    gameone/COUNT[22]
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.695 f  gameone/pixel_data[15]_i_53__3/O
                         net (fo=3, routed)           0.886     7.581    gameone/pixel_data[15]_i_53__3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.326     7.907 r  gameone/pixel_data[15]_i_54__3/O
                         net (fo=1, routed)           0.872     8.779    gameone/pixel_data[15]_i_54__3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.903 f  gameone/pixel_data[15]_i_29__4/O
                         net (fo=19, routed)          0.963     9.866    gameone/pixel_data[15]_i_29__4_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.990 f  gameone/pixel_data[15]_i_8__7/O
                         net (fo=17, routed)          0.707    10.698    gameone/pixel_data[15]_i_8__7_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  gameone/pixel_data[15]_i_1__8/O
                         net (fo=16, routed)          1.288    12.109    gameone/pixel_data[15]_i_1__8_n_0
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.432    14.773    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[10]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.793    gameone/pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 gameone/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameone/pixel_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.368ns (19.652%)  route 5.593ns (80.348%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.627     5.148    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  gameone/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  gameone/COUNT_reg[22]/Q
                         net (fo=11, routed)          0.877     6.543    gameone/COUNT[22]
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.695 f  gameone/pixel_data[15]_i_53__3/O
                         net (fo=3, routed)           0.886     7.581    gameone/pixel_data[15]_i_53__3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.326     7.907 r  gameone/pixel_data[15]_i_54__3/O
                         net (fo=1, routed)           0.872     8.779    gameone/pixel_data[15]_i_54__3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.903 f  gameone/pixel_data[15]_i_29__4/O
                         net (fo=19, routed)          0.963     9.866    gameone/pixel_data[15]_i_29__4_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.990 f  gameone/pixel_data[15]_i_8__7/O
                         net (fo=17, routed)          0.707    10.698    gameone/pixel_data[15]_i_8__7_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  gameone/pixel_data[15]_i_1__8/O
                         net (fo=16, routed)          1.288    12.109    gameone/pixel_data[15]_i_1__8_n_0
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.432    14.773    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[11]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.793    gameone/pixel_data_reg[11]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 gameone/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameone/pixel_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.368ns (19.652%)  route 5.593ns (80.348%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.627     5.148    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  gameone/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  gameone/COUNT_reg[22]/Q
                         net (fo=11, routed)          0.877     6.543    gameone/COUNT[22]
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.695 f  gameone/pixel_data[15]_i_53__3/O
                         net (fo=3, routed)           0.886     7.581    gameone/pixel_data[15]_i_53__3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.326     7.907 r  gameone/pixel_data[15]_i_54__3/O
                         net (fo=1, routed)           0.872     8.779    gameone/pixel_data[15]_i_54__3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.903 f  gameone/pixel_data[15]_i_29__4/O
                         net (fo=19, routed)          0.963     9.866    gameone/pixel_data[15]_i_29__4_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.990 f  gameone/pixel_data[15]_i_8__7/O
                         net (fo=17, routed)          0.707    10.698    gameone/pixel_data[15]_i_8__7_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  gameone/pixel_data[15]_i_1__8/O
                         net (fo=16, routed)          1.288    12.109    gameone/pixel_data[15]_i_1__8_n_0
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.432    14.773    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[4]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.793    gameone/pixel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 gameone/COUNT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameone/pixel_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.961ns  (logic 1.368ns (19.652%)  route 5.593ns (80.348%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.627     5.148    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  gameone/COUNT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  gameone/COUNT_reg[22]/Q
                         net (fo=11, routed)          0.877     6.543    gameone/COUNT[22]
    SLICE_X4Y17          LUT3 (Prop_lut3_I2_O)        0.152     6.695 f  gameone/pixel_data[15]_i_53__3/O
                         net (fo=3, routed)           0.886     7.581    gameone/pixel_data[15]_i_53__3_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I0_O)        0.326     7.907 r  gameone/pixel_data[15]_i_54__3/O
                         net (fo=1, routed)           0.872     8.779    gameone/pixel_data[15]_i_54__3_n_0
    SLICE_X5Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.903 f  gameone/pixel_data[15]_i_29__4/O
                         net (fo=19, routed)          0.963     9.866    gameone/pixel_data[15]_i_29__4_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.990 f  gameone/pixel_data[15]_i_8__7/O
                         net (fo=17, routed)          0.707    10.698    gameone/pixel_data[15]_i_8__7_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    10.822 r  gameone/pixel_data[15]_i_1__8/O
                         net (fo=16, routed)          1.288    12.109    gameone/pixel_data[15]_i_1__8_n_0
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.432    14.773    gameone/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  gameone/pixel_data_reg[5]/C
                         clock pessimism              0.260    15.033    
                         clock uncertainty           -0.035    14.998    
    SLICE_X35Y21         FDRE (Setup_fdre_C_CE)      -0.205    14.793    gameone/pixel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -12.109    
  -------------------------------------------------------------------
                         slack                                  2.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 gametwo/bg/frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gametwo/bg/frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.440%)  route 0.109ns (36.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.551     1.434    gametwo/bg/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  gametwo/bg/frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gametwo/bg/frame_reg[0]/Q
                         net (fo=23, routed)          0.109     1.684    gametwo/bg/Q[0]
    SLICE_X37Y23         LUT5 (Prop_lut5_I2_O)        0.048     1.732 r  gametwo/bg/frame[2]_i_1/O
                         net (fo=1, routed)           0.000     1.732    gametwo/bg/frame[2]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  gametwo/bg/frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.817     1.944    gametwo/bg/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  gametwo/bg/frame_reg[2]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.107     1.554    gametwo/bg/frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gametwo/bg/frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gametwo/bg/frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.190ns (63.350%)  route 0.110ns (36.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.551     1.434    gametwo/bg/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  gametwo/bg/frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gametwo/bg/frame_reg[0]/Q
                         net (fo=23, routed)          0.110     1.685    gametwo/bg/Q[0]
    SLICE_X37Y23         LUT5 (Prop_lut5_I3_O)        0.049     1.734 r  gametwo/bg/frame[4]_i_2/O
                         net (fo=1, routed)           0.000     1.734    gametwo/bg/frame[4]_i_2_n_0
    SLICE_X37Y23         FDRE                                         r  gametwo/bg/frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.817     1.944    gametwo/bg/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  gametwo/bg/frame_reg[4]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.107     1.554    gametwo/bg/frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gametwo/bg/frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gametwo/bg/frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.551     1.434    gametwo/bg/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  gametwo/bg/frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gametwo/bg/frame_reg[0]/Q
                         net (fo=23, routed)          0.109     1.684    gametwo/bg/Q[0]
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.045     1.729 r  gametwo/bg/frame[1]_i_1/O
                         net (fo=1, routed)           0.000     1.729    gametwo/bg/frame[1]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  gametwo/bg/frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.817     1.944    gametwo/bg/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  gametwo/bg/frame_reg[1]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.091     1.538    gametwo/bg/frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 gametwo/bg/frame_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gametwo/bg/frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.551     1.434    gametwo/bg/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y23         FDRE                                         r  gametwo/bg/frame_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  gametwo/bg/frame_reg[0]/Q
                         net (fo=23, routed)          0.110     1.685    gametwo/bg/Q[0]
    SLICE_X37Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.730 r  gametwo/bg/frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.730    gametwo/bg/frame[3]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  gametwo/bg/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.817     1.944    gametwo/bg/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  gametwo/bg/frame_reg[3]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.092     1.539    gametwo/bg/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dut1/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.579     1.462    dut1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  dut1/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  dut1/sclk_reg/Q
                         net (fo=14, routed)          0.127     1.753    dut1/J_MIC3_Pin4_OBUF
    SLICE_X6Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  dut1/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.798    dut1/sclk_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  dut1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.846     1.974    dut1/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  dut1/sclk_reg/C
                         clock pessimism             -0.512     1.462    
    SLICE_X6Y73          FDRE (Hold_fdre_C_D)         0.121     1.583    dut1/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 anode_control/cl/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_control/cl/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    anode_control/cl/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  anode_control/cl/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  anode_control/cl/COUNT_reg[11]/Q
                         net (fo=2, routed)           0.119     1.705    anode_control/cl/COUNT_reg[11]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  anode_control/cl/COUNT_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.813    anode_control/cl/COUNT_reg[8]_i_1__1_n_4
    SLICE_X35Y43         FDRE                                         r  anode_control/cl/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.958    anode_control/cl/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  anode_control/cl/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    anode_control/cl/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 anode_control/cl/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_control/cl/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    anode_control/cl/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  anode_control/cl/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  anode_control/cl/COUNT_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    anode_control/cl/COUNT_reg[15]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  anode_control/cl/COUNT_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.813    anode_control/cl/COUNT_reg[12]_i_1__1_n_4
    SLICE_X35Y44         FDRE                                         r  anode_control/cl/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.958    anode_control/cl/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  anode_control/cl/COUNT_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    anode_control/cl/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 anode_control/cl/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_control/cl/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    anode_control/cl/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  anode_control/cl/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  anode_control/cl/COUNT_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    anode_control/cl/COUNT_reg[19]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  anode_control/cl/COUNT_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.813    anode_control/cl/COUNT_reg[16]_i_1__1_n_4
    SLICE_X35Y45         FDRE                                         r  anode_control/cl/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.958    anode_control/cl/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  anode_control/cl/COUNT_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    anode_control/cl/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 anode_control/cl/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_control/cl/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.562     1.445    anode_control/cl/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  anode_control/cl/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  anode_control/cl/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    anode_control/cl/COUNT_reg[23]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  anode_control/cl/COUNT_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.813    anode_control/cl/COUNT_reg[20]_i_1__1_n_4
    SLICE_X35Y46         FDRE                                         r  anode_control/cl/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.831     1.958    anode_control/cl/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  anode_control/cl/COUNT_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    anode_control/cl/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 anode_control/cl/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_control/cl/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.563     1.446    anode_control/cl/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  anode_control/cl/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  anode_control/cl/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.119     1.706    anode_control/cl/COUNT_reg[31]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  anode_control/cl/COUNT_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.814    anode_control/cl/COUNT_reg[28]_i_1__1_n_4
    SLICE_X35Y48         FDRE                                         r  anode_control/cl/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.832     1.959    anode_control/cl/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  anode_control/cl/COUNT_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105     1.551    anode_control/cl/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   anode_control/COUNT1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   anode_control/COUNT1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   anode_control/COUNT1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   anode_control/COUNT1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   anode_control/COUNT1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   anode_control/COUNT1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   anode_control/COUNT1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y27   anode_control/COUNT1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   anode_control/COUNT1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   gametwo/bg/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   gametwo/bg/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   gametwo/bg/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y24   gametwo/bg/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   gametwo/bg/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   gametwo/bg/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   gametwo/bg/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y25   gametwo/bg/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   anode_control/cl/out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y43   cl2/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   anode_control/COUNT1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_control/COUNT1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_control/COUNT1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   anode_control/COUNT1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   anode_control/COUNT1_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   anode_control/COUNT1_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   anode_control/COUNT1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   anode_control/COUNT1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   anode_control/COUNT1_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   anode_control/COUNT1_reg[2]/C



