/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module Q6cFSMonehotnextstatelogic(y, w, Y2, Y4);
  input [6:1] y;
  wire [6:1] y;
  input w;
  wire w;
  output Y2;
  wire Y2;
  output Y4;
  wire Y4;
  wire _0_;
  wire _1_;
  wire _2_;
  wire _3_;
  assign Y2 = _0_ & y[1];
  assign _1_ = y[2] | y[3];
  assign _2_ = _1_ | y[5];
  assign _3_ = _2_ | y[6];
  assign Y4 = w & _3_;
  assign _0_ = ~w;
endmodule
