 
****************************************
Report : clock_gating
        -enable_conditions
Design : iir_advanced
Version: S-2021.06-SP4
Date   : Thu Nov 16 17:49:23 2023
****************************************

Information: Identification of clock-gating cells has not been performed. Pre-existing clock-gating cells will not be reported. (PWR-947)
--------------------------------------------------------------------------------
                             Enable Conditions Report
--------------------------------------------------------------------------------
            Clock Gating Bank                    |         Gated Register 
--------------------------------------------------------------------------------
                                                 |
 clk_gate_b0_i_reg                               |       a1_i_reg[9]
                                                 |       a1_i_reg[7]
                                                 |       a1_i_reg[1]
                                                 |       a1_i_reg[6]
                                                 |       a1_i_reg[5]
                                                 |       a1_i_reg[0]
                                                 |       a1_i_reg[3]
                                                 |       a1_i_reg[10]
                                                 |       b1_i_reg[12]
                                                 |       b0_i_reg[2]
                                                 |       a1_i_reg[11]
                                                 |       a1_i_reg[2]
                                                 |       a1_i_reg[4]
                                                 |       a1_i_reg[8]
                                                 |       a1_i_reg[12]
                                                 |       b1_i_reg[0]
                                                 |       b1_i_reg[1]
                                                 |       b1_i_reg[2]
                                                 |       b1_i_reg[3]
                                                 |       b1_i_reg[4]
                                                 |       b1_i_reg[5]
                                                 |       b1_i_reg[6]
                                                 |       b1_i_reg[7]
                                                 |       b1_i_reg[8]
                                                 |       b1_i_reg[9]
                                                 |       b1_i_reg[10]
                                                 |       b1_i_reg[11]
                                                 |       b0_i_reg[0]
                                                 |       b0_i_reg[1]
                                                 |       b0_i_reg[3]
                                                 |       b0_i_reg[4]
                                                 |       b0_i_reg[5]
                                                 |       b0_i_reg[6]
                                                 |       b0_i_reg[7]
                                                 |       b0_i_reg[8]
                                                 |       b0_i_reg[9]
                                                 |       b0_i_reg[10]
                                                 |       b0_i_reg[11]
                                                 |       b0_i_reg[12]

Enable condition: 
RST_n & VIN
--------------------------------------------------------------------------------
                                                 |
 clk_gate_w_1_reg                                |       c_1_reg[11]
                                                 |       x_1_reg[0]
                                                 |       c_1_reg[10]
                                                 |       c_1_reg[9]
                                                 |       x_1_reg[12]
                                                 |       w_1_reg[3]
                                                 |       w_1_reg[5]
                                                 |       w_1_reg[7]
                                                 |       w_1_reg[9]
                                                 |       w_1_reg[11]
                                                 |       g_1_reg[8]
                                                 |       g_1_reg[9]
                                                 |       g_1_reg[10]
                                                 |       g_1_reg[11]
                                                 |       g_1_reg[12]
                                                 |       f_2_reg[8]
                                                 |       f_2_reg[9]
                                                 |       f_2_reg[10]
                                                 |       f_2_reg[11]
                                                 |       f_2_reg[12]
                                                 |       f_1_reg[8]
                                                 |       f_1_reg[9]
                                                 |       f_1_reg[10]
                                                 |       f_1_reg[11]
                                                 |       f_1_reg[12]
                                                 |       e_2_reg[8]
                                                 |       e_2_reg[9]
                                                 |       e_2_reg[10]
                                                 |       e_2_reg[11]
                                                 |       e_2_reg[12]
                                                 |       e_1_reg[8]
                                                 |       e_1_reg[9]
                                                 |       e_1_reg[10]
                                                 |       e_1_reg[11]
                                                 |       e_1_reg[12]
                                                 |       d_1_reg[0]
                                                 |       d_1_reg[1]
                                                 |       d_1_reg[2]
                                                 |       d_1_reg[3]
                                                 |       d_1_reg[4]
                                                 |       d_1_reg[5]
                                                 |       d_1_reg[6]
                                                 |       d_1_reg[7]
                                                 |       d_1_reg[8]
                                                 |       d_1_reg[9]
                                                 |       d_1_reg[10]
                                                 |       d_1_reg[11]
                                                 |       d_1_reg[12]
                                                 |       d_1_reg[13]
                                                 |       c_1_reg[8]
                                                 |       c_1_reg[13]
                                                 |       x_1_reg[1]
                                                 |       x_1_reg[2]
                                                 |       x_1_reg[3]
                                                 |       x_1_reg[4]
                                                 |       x_1_reg[5]
                                                 |       x_1_reg[6]
                                                 |       x_1_reg[7]
                                                 |       x_1_reg[8]
                                                 |       x_1_reg[9]
                                                 |       x_1_reg[10]
                                                 |       x_1_reg[11]
                                                 |       w_2_reg[0]
                                                 |       w_2_reg[1]
                                                 |       w_2_reg[2]
                                                 |       w_2_reg[3]
                                                 |       w_2_reg[4]
                                                 |       w_2_reg[5]
                                                 |       w_2_reg[6]
                                                 |       w_2_reg[7]
                                                 |       w_2_reg[8]
                                                 |       w_2_reg[9]
                                                 |       w_2_reg[10]
                                                 |       w_2_reg[11]
                                                 |       w_2_reg[12]
                                                 |       w_2_reg[13]
                                                 |       w_1_reg[0]
                                                 |       w_1_reg[1]
                                                 |       w_1_reg[2]
                                                 |       w_1_reg[4]
                                                 |       w_1_reg[6]
                                                 |       w_1_reg[8]
                                                 |       w_1_reg[10]
                                                 |       w_1_reg[12]
                                                 |       w_1_reg[13]

Enable condition: 
vin_i_reg/Q
--------------------------------------------------------------------------------
1
