//
// Copyright 2014 Per Vices Corporation
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program.  If not, see <http://www.gnu.org/licenses/>.
//

#include "regmap.h"

#include <stdlib.h>

static const reg_t reg_table[] = {
    {0x000 + HPS2FPGA_GPR_OFST, "sys0", 0x00000000, "RW"},
    {0x010 + HPS2FPGA_GPR_OFST, "sys1", 0xffff003f, "RO"},
    {0x020 + HPS2FPGA_GPR_OFST, "sys2", 0x00000000, "RW"},
    {0x030 + HPS2FPGA_GPR_OFST, "sys3", 0x00000003, "RW"},
    {0x040 + HPS2FPGA_GPR_OFST, "sys4", 0x00000000, "RW"},
    {0x050 + HPS2FPGA_GPR_OFST, "sys5", 0x00000000, "RO"},
    {0x060 + HPS2FPGA_GPR_OFST, "sys6", 0x00000000, "RO"},
    {0x070 + HPS2FPGA_GPR_OFST, "sys7", 0x00000000, "RW"},
    {0x080 + HPS2FPGA_GPR_OFST, "sys8", 0x00000000, "RW"},
    {0x090 + HPS2FPGA_GPR_OFST, "sys9", 0x00000000, "RW"},
    {0x0a0 + HPS2FPGA_GPR_OFST, "sys10", 0x00000000, "RW"},
    {0x0b0 + HPS2FPGA_GPR_OFST, "sys11", 0x00000000, "RW"},
    {0x0c0 + HPS2FPGA_GPR_OFST, "sys12", 0x00000000, "RW"},
    {0x0d0 + HPS2FPGA_GPR_OFST, "sys13", 0x00000000, "RW"},
    {0x0e0 + HPS2FPGA_GPR_OFST, "sys14", 0x00000000, "RO"},
    {0x0f0 + HPS2FPGA_GPR_OFST, "sys15", 0x00000000, "RO"},
    {0x0f4 + HPS2FPGA_GPR_OFST, "sys16", 0x00000000, "RO"},
    {0x0f8 + HPS2FPGA_GPR_OFST, "sys17", 0x00000000, "RO"},
    {0x0fc + HPS2FPGA_GPR_OFST, "sys18", 0x00000000, "RO"},
    {0x100 + HPS2FPGA_GPR_OFST, "sys19", 0x00000000, "RO"},
    {0x104 + HPS2FPGA_GPR_OFST, "sys20", 0x00000000, "RO"},

    {0x120 + HPS2FPGA_GPR_OFST, "led0", 0x00000000, "RW"},
    {0x130 + HPS2FPGA_GPR_OFST, "led1", 0x00000000, "RW"},

    {0x200 + HPS2FPGA_GPR_OFST, "net0", 0x05780002, "RW"},
    {0x210 + HPS2FPGA_GPR_OFST, "net1", 0x00000000, "RW"},
    {0x220 + HPS2FPGA_GPR_OFST, "net2", 0x00000000, "RW"},
    {0x230 + HPS2FPGA_GPR_OFST, "net3", 0x00000000, "RW"},
    {0x240 + HPS2FPGA_GPR_OFST, "net4", 0x00000000, "RW"},
    {0x250 + HPS2FPGA_GPR_OFST, "net5", 0xc0a80a03, "RW"},
    {0x260 + HPS2FPGA_GPR_OFST, "net6", 0x00000000, "RW"},
    {0x270 + HPS2FPGA_GPR_OFST, "net7", 0x00000000, "RW"},
    {0x280 + HPS2FPGA_GPR_OFST, "net8", 0x00000000, "RW"},
    {0x290 + HPS2FPGA_GPR_OFST, "net9", 0x00000000, "RW"},
    {0x2a0 + HPS2FPGA_GPR_OFST, "net10", 0x00000000, "RW"},
    {0x2b0 + HPS2FPGA_GPR_OFST, "net11", 0x0000aabb, "RW"},
    {0x2c0 + HPS2FPGA_GPR_OFST, "net12", 0xccbbaabb, "RW"},
    {0x2d0 + HPS2FPGA_GPR_OFST, "net13", 0x00000000, "RW"},
    {0x2e0 + HPS2FPGA_GPR_OFST, "net14", 0x00000000, "RW"},
    {0x2f0 + HPS2FPGA_GPR_OFST, "net15", 0x05780002, "RW"},
    {0x300 + HPS2FPGA_GPR_OFST, "net12", 0x00000000, "RW"},
    {0x310 + HPS2FPGA_GPR_OFST, "net17", 0x00000000, "RW"},
    {0x320 + HPS2FPGA_GPR_OFST, "net18", 0x00000000, "RW"},
    {0x330 + HPS2FPGA_GPR_OFST, "net19", 0x00000000, "RW"},
    {0x340 + HPS2FPGA_GPR_OFST, "net20", 0xc0a80a04, "RW"},
    {0x350 + HPS2FPGA_GPR_OFST, "net21", 0x00000000, "RW"},
    {0x320 + HPS2FPGA_GPR_OFST, "net22", 0x00000000, "RW"},
    {0x370 + HPS2FPGA_GPR_OFST, "net23", 0x00000000, "RW"},
    {0x380 + HPS2FPGA_GPR_OFST, "net24", 0x00000000, "RW"},
    {0x390 + HPS2FPGA_GPR_OFST, "net25", 0x00000000, "RW"},
    {0x3a0 + HPS2FPGA_GPR_OFST, "net26", 0x0000aabb, "RW"},
    {0x3b0 + HPS2FPGA_GPR_OFST, "net27", 0xccbbaabb, "RW"},
    {0x3c0 + HPS2FPGA_GPR_OFST, "net28", 0x00000000, "RW"},
    {0x3d0 + HPS2FPGA_GPR_OFST, "net29", 0x00000000, "RW"},

    {0x400 + HPS2FPGA_GPR_OFST, "rxa0", 0x00000000, "RW"},
    {0x410 + HPS2FPGA_GPR_OFST, "rxa1", 0x000000ff, "RW"},
    {0x420 + HPS2FPGA_GPR_OFST, "rxa2", 0x00000000, "RW"},
    {0x430 + HPS2FPGA_GPR_OFST, "rxa3", 0x00000000, "RW"},
    {0x440 + HPS2FPGA_GPR_OFST, "rxa4", 0x00000000, "RW"},
    {0x450 + HPS2FPGA_GPR_OFST, "rxa5", 0x00000000, "RW"},
    {0x460 + HPS2FPGA_GPR_OFST, "rxa6", 0x00000000, "RW"},
    {0x470 + HPS2FPGA_GPR_OFST, "rxa7", 0x00000000, "RW"},
    {0x480 + HPS2FPGA_GPR_OFST, "rxa8", 0x0000a745, "RW"},
    {0x484 + HPS2FPGA_GPR_OFST, "rxa9", 0x00000000, "RW"},
    {0x488 + HPS2FPGA_GPR_OFST, "rxa10", 0x00000000, "RW"},
    {0x48c + HPS2FPGA_GPR_OFST, "rxa11", 0x00000000, "RW"},
    {0x490 + HPS2FPGA_GPR_OFST, "rxa12", 0x00000000, "RW"},
    {0x500 + HPS2FPGA_GPR_OFST, "rxb0", 0x00000000, "RW"},
    {0x510 + HPS2FPGA_GPR_OFST, "rxb1", 0x000000ff, "RW"},
    {0x520 + HPS2FPGA_GPR_OFST, "rxb2", 0x00000000, "RW"},
    {0x530 + HPS2FPGA_GPR_OFST, "rxb3", 0x00000000, "RW"},
    {0x540 + HPS2FPGA_GPR_OFST, "rxb4", 0x00000200, "RW"},
    {0x550 + HPS2FPGA_GPR_OFST, "rxb5", 0x00000000, "RW"},
    {0x560 + HPS2FPGA_GPR_OFST, "rxb6", 0x00000000, "RW"},
    {0x570 + HPS2FPGA_GPR_OFST, "rxb7", 0x00000000, "RW"},
    {0x580 + HPS2FPGA_GPR_OFST, "rxb8", 0x0000a746, "RW"},
    {0x584 + HPS2FPGA_GPR_OFST, "rxb9", 0x00000000, "RW"},
    {0x588 + HPS2FPGA_GPR_OFST, "rxb10", 0x00000000, "RW"},
    {0x58c + HPS2FPGA_GPR_OFST, "rxb11", 0x00000000, "RW"},
    {0x590 + HPS2FPGA_GPR_OFST, "rxb12", 0x00000000, "RW"},
    {0x600 + HPS2FPGA_GPR_OFST, "rxc0", 0x00000000, "RW"},
    {0x610 + HPS2FPGA_GPR_OFST, "rxc1", 0x000000ff, "RW"},
    {0x620 + HPS2FPGA_GPR_OFST, "rxc2", 0x00000000, "RW"},
    {0x630 + HPS2FPGA_GPR_OFST, "rxc3", 0x00000000, "RW"},
    {0x640 + HPS2FPGA_GPR_OFST, "rxc4", 0x00000000, "RW"},
    {0x650 + HPS2FPGA_GPR_OFST, "rxc5", 0x00000000, "RW"},
    {0x660 + HPS2FPGA_GPR_OFST, "rxc6", 0x00000000, "RW"},
    {0x670 + HPS2FPGA_GPR_OFST, "rxc7", 0x00000000, "RW"},
    {0x680 + HPS2FPGA_GPR_OFST, "rxc8", 0x0000a747, "RW"},
    {0x684 + HPS2FPGA_GPR_OFST, "rxc9", 0x00000000, "RW"},
    {0x688 + HPS2FPGA_GPR_OFST, "rxc10", 0x00000000, "RW"},
    {0x68c + HPS2FPGA_GPR_OFST, "rxc11", 0x00000000, "RW"},
    {0x690 + HPS2FPGA_GPR_OFST, "rxc12", 0x00000000, "RW"},
    {0x700 + HPS2FPGA_GPR_OFST, "rxd0", 0x00000000, "RW"},
    {0x710 + HPS2FPGA_GPR_OFST, "rxd1", 0x000000ff, "RW"},
    {0x720 + HPS2FPGA_GPR_OFST, "rxd2", 0x00000000, "RW"},
    {0x730 + HPS2FPGA_GPR_OFST, "rxd3", 0x00000000, "RW"},
    {0x740 + HPS2FPGA_GPR_OFST, "rxd4", 0x00000200, "RW"},
    {0x750 + HPS2FPGA_GPR_OFST, "rxd5", 0x00000000, "RW"},
    {0x760 + HPS2FPGA_GPR_OFST, "rxd6", 0x00000000, "RW"},
    {0x770 + HPS2FPGA_GPR_OFST, "rxd7", 0x00000000, "RW"},
    {0x780 + HPS2FPGA_GPR_OFST, "rxd8", 0x0000a748, "RW"},
    {0x784 + HPS2FPGA_GPR_OFST, "rxd9", 0x00000000, "RW"},
    {0x788 + HPS2FPGA_GPR_OFST, "rxd10", 0x00000000, "RW"},
    {0x78c + HPS2FPGA_GPR_OFST, "rxd11", 0x00000000, "RW"},
    {0x790 + HPS2FPGA_GPR_OFST, "rxd12", 0x00000000, "RW"},

    {0x800 + HPS2FPGA_GPR_OFST, "txa0", 0x00000000, "RW"},
    {0x810 + HPS2FPGA_GPR_OFST, "txa1", 0x000000ff, "RW"},
    {0x820 + HPS2FPGA_GPR_OFST, "txa2", 0x00000000, "RW"},
    {0x830 + HPS2FPGA_GPR_OFST, "txa3", 0x00000000, "RW"},
    {0x840 + HPS2FPGA_GPR_OFST, "txa4", 0x00000002, "RW"},
    {0x850 + HPS2FPGA_GPR_OFST, "txa5", 0x0000a749, "RW"},
    {0x854 + HPS2FPGA_GPR_OFST, "txa6", 0x00000000, "RW"},
    {0x858 + HPS2FPGA_GPR_OFST, "txa7", 0x00000000, "RW"},
    {0x85c + HPS2FPGA_GPR_OFST, "txa8", 0x00000000, "RW"},
    {0x860 + HPS2FPGA_GPR_OFST, "txa9", 0x00000000, "RW"},
    {0x900 + HPS2FPGA_GPR_OFST, "txb0", 0x00000000, "RW"},
    {0x910 + HPS2FPGA_GPR_OFST, "txb1", 0x000000ff, "RW"},
    {0x920 + HPS2FPGA_GPR_OFST, "txb2", 0x00000000, "RW"},
    {0x930 + HPS2FPGA_GPR_OFST, "txb3", 0x00000000, "RW"},
    {0x940 + HPS2FPGA_GPR_OFST, "txb4", 0x00000202, "RW"},
    {0x950 + HPS2FPGA_GPR_OFST, "txb5", 0x0000a74a, "RW"},
    {0x954 + HPS2FPGA_GPR_OFST, "txb6", 0x00000000, "RW"},
    {0x958 + HPS2FPGA_GPR_OFST, "txb7", 0x00000000, "RW"},
    {0x95c + HPS2FPGA_GPR_OFST, "txb8", 0x00000000, "RW"},
    {0x960 + HPS2FPGA_GPR_OFST, "txb9", 0x00000000, "RW"},
    {0xa00 + HPS2FPGA_GPR_OFST, "txc0", 0x00000000, "RW"},
    {0xa10 + HPS2FPGA_GPR_OFST, "txc1", 0x000000ff, "RW"},
    {0xa20 + HPS2FPGA_GPR_OFST, "txc2", 0x00000000, "RW"},
    {0xa30 + HPS2FPGA_GPR_OFST, "txc3", 0x00000000, "RW"},
    {0xa40 + HPS2FPGA_GPR_OFST, "txc4", 0x00000002, "RW"},
    {0xa50 + HPS2FPGA_GPR_OFST, "txc5", 0x0000a74b, "RW"},
    {0xa54 + HPS2FPGA_GPR_OFST, "txc6", 0x00000000, "RW"},
    {0xa58 + HPS2FPGA_GPR_OFST, "txc7", 0x00000000, "RW"},
    {0xa5c + HPS2FPGA_GPR_OFST, "txc8", 0x00000000, "RW"},
    {0xa60 + HPS2FPGA_GPR_OFST, "txc9", 0x00000000, "RW"},
    {0xb00 + HPS2FPGA_GPR_OFST, "txd0", 0x00000000, "RW"},
    {0xb10 + HPS2FPGA_GPR_OFST, "txd1", 0x000000ff, "RW"},
    {0xb20 + HPS2FPGA_GPR_OFST, "txd2", 0x00000000, "RW"},
    {0xb30 + HPS2FPGA_GPR_OFST, "txd3", 0x00000000, "RW"},
    {0xb40 + HPS2FPGA_GPR_OFST, "txd4", 0x00000202, "RW"},
    {0xb50 + HPS2FPGA_GPR_OFST, "txd5", 0x0000a74c, "RW"},
    {0xb54 + HPS2FPGA_GPR_OFST, "txd6", 0x00000000, "RW"},
    {0xb58 + HPS2FPGA_GPR_OFST, "txd7", 0x00000000, "RW"},
    {0xb5c + HPS2FPGA_GPR_OFST, "txd8", 0x00000000, "RW"},
    {0xb60 + HPS2FPGA_GPR_OFST, "txd9", 0x00000000, "RW"},

    {0xc00 + HPS2FPGA_GPR_OFST, "rxga", 0x80808080, "RW"},
    {0xc10 + HPS2FPGA_GPR_OFST, "txga", 0x80808080, "RW"},

    {0xd00 + HPS2FPGA_GPR_OFST, "flc0", 0x80808080, "RW"},
    {0xd10 + HPS2FPGA_GPR_OFST, "flc1", 0x80808080, "RO"},
    {0xd20 + HPS2FPGA_GPR_OFST, "flc2", 0x80808080, "RO"},
    {0xd30 + HPS2FPGA_GPR_OFST, "flc3", 0x80808080, "RO"},
    {0xd40 + HPS2FPGA_GPR_OFST, "flc4", 0x80808080, "RO"},

    {0xd50 + HPS2FPGA_GPR_OFST, "flc5", 0x00000000, "RO"},
    {0xd60 + HPS2FPGA_GPR_OFST, "flc6", 0x00000000, "RO"},
    {0xd64 + HPS2FPGA_GPR_OFST, "flc7", 0x00000000, "RO"},
    {0xd68 + HPS2FPGA_GPR_OFST, "flc8", 0x00000000, "RO"},
    {0xd6c + HPS2FPGA_GPR_OFST, "flc9", 0x00000000, "RO"},
    {0xd70 + HPS2FPGA_GPR_OFST, "flc10", 0x00000000, "RO"},
    {0xd74 + HPS2FPGA_GPR_OFST, "flc11", 0x00000000, "RO"},
    {0xd78 + HPS2FPGA_GPR_OFST, "flc12", 0x00000000, "RO"},
    {0xd7c + HPS2FPGA_GPR_OFST, "flc13", 0x00000000, "RO"},

    {0xd80 + HPS2FPGA_GPR_OFST, "flc14", 0x00000000, "RO"},
    {0xd84 + HPS2FPGA_GPR_OFST, "flc15", 0x00000000, "RO"},
    {0xd88 + HPS2FPGA_GPR_OFST, "flc16", 0x00000000, "RO"},
    {0xd8c + HPS2FPGA_GPR_OFST, "flc17", 0x00000000, "RO"},
    {0xd90 + HPS2FPGA_GPR_OFST, "flc18", 0x00000000, "RO"},
    {0xd94 + HPS2FPGA_GPR_OFST, "flc19", 0x00000000, "RO"},
    {0xd98 + HPS2FPGA_GPR_OFST, "flc20", 0x00000000, "RO"},
    {0xd9c + HPS2FPGA_GPR_OFST, "flc21", 0x00000000, "RO"},

    {0xda0 + HPS2FPGA_GPR_OFST, "flc22", 0x00000000, "RO"},
    {0xda4 + HPS2FPGA_GPR_OFST, "flc23", 0x00000000, "RO"},
    {0xda8 + HPS2FPGA_GPR_OFST, "flc24", 0x00000000, "RO"},
    {0xdac + HPS2FPGA_GPR_OFST, "flc25", 0x00000000, "RO"},
    {0xdb0 + HPS2FPGA_GPR_OFST, "flc26", 0x00000000, "RO"},
    {0xdb4 + HPS2FPGA_GPR_OFST, "flc27", 0x00000000, "RO"},
    {0xdb8 + HPS2FPGA_GPR_OFST, "flc28", 0x00000000, "RO"},
    {0xdbc + HPS2FPGA_GPR_OFST, "flc29", 0x00000000, "RO"},

    {0xdc0 + HPS2FPGA_GPR_OFST, "flc30", 0x00000000, "RO"},
    {0xdc4 + HPS2FPGA_GPR_OFST, "flc31", 0x00000000, "RO"},
    {0xdc8 + HPS2FPGA_GPR_OFST, "flc32", 0x00000000, "RO"},
    {0xdcc + HPS2FPGA_GPR_OFST, "flc33", 0x00000000, "RO"},
    {0xdd0 + HPS2FPGA_GPR_OFST, "flc34", 0x00000000, "RO"},
    {0xdd4 + HPS2FPGA_GPR_OFST, "flc35", 0x00000000, "RO"},
    {0xdd8 + HPS2FPGA_GPR_OFST, "flc36", 0x00000000, "RO"},
    {0xddC + HPS2FPGA_GPR_OFST, "flc37", 0x00000000, "RO"},

    {0xf00 + HPS2FPGA_GPR_OFST, "res_rw0", 0x00000000, "RW"},
    {0xf10 + HPS2FPGA_GPR_OFST, "res_rw1", 0x00000000, "RW"},
    {0xf20 + HPS2FPGA_GPR_OFST, "res_rw2", 0x00000000, "RW"},
    {0xf30 + HPS2FPGA_GPR_OFST, "res_rw3", 0x00000000, "RW"},
    {0xf40 + HPS2FPGA_GPR_OFST, "res_rw4", 0x00000000, "RW"},
    {0xf50 + HPS2FPGA_GPR_OFST, "res_rw5", 0x00000000, "RW"},
    {0xf60 + HPS2FPGA_GPR_OFST, "res_rw6", 0x00000000, "RW"},
    {0xf70 + HPS2FPGA_GPR_OFST, "res_rw7", 0x00000000, "RW"},

    {0xf80 + HPS2FPGA_GPR_OFST, "res_ro0", 0x00000000, "RO"},
    {0xf90 + HPS2FPGA_GPR_OFST, "res_ro1", 0x00000000, "RO"},
    {0xfa0 + HPS2FPGA_GPR_OFST, "res_ro2", 0x00000000, "RO"},
    {0xfb0 + HPS2FPGA_GPR_OFST, "res_ro3", 0x00000000, "RO"},
    {0xfc0 + HPS2FPGA_GPR_OFST, "res_ro4", 0x00000000, "RO"},
    {0xfd0 + HPS2FPGA_GPR_OFST, "res_ro5", 0x00000000, "RO"},
    {0xfe0 + HPS2FPGA_GPR_OFST, "res_ro6", 0x00000000, "RO"},
    {0xff0 + HPS2FPGA_GPR_OFST, "res_ro7", 0x00000000, "RO"},

    // B Clone.
    {0x1000 + HPS2FPGA_GPR_OFST, "sys21", 0x00000000, "RW"},
    {0x1010 + HPS2FPGA_GPR_OFST, "sys22", 0xffff003f, "RO"},
    {0x1020 + HPS2FPGA_GPR_OFST, "sys23", 0x00000000, "RW"},
    {0x1030 + HPS2FPGA_GPR_OFST, "sys24", 0x00000003, "RW"},
    {0x1040 + HPS2FPGA_GPR_OFST, "sys25", 0x00000000, "RW"},
    {0x1050 + HPS2FPGA_GPR_OFST, "sys26", 0x00000000, "RO"},
    {0x1060 + HPS2FPGA_GPR_OFST, "sys27", 0x00000000, "RO"},
    {0x1070 + HPS2FPGA_GPR_OFST, "sys28", 0x00000000, "RW"},
    {0x1080 + HPS2FPGA_GPR_OFST, "sys29", 0x00000000, "RW"},
    {0x1090 + HPS2FPGA_GPR_OFST, "sys30", 0x00000000, "RW"},
    {0x10a0 + HPS2FPGA_GPR_OFST, "sys31", 0x00000000, "RW"},
    {0x10b0 + HPS2FPGA_GPR_OFST, "sys32", 0x00000000, "RW"},
    {0x10c0 + HPS2FPGA_GPR_OFST, "sys33", 0x00000000, "RW"},
    {0x10d0 + HPS2FPGA_GPR_OFST, "sys34", 0x00000000, "RW"},
    {0x10e0 + HPS2FPGA_GPR_OFST, "sys35", 0x00000000, "RO"},
    {0x10f0 + HPS2FPGA_GPR_OFST, "sys36", 0x00000000, "RO"},
    {0x10f4 + HPS2FPGA_GPR_OFST, "sys37", 0x00000000, "RO"},
    {0x10f8 + HPS2FPGA_GPR_OFST, "sys38", 0x00000000, "RO"},
    {0x10fc + HPS2FPGA_GPR_OFST, "sys39", 0x00000000, "RO"},
    {0x1100 + HPS2FPGA_GPR_OFST, "sys40", 0x00000000, "RO"},
    {0x1104 + HPS2FPGA_GPR_OFST, "sys41", 0x00000000, "RO"},

    {0x1120 + HPS2FPGA_GPR_OFST, "led2", 0x00000000, "RW"},
    {0x1130 + HPS2FPGA_GPR_OFST, "led3", 0x00000000, "RW"},

    {0x1200 + HPS2FPGA_GPR_OFST, "net30", 0x05780002, "RW"},
    {0x1210 + HPS2FPGA_GPR_OFST, "net31", 0x00000000, "RW"},
    {0x1220 + HPS2FPGA_GPR_OFST, "net32", 0x00000000, "RW"},
    {0x1230 + HPS2FPGA_GPR_OFST, "net33", 0x00000000, "RW"},
    {0x1240 + HPS2FPGA_GPR_OFST, "net34", 0x00000000, "RW"},
    {0x1250 + HPS2FPGA_GPR_OFST, "net35", 0xc0a80a03, "RW"},
    {0x1260 + HPS2FPGA_GPR_OFST, "net36", 0x00000000, "RW"},
    {0x1270 + HPS2FPGA_GPR_OFST, "net37", 0x00000000, "RW"},
    {0x1280 + HPS2FPGA_GPR_OFST, "net38", 0x00000000, "RW"},
    {0x1290 + HPS2FPGA_GPR_OFST, "net39", 0x00000000, "RW"},
    {0x12a0 + HPS2FPGA_GPR_OFST, "net40", 0x00000000, "RW"},
    {0x12b0 + HPS2FPGA_GPR_OFST, "net41", 0x0000aabb, "RW"},
    {0x12c0 + HPS2FPGA_GPR_OFST, "net42", 0xccbbaabb, "RW"},
    {0x12d0 + HPS2FPGA_GPR_OFST, "net43", 0x00000000, "RW"},
    {0x12e0 + HPS2FPGA_GPR_OFST, "net44", 0x00000000, "RW"},
    {0x12f0 + HPS2FPGA_GPR_OFST, "net45", 0x05780002, "RW"},
    {0x1300 + HPS2FPGA_GPR_OFST, "net42", 0x00000000, "RW"},
    {0x1310 + HPS2FPGA_GPR_OFST, "net47", 0x00000000, "RW"},
    {0x1320 + HPS2FPGA_GPR_OFST, "net48", 0x00000000, "RW"},
    {0x1330 + HPS2FPGA_GPR_OFST, "net49", 0x00000000, "RW"},
    {0x1340 + HPS2FPGA_GPR_OFST, "net50", 0xc0a80a04, "RW"},
    {0x1350 + HPS2FPGA_GPR_OFST, "net51", 0x00000000, "RW"},
    {0x1320 + HPS2FPGA_GPR_OFST, "net52", 0x00000000, "RW"},
    {0x1370 + HPS2FPGA_GPR_OFST, "net53", 0x00000000, "RW"},
    {0x1380 + HPS2FPGA_GPR_OFST, "net54", 0x00000000, "RW"},
    {0x1390 + HPS2FPGA_GPR_OFST, "net55", 0x00000000, "RW"},
    {0x13a0 + HPS2FPGA_GPR_OFST, "net56", 0x0000aabb, "RW"},
    {0x13b0 + HPS2FPGA_GPR_OFST, "net57", 0xccbbaabb, "RW"},
    {0x13c0 + HPS2FPGA_GPR_OFST, "net58", 0x00000000, "RW"},
    {0x13d0 + HPS2FPGA_GPR_OFST, "net59", 0x00000000, "RW"},

    {0x1400 + HPS2FPGA_GPR_OFST, "rxe0", 0x00000000, "RW"},
    {0x1410 + HPS2FPGA_GPR_OFST, "rxe1", 0x000000ff, "RW"},
    {0x1420 + HPS2FPGA_GPR_OFST, "rxe2", 0x00000000, "RW"},
    {0x1430 + HPS2FPGA_GPR_OFST, "rxe3", 0x00000000, "RW"},
    {0x1440 + HPS2FPGA_GPR_OFST, "rxe4", 0x00000000, "RW"},
    {0x1450 + HPS2FPGA_GPR_OFST, "rxe5", 0x00000000, "RW"},
    {0x1460 + HPS2FPGA_GPR_OFST, "rxe6", 0x00000000, "RW"},
    {0x1470 + HPS2FPGA_GPR_OFST, "rxe7", 0x00000000, "RW"},
    {0x1480 + HPS2FPGA_GPR_OFST, "rxe8", 0x0000a745, "RW"},
    {0x1484 + HPS2FPGA_GPR_OFST, "rxe9", 0x00000000, "RW"},
    {0x1488 + HPS2FPGA_GPR_OFST, "rxe10", 0x00000000, "RW"},
    {0x148c + HPS2FPGA_GPR_OFST, "rxe11", 0x00000000, "RW"},
    {0x1490 + HPS2FPGA_GPR_OFST, "rxe12", 0x00000000, "RW"},
    {0x1500 + HPS2FPGA_GPR_OFST, "rxf0", 0x00000000, "RW"},
    {0x1510 + HPS2FPGA_GPR_OFST, "rxf1", 0x000000ff, "RW"},
    {0x1520 + HPS2FPGA_GPR_OFST, "rxf2", 0x00000000, "RW"},
    {0x1530 + HPS2FPGA_GPR_OFST, "rxf3", 0x00000000, "RW"},
    {0x1540 + HPS2FPGA_GPR_OFST, "rxf4", 0x00000200, "RW"},
    {0x1550 + HPS2FPGA_GPR_OFST, "rxf5", 0x00000000, "RW"},
    {0x1560 + HPS2FPGA_GPR_OFST, "rxf6", 0x00000000, "RW"},
    {0x1570 + HPS2FPGA_GPR_OFST, "rxf7", 0x00000000, "RW"},
    {0x1580 + HPS2FPGA_GPR_OFST, "rxf8", 0x0000a746, "RW"},
    {0x1584 + HPS2FPGA_GPR_OFST, "rxf9", 0x00000000, "RW"},
    {0x1588 + HPS2FPGA_GPR_OFST, "rxf10", 0x00000000, "RW"},
    {0x158c + HPS2FPGA_GPR_OFST, "rxf11", 0x00000000, "RW"},
    {0x1590 + HPS2FPGA_GPR_OFST, "rxf12", 0x00000000, "RW"},
    {0x1600 + HPS2FPGA_GPR_OFST, "rxg0", 0x00000000, "RW"},
    {0x1610 + HPS2FPGA_GPR_OFST, "rxg1", 0x000000ff, "RW"},
    {0x1620 + HPS2FPGA_GPR_OFST, "rxg2", 0x00000000, "RW"},
    {0x1630 + HPS2FPGA_GPR_OFST, "rxg3", 0x00000000, "RW"},
    {0x1640 + HPS2FPGA_GPR_OFST, "rxg4", 0x00000000, "RW"},
    {0x1650 + HPS2FPGA_GPR_OFST, "rxg5", 0x00000000, "RW"},
    {0x1660 + HPS2FPGA_GPR_OFST, "rxg6", 0x00000000, "RW"},
    {0x1670 + HPS2FPGA_GPR_OFST, "rxg7", 0x00000000, "RW"},
    {0x1680 + HPS2FPGA_GPR_OFST, "rxg8", 0x0000a747, "RW"},
    {0x1684 + HPS2FPGA_GPR_OFST, "rxg9", 0x00000000, "RW"},
    {0x1688 + HPS2FPGA_GPR_OFST, "rxg10", 0x00000000, "RW"},
    {0x168c + HPS2FPGA_GPR_OFST, "rxg11", 0x00000000, "RW"},
    {0x1690 + HPS2FPGA_GPR_OFST, "rxg12", 0x00000000, "RW"},
    {0x1700 + HPS2FPGA_GPR_OFST, "rxh0", 0x00000000, "RW"},
    {0x1710 + HPS2FPGA_GPR_OFST, "rxh1", 0x000000ff, "RW"},
    {0x1720 + HPS2FPGA_GPR_OFST, "rxh2", 0x00000000, "RW"},
    {0x1730 + HPS2FPGA_GPR_OFST, "rxh3", 0x00000000, "RW"},
    {0x1740 + HPS2FPGA_GPR_OFST, "rxh4", 0x00000200, "RW"},
    {0x1750 + HPS2FPGA_GPR_OFST, "rxh5", 0x00000000, "RW"},
    {0x1760 + HPS2FPGA_GPR_OFST, "rxh6", 0x00000000, "RW"},
    {0x1770 + HPS2FPGA_GPR_OFST, "rxh7", 0x00000000, "RW"},
    {0x1780 + HPS2FPGA_GPR_OFST, "rxh8", 0x0000a748, "RW"},
    {0x1784 + HPS2FPGA_GPR_OFST, "rxh9", 0x00000000, "RW"},
    {0x1788 + HPS2FPGA_GPR_OFST, "rxh10", 0x00000000, "RW"},
    {0x178c + HPS2FPGA_GPR_OFST, "rxh11", 0x00000000, "RW"},
    {0x1790 + HPS2FPGA_GPR_OFST, "rxh12", 0x00000000, "RW"},

    {0x1800 + HPS2FPGA_GPR_OFST, "txe0", 0x00000000, "RW"},
    {0x1810 + HPS2FPGA_GPR_OFST, "txe1", 0x000000ff, "RW"},
    {0x1820 + HPS2FPGA_GPR_OFST, "txe2", 0x00000000, "RW"},
    {0x1830 + HPS2FPGA_GPR_OFST, "txe3", 0x00000000, "RW"},
    {0x1840 + HPS2FPGA_GPR_OFST, "txe4", 0x00000002, "RW"},
    {0x1850 + HPS2FPGA_GPR_OFST, "txe5", 0x0000a749, "RW"},
    {0x1854 + HPS2FPGA_GPR_OFST, "txe6", 0x00000000, "RW"},
    {0x1858 + HPS2FPGA_GPR_OFST, "txe7", 0x00000000, "RW"},
    {0x185c + HPS2FPGA_GPR_OFST, "txe8", 0x00000000, "RW"},
    {0x1860 + HPS2FPGA_GPR_OFST, "txe9", 0x00000000, "RW"},
    {0x1900 + HPS2FPGA_GPR_OFST, "txf0", 0x00000000, "RW"},
    {0x1910 + HPS2FPGA_GPR_OFST, "txf1", 0x000000ff, "RW"},
    {0x1920 + HPS2FPGA_GPR_OFST, "txf2", 0x00000000, "RW"},
    {0x1930 + HPS2FPGA_GPR_OFST, "txf3", 0x00000000, "RW"},
    {0x1940 + HPS2FPGA_GPR_OFST, "txf4", 0x00000202, "RW"},
    {0x1950 + HPS2FPGA_GPR_OFST, "txf5", 0x0000a74a, "RW"},
    {0x1954 + HPS2FPGA_GPR_OFST, "txf6", 0x00000000, "RW"},
    {0x1958 + HPS2FPGA_GPR_OFST, "txf7", 0x00000000, "RW"},
    {0x195c + HPS2FPGA_GPR_OFST, "txf8", 0x00000000, "RW"},
    {0x1960 + HPS2FPGA_GPR_OFST, "txf9", 0x00000000, "RW"},
    {0x1a00 + HPS2FPGA_GPR_OFST, "txg0", 0x00000000, "RW"},
    {0x1a10 + HPS2FPGA_GPR_OFST, "txg1", 0x000000ff, "RW"},
    {0x1a20 + HPS2FPGA_GPR_OFST, "txg2", 0x00000000, "RW"},
    {0x1a30 + HPS2FPGA_GPR_OFST, "txg3", 0x00000000, "RW"},
    {0x1a40 + HPS2FPGA_GPR_OFST, "txg4", 0x00000002, "RW"},
    {0x1a50 + HPS2FPGA_GPR_OFST, "txg5", 0x0000a74b, "RW"},
    {0x1a54 + HPS2FPGA_GPR_OFST, "txg6", 0x00000000, "RW"},
    {0x1a58 + HPS2FPGA_GPR_OFST, "txg7", 0x00000000, "RW"},
    {0x1a5c + HPS2FPGA_GPR_OFST, "txg8", 0x00000000, "RW"},
    {0x1a60 + HPS2FPGA_GPR_OFST, "txg9", 0x00000000, "RW"},
    {0x1b00 + HPS2FPGA_GPR_OFST, "txh0", 0x00000000, "RW"},
    {0x1b10 + HPS2FPGA_GPR_OFST, "txh1", 0x000000ff, "RW"},
    {0x1b20 + HPS2FPGA_GPR_OFST, "txh2", 0x00000000, "RW"},
    {0x1b30 + HPS2FPGA_GPR_OFST, "txh3", 0x00000000, "RW"},
    {0x1b40 + HPS2FPGA_GPR_OFST, "txh4", 0x00000202, "RW"},
    {0x1b50 + HPS2FPGA_GPR_OFST, "txh5", 0x0000a74c, "RW"},
    {0x1b54 + HPS2FPGA_GPR_OFST, "txh6", 0x00000000, "RW"},
    {0x1b58 + HPS2FPGA_GPR_OFST, "txh7", 0x00000000, "RW"},
    {0x1b5c + HPS2FPGA_GPR_OFST, "txh8", 0x00000000, "RW"},
    {0x1b60 + HPS2FPGA_GPR_OFST, "txh9", 0x00000000, "RW"},

    {0x1c00 + HPS2FPGA_GPR_OFST, "rxge", 0x80808080, "RW"},
    {0x1c10 + HPS2FPGA_GPR_OFST, "txge", 0x80808080, "RW"},

    {0x1d00 + HPS2FPGA_GPR_OFST, "flc38", 0x80808080, "RW"},
    {0x1d10 + HPS2FPGA_GPR_OFST, "flc39", 0x80808080, "RO"},
    {0x1d20 + HPS2FPGA_GPR_OFST, "flc40", 0x80808080, "RO"},
    {0x1d30 + HPS2FPGA_GPR_OFST, "flc41", 0x80808080, "RO"},
    {0x1d40 + HPS2FPGA_GPR_OFST, "flc42", 0x80808080, "RO"},

    {0x1d50 + HPS2FPGA_GPR_OFST, "flc43", 0x00000000, "RO"},
    {0x1d60 + HPS2FPGA_GPR_OFST, "flc44", 0x00000000, "RO"},
    {0x1d64 + HPS2FPGA_GPR_OFST, "flc45", 0x00000000, "RO"},
    {0x1d68 + HPS2FPGA_GPR_OFST, "flc46", 0x00000000, "RO"},
    {0x1d6c + HPS2FPGA_GPR_OFST, "flc47", 0x00000000, "RO"},
    {0x1d70 + HPS2FPGA_GPR_OFST, "flc48", 0x00000000, "RO"},
    {0x1d74 + HPS2FPGA_GPR_OFST, "flc49", 0x00000000, "RO"},
    {0x1d78 + HPS2FPGA_GPR_OFST, "flc50", 0x00000000, "RO"},
    {0x1d7c + HPS2FPGA_GPR_OFST, "flc51", 0x00000000, "RO"},

    {0x1d80 + HPS2FPGA_GPR_OFST, "flc52", 0x00000000, "RO"},
    {0x1d84 + HPS2FPGA_GPR_OFST, "flc53", 0x00000000, "RO"},
    {0x1d88 + HPS2FPGA_GPR_OFST, "flc54", 0x00000000, "RO"},
    {0x1d8c + HPS2FPGA_GPR_OFST, "flc55", 0x00000000, "RO"},
    {0x1d90 + HPS2FPGA_GPR_OFST, "flc56", 0x00000000, "RO"},
    {0x1d94 + HPS2FPGA_GPR_OFST, "flc57", 0x00000000, "RO"},
    {0x1d98 + HPS2FPGA_GPR_OFST, "flc58", 0x00000000, "RO"},
    {0x1d9c + HPS2FPGA_GPR_OFST, "flc59", 0x00000000, "RO"},

    {0x1da0 + HPS2FPGA_GPR_OFST, "flc60", 0x00000000, "RO"},
    {0x1da4 + HPS2FPGA_GPR_OFST, "flc61", 0x00000000, "RO"},
    {0x1da8 + HPS2FPGA_GPR_OFST, "flc62", 0x00000000, "RO"},
    {0x1dac + HPS2FPGA_GPR_OFST, "flc63", 0x00000000, "RO"},
    {0x1db0 + HPS2FPGA_GPR_OFST, "flc64", 0x00000000, "RO"},
    {0x1db4 + HPS2FPGA_GPR_OFST, "flc65", 0x00000000, "RO"},
    {0x1db8 + HPS2FPGA_GPR_OFST, "flc66", 0x00000000, "RO"},
    {0x1dbc + HPS2FPGA_GPR_OFST, "flc67", 0x00000000, "RO"},

    {0x1dc0 + HPS2FPGA_GPR_OFST, "flc68", 0x00000000, "RO"},
    {0x1dc4 + HPS2FPGA_GPR_OFST, "flc69", 0x00000000, "RO"},
    {0x1dc8 + HPS2FPGA_GPR_OFST, "flc70", 0x00000000, "RO"},
    {0x1dcc + HPS2FPGA_GPR_OFST, "flc71", 0x00000000, "RO"},
    {0x1dd0 + HPS2FPGA_GPR_OFST, "flc72", 0x00000000, "RO"},
    {0x1dd4 + HPS2FPGA_GPR_OFST, "flc73", 0x00000000, "RO"},
    {0x1dd8 + HPS2FPGA_GPR_OFST, "flc74", 0x00000000, "RO"},
    {0x1ddC + HPS2FPGA_GPR_OFST, "flc75", 0x00000000, "RO"},

    {0x1f00 + HPS2FPGA_GPR_OFST, "res_rw8" , 0x00000000, "RW"},
    {0x1f10 + HPS2FPGA_GPR_OFST, "res_rw9" , 0x00000000, "RW"},
    {0x1f20 + HPS2FPGA_GPR_OFST, "res_rw10", 0x00000000, "RW"},
    {0x1f30 + HPS2FPGA_GPR_OFST, "res_rw11", 0x00000000, "RW"},
    {0x1f40 + HPS2FPGA_GPR_OFST, "res_rw12", 0x00000000, "RW"},
    {0x1f50 + HPS2FPGA_GPR_OFST, "res_rw13", 0x00000000, "RW"},
    {0x1f60 + HPS2FPGA_GPR_OFST, "res_rw14", 0x00000000, "RW"},
    {0x1f70 + HPS2FPGA_GPR_OFST, "res_rw15", 0x00000000, "RW"},

    {0x1f80 + HPS2FPGA_GPR_OFST, "res_ro8" , 0x00000000, "RO"},
    {0x1f90 + HPS2FPGA_GPR_OFST, "res_ro9" , 0x00000000, "RO"},
    {0x1fa0 + HPS2FPGA_GPR_OFST, "res_ro10", 0x00000000, "RO"},
    {0x1fb0 + HPS2FPGA_GPR_OFST, "res_ro11", 0x00000000, "RO"},
    {0x1fc0 + HPS2FPGA_GPR_OFST, "res_ro12", 0x00000000, "RO"},
    {0x1fd0 + HPS2FPGA_GPR_OFST, "res_ro13", 0x00000000, "RO"},
    {0x1fe0 + HPS2FPGA_GPR_OFST, "res_ro14", 0x00000000, "RO"},
    {0x1ff0 + HPS2FPGA_GPR_OFST, "res_ro15", 0x00000000, "RO"},

    // C Clone.
    {0x2000 + HPS2FPGA_GPR_OFST, "sys42", 0x00000000, "RW"},
    {0x2010 + HPS2FPGA_GPR_OFST, "sys43", 0xffff003f, "RO"},
    {0x2020 + HPS2FPGA_GPR_OFST, "sys44", 0x00000000, "RW"},
    {0x2030 + HPS2FPGA_GPR_OFST, "sys45", 0x00000003, "RW"},
    {0x2040 + HPS2FPGA_GPR_OFST, "sys46", 0x00000000, "RW"},
    {0x2050 + HPS2FPGA_GPR_OFST, "sys47", 0x00000000, "RO"},
    {0x2060 + HPS2FPGA_GPR_OFST, "sys48", 0x00000000, "RO"},
    {0x2070 + HPS2FPGA_GPR_OFST, "sys49", 0x00000000, "RW"},
    {0x2080 + HPS2FPGA_GPR_OFST, "sys50", 0x00000000, "RW"},
    {0x2090 + HPS2FPGA_GPR_OFST, "sys51", 0x00000000, "RW"},
    {0x20a0 + HPS2FPGA_GPR_OFST, "sys52", 0x00000000, "RW"},
    {0x20b0 + HPS2FPGA_GPR_OFST, "sys53", 0x00000000, "RW"},
    {0x20c0 + HPS2FPGA_GPR_OFST, "sys54", 0x00000000, "RW"},
    {0x20d0 + HPS2FPGA_GPR_OFST, "sys55", 0x00000000, "RW"},
    {0x20e0 + HPS2FPGA_GPR_OFST, "sys56", 0x00000000, "RO"},
    {0x20f0 + HPS2FPGA_GPR_OFST, "sys57", 0x00000000, "RO"},
    {0x20f4 + HPS2FPGA_GPR_OFST, "sys58", 0x00000000, "RO"},
    {0x20f8 + HPS2FPGA_GPR_OFST, "sys59", 0x00000000, "RO"},
    {0x20fc + HPS2FPGA_GPR_OFST, "sys60", 0x00000000, "RO"},
    {0x2100 + HPS2FPGA_GPR_OFST, "sys61", 0x00000000, "RO"},
    {0x2104 + HPS2FPGA_GPR_OFST, "sys62", 0x00000000, "RO"},

    {0x2120 + HPS2FPGA_GPR_OFST, "led4", 0x00000000, "RW"},
    {0x2130 + HPS2FPGA_GPR_OFST, "led5", 0x00000000, "RW"},

    {0x2200 + HPS2FPGA_GPR_OFST, "net60", 0x05780002, "RW"},
    {0x2210 + HPS2FPGA_GPR_OFST, "net61", 0x00000000, "RW"},
    {0x2220 + HPS2FPGA_GPR_OFST, "net62", 0x00000000, "RW"},
    {0x2230 + HPS2FPGA_GPR_OFST, "net63", 0x00000000, "RW"},
    {0x2240 + HPS2FPGA_GPR_OFST, "net64", 0x00000000, "RW"},
    {0x2250 + HPS2FPGA_GPR_OFST, "net65", 0xc0a80a03, "RW"},
    {0x2260 + HPS2FPGA_GPR_OFST, "net66", 0x00000000, "RW"},
    {0x2270 + HPS2FPGA_GPR_OFST, "net67", 0x00000000, "RW"},
    {0x2280 + HPS2FPGA_GPR_OFST, "net68", 0x00000000, "RW"},
    {0x2290 + HPS2FPGA_GPR_OFST, "net69", 0x00000000, "RW"},
    {0x22a0 + HPS2FPGA_GPR_OFST, "net70", 0x00000000, "RW"},
    {0x22b0 + HPS2FPGA_GPR_OFST, "net71", 0x0000aabb, "RW"},
    {0x22c0 + HPS2FPGA_GPR_OFST, "net72", 0xccbbaabb, "RW"},
    {0x22d0 + HPS2FPGA_GPR_OFST, "net73", 0x00000000, "RW"},
    {0x22e0 + HPS2FPGA_GPR_OFST, "net74", 0x00000000, "RW"},
    {0x22f0 + HPS2FPGA_GPR_OFST, "net75", 0x05780002, "RW"},
    {0x2300 + HPS2FPGA_GPR_OFST, "net72", 0x00000000, "RW"},
    {0x2310 + HPS2FPGA_GPR_OFST, "net77", 0x00000000, "RW"},
    {0x2320 + HPS2FPGA_GPR_OFST, "net78", 0x00000000, "RW"},
    {0x2330 + HPS2FPGA_GPR_OFST, "net79", 0x00000000, "RW"},
    {0x2340 + HPS2FPGA_GPR_OFST, "net80", 0xc0a80a04, "RW"},
    {0x2350 + HPS2FPGA_GPR_OFST, "net81", 0x00000000, "RW"},
    {0x2320 + HPS2FPGA_GPR_OFST, "net82", 0x00000000, "RW"},
    {0x2370 + HPS2FPGA_GPR_OFST, "net83", 0x00000000, "RW"},
    {0x2380 + HPS2FPGA_GPR_OFST, "net84", 0x00000000, "RW"},
    {0x2390 + HPS2FPGA_GPR_OFST, "net85", 0x00000000, "RW"},
    {0x23a0 + HPS2FPGA_GPR_OFST, "net86", 0x0000aabb, "RW"},
    {0x23b0 + HPS2FPGA_GPR_OFST, "net87", 0xccbbaabb, "RW"},
    {0x23c0 + HPS2FPGA_GPR_OFST, "net88", 0x00000000, "RW"},
    {0x23d0 + HPS2FPGA_GPR_OFST, "net89", 0x00000000, "RW"},


    {0x2400 + HPS2FPGA_GPR_OFST, "rxi0", 0x00000000, "RW"},
    {0x2410 + HPS2FPGA_GPR_OFST, "rxi1", 0x000000ff, "RW"},
    {0x2420 + HPS2FPGA_GPR_OFST, "rxi2", 0x00000000, "RW"},
    {0x2430 + HPS2FPGA_GPR_OFST, "rxi3", 0x00000000, "RW"},
    {0x2440 + HPS2FPGA_GPR_OFST, "rxi4", 0x00000000, "RW"},
    {0x2450 + HPS2FPGA_GPR_OFST, "rxi5", 0x00000000, "RW"},
    {0x2460 + HPS2FPGA_GPR_OFST, "rxi6", 0x00000000, "RW"},
    {0x2470 + HPS2FPGA_GPR_OFST, "rxi7", 0x00000000, "RW"},
    {0x2480 + HPS2FPGA_GPR_OFST, "rxi8", 0x0000a745, "RW"},
    {0x2484 + HPS2FPGA_GPR_OFST, "rxi9", 0x00000000, "RW"},
    {0x2488 + HPS2FPGA_GPR_OFST, "rxi10", 0x00000000, "RW"},
    {0x248c + HPS2FPGA_GPR_OFST, "rxi11", 0x00000000, "RW"},
    {0x2490 + HPS2FPGA_GPR_OFST, "rxi12", 0x00000000, "RW"},
    {0x2500 + HPS2FPGA_GPR_OFST, "rxj0", 0x00000000, "RW"},
    {0x2510 + HPS2FPGA_GPR_OFST, "rxj1", 0x000000ff, "RW"},
    {0x2520 + HPS2FPGA_GPR_OFST, "rxj2", 0x00000000, "RW"},
    {0x2530 + HPS2FPGA_GPR_OFST, "rxj3", 0x00000000, "RW"},
    {0x2540 + HPS2FPGA_GPR_OFST, "rxj4", 0x00000200, "RW"},
    {0x2550 + HPS2FPGA_GPR_OFST, "rxj5", 0x00000000, "RW"},
    {0x2560 + HPS2FPGA_GPR_OFST, "rxj6", 0x00000000, "RW"},
    {0x2570 + HPS2FPGA_GPR_OFST, "rxj7", 0x00000000, "RW"},
    {0x2580 + HPS2FPGA_GPR_OFST, "rxj8", 0x0000a746, "RW"},
    {0x2584 + HPS2FPGA_GPR_OFST, "rxj9", 0x00000000, "RW"},
    {0x2588 + HPS2FPGA_GPR_OFST, "rxj10", 0x00000000, "RW"},
    {0x258c + HPS2FPGA_GPR_OFST, "rxj11", 0x00000000, "RW"},
    {0x2590 + HPS2FPGA_GPR_OFST, "rxj12", 0x00000000, "RW"},
    {0x2600 + HPS2FPGA_GPR_OFST, "rxk0", 0x00000000, "RW"},
    {0x2610 + HPS2FPGA_GPR_OFST, "rxk1", 0x000000ff, "RW"},
    {0x2620 + HPS2FPGA_GPR_OFST, "rxk2", 0x00000000, "RW"},
    {0x2630 + HPS2FPGA_GPR_OFST, "rxk3", 0x00000000, "RW"},
    {0x2640 + HPS2FPGA_GPR_OFST, "rxk4", 0x00000000, "RW"},
    {0x2650 + HPS2FPGA_GPR_OFST, "rxk5", 0x00000000, "RW"},
    {0x2660 + HPS2FPGA_GPR_OFST, "rxk6", 0x00000000, "RW"},
    {0x2670 + HPS2FPGA_GPR_OFST, "rxk7", 0x00000000, "RW"},
    {0x2680 + HPS2FPGA_GPR_OFST, "rxk8", 0x0000a747, "RW"},
    {0x2684 + HPS2FPGA_GPR_OFST, "rxk9", 0x00000000, "RW"},
    {0x2688 + HPS2FPGA_GPR_OFST, "rxk10", 0x00000000, "RW"},
    {0x268c + HPS2FPGA_GPR_OFST, "rxk11", 0x00000000, "RW"},
    {0x2690 + HPS2FPGA_GPR_OFST, "rxk12", 0x00000000, "RW"},
    {0x2700 + HPS2FPGA_GPR_OFST, "rxl0", 0x00000000, "RW"},
    {0x2710 + HPS2FPGA_GPR_OFST, "rxl1", 0x000000ff, "RW"},
    {0x2720 + HPS2FPGA_GPR_OFST, "rxl2", 0x00000000, "RW"},
    {0x2730 + HPS2FPGA_GPR_OFST, "rxl3", 0x00000000, "RW"},
    {0x2740 + HPS2FPGA_GPR_OFST, "rxl4", 0x00000200, "RW"},
    {0x2750 + HPS2FPGA_GPR_OFST, "rxl5", 0x00000000, "RW"},
    {0x2760 + HPS2FPGA_GPR_OFST, "rxl6", 0x00000000, "RW"},
    {0x2770 + HPS2FPGA_GPR_OFST, "rxl7", 0x00000000, "RW"},
    {0x2780 + HPS2FPGA_GPR_OFST, "rxl8", 0x0000a748, "RW"},
    {0x2784 + HPS2FPGA_GPR_OFST, "rxl9", 0x00000000, "RW"},
    {0x2788 + HPS2FPGA_GPR_OFST, "rxl10", 0x00000000, "RW"},
    {0x278c + HPS2FPGA_GPR_OFST, "rxl11", 0x00000000, "RW"},
    {0x2790 + HPS2FPGA_GPR_OFST, "rxl12", 0x00000000, "RW"},

    {0x2800 + HPS2FPGA_GPR_OFST, "txi0", 0x00000000, "RW"},
    {0x2810 + HPS2FPGA_GPR_OFST, "txi1", 0x000000ff, "RW"},
    {0x2820 + HPS2FPGA_GPR_OFST, "txi2", 0x00000000, "RW"},
    {0x2830 + HPS2FPGA_GPR_OFST, "txi3", 0x00000000, "RW"},
    {0x2840 + HPS2FPGA_GPR_OFST, "txi4", 0x00000002, "RW"},
    {0x2850 + HPS2FPGA_GPR_OFST, "txi5", 0x0000a749, "RW"},
    {0x2854 + HPS2FPGA_GPR_OFST, "txi6", 0x00000000, "RW"},
    {0x2858 + HPS2FPGA_GPR_OFST, "txi7", 0x00000000, "RW"},
    {0x285c + HPS2FPGA_GPR_OFST, "txi8", 0x00000000, "RW"},
    {0x2860 + HPS2FPGA_GPR_OFST, "txi9", 0x00000000, "RW"},
    {0x2900 + HPS2FPGA_GPR_OFST, "txj0", 0x00000000, "RW"},
    {0x2910 + HPS2FPGA_GPR_OFST, "txj1", 0x000000ff, "RW"},
    {0x2920 + HPS2FPGA_GPR_OFST, "txj2", 0x00000000, "RW"},
    {0x2930 + HPS2FPGA_GPR_OFST, "txj3", 0x00000000, "RW"},
    {0x2940 + HPS2FPGA_GPR_OFST, "txj4", 0x00000202, "RW"},
    {0x2950 + HPS2FPGA_GPR_OFST, "txj5", 0x0000a74a, "RW"},
    {0x2954 + HPS2FPGA_GPR_OFST, "txj6", 0x00000000, "RW"},
    {0x2958 + HPS2FPGA_GPR_OFST, "txj7", 0x00000000, "RW"},
    {0x295c + HPS2FPGA_GPR_OFST, "txj8", 0x00000000, "RW"},
    {0x2960 + HPS2FPGA_GPR_OFST, "txj9", 0x00000000, "RW"},
    {0x2a00 + HPS2FPGA_GPR_OFST, "txk0", 0x00000000, "RW"},
    {0x2a10 + HPS2FPGA_GPR_OFST, "txk1", 0x000000ff, "RW"},
    {0x2a20 + HPS2FPGA_GPR_OFST, "txk2", 0x00000000, "RW"},
    {0x2a30 + HPS2FPGA_GPR_OFST, "txk3", 0x00000000, "RW"},
    {0x2a40 + HPS2FPGA_GPR_OFST, "txk4", 0x00000002, "RW"},
    {0x2a50 + HPS2FPGA_GPR_OFST, "txk5", 0x0000a74b, "RW"},
    {0x2a54 + HPS2FPGA_GPR_OFST, "txk6", 0x00000000, "RW"},
    {0x2a58 + HPS2FPGA_GPR_OFST, "txk7", 0x00000000, "RW"},
    {0x2a5c + HPS2FPGA_GPR_OFST, "txk8", 0x00000000, "RW"},
    {0x2a60 + HPS2FPGA_GPR_OFST, "txk9", 0x00000000, "RW"},
    {0x2b00 + HPS2FPGA_GPR_OFST, "txl0", 0x00000000, "RW"},
    {0x2b10 + HPS2FPGA_GPR_OFST, "txl1", 0x000000ff, "RW"},
    {0x2b20 + HPS2FPGA_GPR_OFST, "txl2", 0x00000000, "RW"},
    {0x2b30 + HPS2FPGA_GPR_OFST, "txl3", 0x00000000, "RW"},
    {0x2b40 + HPS2FPGA_GPR_OFST, "txl4", 0x00000202, "RW"},
    {0x2b50 + HPS2FPGA_GPR_OFST, "txl5", 0x0000a74c, "RW"},
    {0x2b54 + HPS2FPGA_GPR_OFST, "txl6", 0x00000000, "RW"},
    {0x2b58 + HPS2FPGA_GPR_OFST, "txl7", 0x00000000, "RW"},
    {0x2b5c + HPS2FPGA_GPR_OFST, "txl8", 0x00000000, "RW"},
    {0x2b60 + HPS2FPGA_GPR_OFST, "txl9", 0x00000000, "RW"},

    {0x2c00 + HPS2FPGA_GPR_OFST, "rxgi", 0x80808080, "RW"},
    {0x2c10 + HPS2FPGA_GPR_OFST, "txgi", 0x80808080, "RW"},

    {0x2d00 + HPS2FPGA_GPR_OFST, "flc76", 0x80808080, "RW"},
    {0x2d10 + HPS2FPGA_GPR_OFST, "flc77", 0x80808080, "RO"},
    {0x2d20 + HPS2FPGA_GPR_OFST, "flc78", 0x80808080, "RO"},
    {0x2d30 + HPS2FPGA_GPR_OFST, "flc79", 0x80808080, "RO"},
    {0x2d40 + HPS2FPGA_GPR_OFST, "flc80", 0x80808080, "RO"},

    {0x2d50 + HPS2FPGA_GPR_OFST, "flc81", 0x00000000, "RO"},
    {0x2d60 + HPS2FPGA_GPR_OFST, "flc82", 0x00000000, "RO"},
    {0x2d64 + HPS2FPGA_GPR_OFST, "flc83", 0x00000000, "RO"},
    {0x2d68 + HPS2FPGA_GPR_OFST, "flc84", 0x00000000, "RO"},
    {0x2d6c + HPS2FPGA_GPR_OFST, "flc85", 0x00000000, "RO"},
    {0x2d70 + HPS2FPGA_GPR_OFST, "flc86", 0x00000000, "RO"},
    {0x2d74 + HPS2FPGA_GPR_OFST, "flc87", 0x00000000, "RO"},
    {0x2d78 + HPS2FPGA_GPR_OFST, "flc88", 0x00000000, "RO"},
    {0x2d7c + HPS2FPGA_GPR_OFST, "flc89", 0x00000000, "RO"},

    {0x2d80 + HPS2FPGA_GPR_OFST, "flc90", 0x00000000, "RO"},
    {0x2d84 + HPS2FPGA_GPR_OFST, "flc91", 0x00000000, "RO"},
    {0x2d88 + HPS2FPGA_GPR_OFST, "flc92", 0x00000000, "RO"},
    {0x2d8c + HPS2FPGA_GPR_OFST, "flc93", 0x00000000, "RO"},
    {0x2d90 + HPS2FPGA_GPR_OFST, "flc94", 0x00000000, "RO"},
    {0x2d94 + HPS2FPGA_GPR_OFST, "flc95", 0x00000000, "RO"},
    {0x2d98 + HPS2FPGA_GPR_OFST, "flc96", 0x00000000, "RO"},
    {0x2d9c + HPS2FPGA_GPR_OFST, "flc97", 0x00000000, "RO"},

    {0x2da0 + HPS2FPGA_GPR_OFST, "flc98", 0x00000000, "RO"},
    {0x2da4 + HPS2FPGA_GPR_OFST, "flc99", 0x00000000, "RO"},
    {0x2da8 + HPS2FPGA_GPR_OFST, "flc100", 0x00000000, "RO"},
    {0x2dac + HPS2FPGA_GPR_OFST, "flc101", 0x00000000, "RO"},
    {0x2db0 + HPS2FPGA_GPR_OFST, "flc102", 0x00000000, "RO"},
    {0x2db4 + HPS2FPGA_GPR_OFST, "flc103", 0x00000000, "RO"},
    {0x2db8 + HPS2FPGA_GPR_OFST, "flc104", 0x00000000, "RO"},
    {0x2dbc + HPS2FPGA_GPR_OFST, "flc105", 0x00000000, "RO"},

    {0x2dc0 + HPS2FPGA_GPR_OFST, "flc106", 0x00000000, "RO"},
    {0x2dc4 + HPS2FPGA_GPR_OFST, "flc107", 0x00000000, "RO"},
    {0x2dc8 + HPS2FPGA_GPR_OFST, "flc108", 0x00000000, "RO"},
    {0x2dcc + HPS2FPGA_GPR_OFST, "flc109", 0x00000000, "RO"},
    {0x2dd0 + HPS2FPGA_GPR_OFST, "flc110", 0x00000000, "RO"},
    {0x2dd4 + HPS2FPGA_GPR_OFST, "flc111", 0x00000000, "RO"},
    {0x2dd8 + HPS2FPGA_GPR_OFST, "flc112", 0x00000000, "RO"},
    {0x2ddC + HPS2FPGA_GPR_OFST, "flc113", 0x00000000, "RO"},

    {0x2f00 + HPS2FPGA_GPR_OFST, "res_rw16", 0x00000000, "RW"},
    {0x2f10 + HPS2FPGA_GPR_OFST, "res_rw17", 0x00000000, "RW"},
    {0x2f20 + HPS2FPGA_GPR_OFST, "res_rw18", 0x00000000, "RW"},
    {0x2f30 + HPS2FPGA_GPR_OFST, "res_rw19", 0x00000000, "RW"},
    {0x2f40 + HPS2FPGA_GPR_OFST, "res_rw20", 0x00000000, "RW"},
    {0x2f50 + HPS2FPGA_GPR_OFST, "res_rw21", 0x00000000, "RW"},
    {0x2f60 + HPS2FPGA_GPR_OFST, "res_rw22", 0x00000000, "RW"},
    {0x2f70 + HPS2FPGA_GPR_OFST, "res_rw23", 0x00000000, "RW"},

    {0x2f80 + HPS2FPGA_GPR_OFST, "res_ro16", 0x00000000, "RO"},
    {0x2f90 + HPS2FPGA_GPR_OFST, "res_ro17", 0x00000000, "RO"},
    {0x2fa0 + HPS2FPGA_GPR_OFST, "res_ro18", 0x00000000, "RO"},
    {0x2fb0 + HPS2FPGA_GPR_OFST, "res_ro19", 0x00000000, "RO"},
    {0x2fc0 + HPS2FPGA_GPR_OFST, "res_ro20", 0x00000000, "RO"},
    {0x2fd0 + HPS2FPGA_GPR_OFST, "res_ro21", 0x00000000, "RO"},
    {0x2fe0 + HPS2FPGA_GPR_OFST, "res_ro22", 0x00000000, "RO"},
    {0x2ff0 + HPS2FPGA_GPR_OFST, "res_ro23", 0x00000000, "RO"},

    // D Clone.
    {0x3000 + HPS2FPGA_GPR_OFST, "sys63", 0x00000000, "RW"},
    {0x3010 + HPS2FPGA_GPR_OFST, "sys64", 0xffff003f, "RO"},
    {0x3020 + HPS2FPGA_GPR_OFST, "sys65", 0x00000000, "RW"},
    {0x3030 + HPS2FPGA_GPR_OFST, "sys66", 0x00000003, "RW"},
    {0x3040 + HPS2FPGA_GPR_OFST, "sys67", 0x00000000, "RW"},
    {0x3050 + HPS2FPGA_GPR_OFST, "sys68", 0x00000000, "RO"},
    {0x3060 + HPS2FPGA_GPR_OFST, "sys69", 0x00000000, "RO"},
    {0x3070 + HPS2FPGA_GPR_OFST, "sys70", 0x00000000, "RW"},
    {0x3080 + HPS2FPGA_GPR_OFST, "sys71", 0x00000000, "RW"},
    {0x3090 + HPS2FPGA_GPR_OFST, "sys72", 0x00000000, "RW"},
    {0x30a0 + HPS2FPGA_GPR_OFST, "sys73", 0x00000000, "RW"},
    {0x30b0 + HPS2FPGA_GPR_OFST, "sys74", 0x00000000, "RW"},
    {0x30c0 + HPS2FPGA_GPR_OFST, "sys75", 0x00000000, "RW"},
    {0x30d0 + HPS2FPGA_GPR_OFST, "sys76", 0x00000000, "RW"},
    {0x30e0 + HPS2FPGA_GPR_OFST, "sys77", 0x00000000, "RO"},
    {0x30f0 + HPS2FPGA_GPR_OFST, "sys78", 0x00000000, "RO"},
    {0x30f4 + HPS2FPGA_GPR_OFST, "sys79", 0x00000000, "RO"},
    {0x30f8 + HPS2FPGA_GPR_OFST, "sys80", 0x00000000, "RO"},
    {0x30fc + HPS2FPGA_GPR_OFST, "sys81", 0x00000000, "RO"},
    {0x3100 + HPS2FPGA_GPR_OFST, "sys82", 0x00000000, "RO"},
    {0x3104 + HPS2FPGA_GPR_OFST, "sys83", 0x00000000, "RO"},

    {0x3120 + HPS2FPGA_GPR_OFST, "led6", 0x00000000, "RW"},
    {0x3130 + HPS2FPGA_GPR_OFST, "led7", 0x00000000, "RW"},

    {0x3200 + HPS2FPGA_GPR_OFST, "net90", 0x05780002, "RW"},
    {0x3210 + HPS2FPGA_GPR_OFST, "net91", 0x00000000, "RW"},
    {0x3220 + HPS2FPGA_GPR_OFST, "net92", 0x00000000, "RW"},
    {0x3230 + HPS2FPGA_GPR_OFST, "net93", 0x00000000, "RW"},
    {0x3240 + HPS2FPGA_GPR_OFST, "net94", 0x00000000, "RW"},
    {0x3250 + HPS2FPGA_GPR_OFST, "net95", 0xc0a80a03, "RW"},
    {0x3260 + HPS2FPGA_GPR_OFST, "net96", 0x00000000, "RW"},
    {0x3270 + HPS2FPGA_GPR_OFST, "net97", 0x00000000, "RW"},
    {0x3280 + HPS2FPGA_GPR_OFST, "net98", 0x00000000, "RW"},
    {0x3290 + HPS2FPGA_GPR_OFST, "net99", 0x00000000, "RW"},
    {0x32a0 + HPS2FPGA_GPR_OFST, "net100", 0x00000000, "RW"},
    {0x32b0 + HPS2FPGA_GPR_OFST, "net101", 0x0000aabb, "RW"},
    {0x32c0 + HPS2FPGA_GPR_OFST, "net102", 0xccbbaabb, "RW"},
    {0x32d0 + HPS2FPGA_GPR_OFST, "net103", 0x00000000, "RW"},
    {0x32e0 + HPS2FPGA_GPR_OFST, "net104", 0x00000000, "RW"},
    {0x32f0 + HPS2FPGA_GPR_OFST, "net105", 0x05780002, "RW"},
    {0x3300 + HPS2FPGA_GPR_OFST, "net102", 0x00000000, "RW"},
    {0x3310 + HPS2FPGA_GPR_OFST, "net107", 0x00000000, "RW"},
    {0x3320 + HPS2FPGA_GPR_OFST, "net108", 0x00000000, "RW"},
    {0x3330 + HPS2FPGA_GPR_OFST, "net109", 0x00000000, "RW"},
    {0x3340 + HPS2FPGA_GPR_OFST, "net110", 0xc0a80a04, "RW"},
    {0x3350 + HPS2FPGA_GPR_OFST, "net111", 0x00000000, "RW"},
    {0x3320 + HPS2FPGA_GPR_OFST, "net112", 0x00000000, "RW"},
    {0x3370 + HPS2FPGA_GPR_OFST, "net113", 0x00000000, "RW"},
    {0x3380 + HPS2FPGA_GPR_OFST, "net114", 0x00000000, "RW"},
    {0x3390 + HPS2FPGA_GPR_OFST, "net115", 0x00000000, "RW"},
    {0x33a0 + HPS2FPGA_GPR_OFST, "net116", 0x0000aabb, "RW"},
    {0x33b0 + HPS2FPGA_GPR_OFST, "net117", 0xccbbaabb, "RW"},
    {0x33c0 + HPS2FPGA_GPR_OFST, "net118", 0x00000000, "RW"},
    {0x33d0 + HPS2FPGA_GPR_OFST, "net119", 0x00000000, "RW"},


    {0x3400 + HPS2FPGA_GPR_OFST, "rxm0", 0x00000000, "RW"},
    {0x3410 + HPS2FPGA_GPR_OFST, "rxm1", 0x000000ff, "RW"},
    {0x3420 + HPS2FPGA_GPR_OFST, "rxm2", 0x00000000, "RW"},
    {0x3430 + HPS2FPGA_GPR_OFST, "rxm3", 0x00000000, "RW"},
    {0x3440 + HPS2FPGA_GPR_OFST, "rxm4", 0x00000000, "RW"},
    {0x3450 + HPS2FPGA_GPR_OFST, "rxm5", 0x00000000, "RW"},
    {0x3460 + HPS2FPGA_GPR_OFST, "rxm6", 0x00000000, "RW"},
    {0x3470 + HPS2FPGA_GPR_OFST, "rxm7", 0x00000000, "RW"},
    {0x3480 + HPS2FPGA_GPR_OFST, "rxm8", 0x0000a745, "RW"},
    {0x3484 + HPS2FPGA_GPR_OFST, "rxm9", 0x00000000, "RW"},
    {0x3488 + HPS2FPGA_GPR_OFST, "rxm10", 0x00000000, "RW"},
    {0x348c + HPS2FPGA_GPR_OFST, "rxm11", 0x00000000, "RW"},
    {0x3490 + HPS2FPGA_GPR_OFST, "rxm12", 0x00000000, "RW"},
    {0x3500 + HPS2FPGA_GPR_OFST, "rxn0", 0x00000000, "RW"},
    {0x3510 + HPS2FPGA_GPR_OFST, "rxn1", 0x000000ff, "RW"},
    {0x3520 + HPS2FPGA_GPR_OFST, "rxn2", 0x00000000, "RW"},
    {0x3530 + HPS2FPGA_GPR_OFST, "rxn3", 0x00000000, "RW"},
    {0x3540 + HPS2FPGA_GPR_OFST, "rxn4", 0x00000200, "RW"},
    {0x3550 + HPS2FPGA_GPR_OFST, "rxn5", 0x00000000, "RW"},
    {0x3560 + HPS2FPGA_GPR_OFST, "rxn6", 0x00000000, "RW"},
    {0x3570 + HPS2FPGA_GPR_OFST, "rxn7", 0x00000000, "RW"},
    {0x3580 + HPS2FPGA_GPR_OFST, "rxn8", 0x0000a746, "RW"},
    {0x3584 + HPS2FPGA_GPR_OFST, "rxn9", 0x00000000, "RW"},
    {0x3588 + HPS2FPGA_GPR_OFST, "rxn10", 0x00000000, "RW"},
    {0x358c + HPS2FPGA_GPR_OFST, "rxn11", 0x00000000, "RW"},
    {0x3590 + HPS2FPGA_GPR_OFST, "rxn12", 0x00000000, "RW"},
    {0x3600 + HPS2FPGA_GPR_OFST, "rxo0", 0x00000000, "RW"},
    {0x3610 + HPS2FPGA_GPR_OFST, "rxo1", 0x000000ff, "RW"},
    {0x3620 + HPS2FPGA_GPR_OFST, "rxo2", 0x00000000, "RW"},
    {0x3630 + HPS2FPGA_GPR_OFST, "rxo3", 0x00000000, "RW"},
    {0x3640 + HPS2FPGA_GPR_OFST, "rxo4", 0x00000000, "RW"},
    {0x3650 + HPS2FPGA_GPR_OFST, "rxo5", 0x00000000, "RW"},
    {0x3660 + HPS2FPGA_GPR_OFST, "rxo6", 0x00000000, "RW"},
    {0x3670 + HPS2FPGA_GPR_OFST, "rxo7", 0x00000000, "RW"},
    {0x3680 + HPS2FPGA_GPR_OFST, "rxo8", 0x0000a747, "RW"},
    {0x3684 + HPS2FPGA_GPR_OFST, "rxo9", 0x00000000, "RW"},
    {0x3688 + HPS2FPGA_GPR_OFST, "rxo10", 0x00000000, "RW"},
    {0x368c + HPS2FPGA_GPR_OFST, "rxo11", 0x00000000, "RW"},
    {0x3690 + HPS2FPGA_GPR_OFST, "rxo12", 0x00000000, "RW"},
    {0x3700 + HPS2FPGA_GPR_OFST, "rxp0", 0x00000000, "RW"},
    {0x3710 + HPS2FPGA_GPR_OFST, "rxp1", 0x000000ff, "RW"},
    {0x3720 + HPS2FPGA_GPR_OFST, "rxp2", 0x00000000, "RW"},
    {0x3730 + HPS2FPGA_GPR_OFST, "rxp3", 0x00000000, "RW"},
    {0x3740 + HPS2FPGA_GPR_OFST, "rxp4", 0x00000200, "RW"},
    {0x3750 + HPS2FPGA_GPR_OFST, "rxp5", 0x00000000, "RW"},
    {0x3760 + HPS2FPGA_GPR_OFST, "rxp6", 0x00000000, "RW"},
    {0x3770 + HPS2FPGA_GPR_OFST, "rxp7", 0x00000000, "RW"},
    {0x3780 + HPS2FPGA_GPR_OFST, "rxp8", 0x0000a748, "RW"},
    {0x3784 + HPS2FPGA_GPR_OFST, "rxp9", 0x00000000, "RW"},
    {0x3788 + HPS2FPGA_GPR_OFST, "rxp10", 0x00000000, "RW"},
    {0x378c + HPS2FPGA_GPR_OFST, "rxp11", 0x00000000, "RW"},
    {0x3790 + HPS2FPGA_GPR_OFST, "rxp12", 0x00000000, "RW"},

    {0x3800 + HPS2FPGA_GPR_OFST, "txm0", 0x00000000, "RW"},
    {0x3810 + HPS2FPGA_GPR_OFST, "txm1", 0x000000ff, "RW"},
    {0x3820 + HPS2FPGA_GPR_OFST, "txm2", 0x00000000, "RW"},
    {0x3830 + HPS2FPGA_GPR_OFST, "txm3", 0x00000000, "RW"},
    {0x3840 + HPS2FPGA_GPR_OFST, "txm4", 0x00000002, "RW"},
    {0x3850 + HPS2FPGA_GPR_OFST, "txm5", 0x0000a749, "RW"},
    {0x3854 + HPS2FPGA_GPR_OFST, "txm6", 0x00000000, "RW"},
    {0x3858 + HPS2FPGA_GPR_OFST, "txm7", 0x00000000, "RW"},
    {0x385c + HPS2FPGA_GPR_OFST, "txm8", 0x00000000, "RW"},
    {0x3860 + HPS2FPGA_GPR_OFST, "txm9", 0x00000000, "RW"},
    {0x3900 + HPS2FPGA_GPR_OFST, "txn0", 0x00000000, "RW"},
    {0x3910 + HPS2FPGA_GPR_OFST, "txn1", 0x000000ff, "RW"},
    {0x3920 + HPS2FPGA_GPR_OFST, "txn2", 0x00000000, "RW"},
    {0x3930 + HPS2FPGA_GPR_OFST, "txn3", 0x00000000, "RW"},
    {0x3940 + HPS2FPGA_GPR_OFST, "txn4", 0x00000202, "RW"},
    {0x3950 + HPS2FPGA_GPR_OFST, "txn5", 0x0000a74a, "RW"},
    {0x3954 + HPS2FPGA_GPR_OFST, "txn6", 0x00000000, "RW"},
    {0x3958 + HPS2FPGA_GPR_OFST, "txn7", 0x00000000, "RW"},
    {0x395c + HPS2FPGA_GPR_OFST, "txn8", 0x00000000, "RW"},
    {0x3960 + HPS2FPGA_GPR_OFST, "txn9", 0x00000000, "RW"},
    {0x3a00 + HPS2FPGA_GPR_OFST, "txo0", 0x00000000, "RW"},
    {0x3a10 + HPS2FPGA_GPR_OFST, "txo1", 0x000000ff, "RW"},
    {0x3a20 + HPS2FPGA_GPR_OFST, "txo2", 0x00000000, "RW"},
    {0x3a30 + HPS2FPGA_GPR_OFST, "txo3", 0x00000000, "RW"},
    {0x3a40 + HPS2FPGA_GPR_OFST, "txo4", 0x00000002, "RW"},
    {0x3a50 + HPS2FPGA_GPR_OFST, "txo5", 0x0000a74b, "RW"},
    {0x3a54 + HPS2FPGA_GPR_OFST, "txo6", 0x00000000, "RW"},
    {0x3a58 + HPS2FPGA_GPR_OFST, "txo7", 0x00000000, "RW"},
    {0x3a5c + HPS2FPGA_GPR_OFST, "txo8", 0x00000000, "RW"},
    {0x3a60 + HPS2FPGA_GPR_OFST, "txo9", 0x00000000, "RW"},
    {0x3b00 + HPS2FPGA_GPR_OFST, "txp0", 0x00000000, "RW"},
    {0x3b10 + HPS2FPGA_GPR_OFST, "txp1", 0x000000ff, "RW"},
    {0x3b20 + HPS2FPGA_GPR_OFST, "txp2", 0x00000000, "RW"},
    {0x3b30 + HPS2FPGA_GPR_OFST, "txp3", 0x00000000, "RW"},
    {0x3b40 + HPS2FPGA_GPR_OFST, "txp4", 0x00000202, "RW"},
    {0x3b50 + HPS2FPGA_GPR_OFST, "txp5", 0x0000a74c, "RW"},
    {0x3b54 + HPS2FPGA_GPR_OFST, "txp6", 0x00000000, "RW"},
    {0x3b58 + HPS2FPGA_GPR_OFST, "txp7", 0x00000000, "RW"},
    {0x3b5c + HPS2FPGA_GPR_OFST, "txp8", 0x00000000, "RW"},
    {0x3b60 + HPS2FPGA_GPR_OFST, "txp9", 0x00000000, "RW"},

    {0x3c00 + HPS2FPGA_GPR_OFST, "rxgm", 0x80808080, "RW"},
    {0x3c10 + HPS2FPGA_GPR_OFST, "txgm", 0x80808080, "RW"},

    {0x3d00 + HPS2FPGA_GPR_OFST, "flc114", 0x80808080, "RW"},
    {0x3d10 + HPS2FPGA_GPR_OFST, "flc115", 0x80808080, "RO"},
    {0x3d20 + HPS2FPGA_GPR_OFST, "flc116", 0x80808080, "RO"},
    {0x3d30 + HPS2FPGA_GPR_OFST, "flc117", 0x80808080, "RO"},
    {0x3d40 + HPS2FPGA_GPR_OFST, "flc118", 0x80808080, "RO"},

    {0x3d50 + HPS2FPGA_GPR_OFST, "flc119", 0x00000000, "RO"},
    {0x3d60 + HPS2FPGA_GPR_OFST, "flc120", 0x00000000, "RO"},
    {0x3d64 + HPS2FPGA_GPR_OFST, "flc121", 0x00000000, "RO"},
    {0x3d68 + HPS2FPGA_GPR_OFST, "flc122", 0x00000000, "RO"},
    {0x3d6c + HPS2FPGA_GPR_OFST, "flc123", 0x00000000, "RO"},
    {0x3d70 + HPS2FPGA_GPR_OFST, "flc124", 0x00000000, "RO"},
    {0x3d74 + HPS2FPGA_GPR_OFST, "flc125", 0x00000000, "RO"},
    {0x3d78 + HPS2FPGA_GPR_OFST, "flc126", 0x00000000, "RO"},
    {0x3d7c + HPS2FPGA_GPR_OFST, "flc127", 0x00000000, "RO"},

    {0x3d80 + HPS2FPGA_GPR_OFST, "flc128", 0x00000000, "RO"},
    {0x3d84 + HPS2FPGA_GPR_OFST, "flc129", 0x00000000, "RO"},
    {0x3d88 + HPS2FPGA_GPR_OFST, "flc130", 0x00000000, "RO"},
    {0x3d8c + HPS2FPGA_GPR_OFST, "flc131", 0x00000000, "RO"},
    {0x3d90 + HPS2FPGA_GPR_OFST, "flc132", 0x00000000, "RO"},
    {0x3d94 + HPS2FPGA_GPR_OFST, "flc133", 0x00000000, "RO"},
    {0x3d98 + HPS2FPGA_GPR_OFST, "flc134", 0x00000000, "RO"},
    {0x3d9c + HPS2FPGA_GPR_OFST, "flc135", 0x00000000, "RO"},

    {0x3da0 + HPS2FPGA_GPR_OFST, "flc136", 0x00000000, "RO"},
    {0x3da4 + HPS2FPGA_GPR_OFST, "flc137", 0x00000000, "RO"},
    {0x3da8 + HPS2FPGA_GPR_OFST, "flc138", 0x00000000, "RO"},
    {0x3dac + HPS2FPGA_GPR_OFST, "flc139", 0x00000000, "RO"},
    {0x3db0 + HPS2FPGA_GPR_OFST, "flc140", 0x00000000, "RO"},
    {0x3db4 + HPS2FPGA_GPR_OFST, "flc141", 0x00000000, "RO"},
    {0x3db8 + HPS2FPGA_GPR_OFST, "flc142", 0x00000000, "RO"},
    {0x3dbc + HPS2FPGA_GPR_OFST, "flc143", 0x00000000, "RO"},

    {0x3dc0 + HPS2FPGA_GPR_OFST, "flc144", 0x00000000, "RO"},
    {0x3dc4 + HPS2FPGA_GPR_OFST, "flc145", 0x00000000, "RO"},
    {0x3dc8 + HPS2FPGA_GPR_OFST, "flc146", 0x00000000, "RO"},
    {0x3dcc + HPS2FPGA_GPR_OFST, "flc147", 0x00000000, "RO"},
    {0x3dd0 + HPS2FPGA_GPR_OFST, "flc148", 0x00000000, "RO"},
    {0x3dd4 + HPS2FPGA_GPR_OFST, "flc149", 0x00000000, "RO"},
    {0x3dd8 + HPS2FPGA_GPR_OFST, "flc150", 0x00000000, "RO"},
    {0x3ddC + HPS2FPGA_GPR_OFST, "flc151", 0x00000000, "RO"},

    {0x3f00 + HPS2FPGA_GPR_OFST, "res_rw24", 0x00000000, "RW"},
    {0x3f10 + HPS2FPGA_GPR_OFST, "res_rw25", 0x00000000, "RW"},
    {0x3f20 + HPS2FPGA_GPR_OFST, "res_rw26", 0x00000000, "RW"},
    {0x3f30 + HPS2FPGA_GPR_OFST, "res_rw27", 0x00000000, "RW"},
    {0x3f40 + HPS2FPGA_GPR_OFST, "res_rw28", 0x00000000, "RW"},
    {0x3f50 + HPS2FPGA_GPR_OFST, "res_rw29", 0x00000000, "RW"},
    {0x3f60 + HPS2FPGA_GPR_OFST, "res_rw30", 0x00000000, "RW"},
    {0x3f70 + HPS2FPGA_GPR_OFST, "res_rw31", 0x00000000, "RW"},

    {0x3f80 + HPS2FPGA_GPR_OFST, "res_ro24", 0x00000000, "RO"},
    {0x3f90 + HPS2FPGA_GPR_OFST, "res_ro25", 0x00000000, "RO"},
    {0x3fa0 + HPS2FPGA_GPR_OFST, "res_ro26", 0x00000000, "RO"},
    {0x3fb0 + HPS2FPGA_GPR_OFST, "res_ro27", 0x00000000, "RO"},
    {0x3fc0 + HPS2FPGA_GPR_OFST, "res_ro28", 0x00000000, "RO"},
    {0x3fd0 + HPS2FPGA_GPR_OFST, "res_ro29", 0x00000000, "RO"},
    {0x3fe0 + HPS2FPGA_GPR_OFST, "res_ro30", 0x00000000, "RO"},
    {0x3ff0 + HPS2FPGA_GPR_OFST, "res_ro31", 0x00000000, "RO"},

};

static size_t num_regs = sizeof(reg_table) / sizeof(reg_table[0]);

// Gets the number of registers
size_t get_num_regs(void) { return num_regs; }

// returns the register of the matching register in the reg_table based on name
// returns NULL if no match or error
const reg_t *get_reg_from_name(const char *name) {
    size_t i;
    for (i = 0; i < num_regs; i++) {
        if (strcmp(reg_table[i].name, name) == 0)
            return (reg_table + i);
    }
    printf("could not find %s\n", name);
    exit(1);
    return NULL;
}

// returns the register of the matching register in the reg_table based on
// offset returns NULL if no match or error
const reg_t *get_reg_from_addr(uint32_t addr) {
    size_t i;
    for (i = 0; i < num_regs; i++) {
        if (reg_table[i].addr == addr)
            return (reg_table + i);
    }
    printf("could not find %u\n", addr);
    exit(1);
    return NULL;
}

// returns the register of the matching register in the reg_table based on index
// returns NULL if no match or error
const reg_t *get_reg_from_index(uint32_t index) { return (reg_table + index); }

// prints out all of the register names and addresses, if verbose, print out
// bitfields
void print_regs(int verbose) {
    size_t i;
    for (i = 0; i < num_regs; i++) {
        printf("reg = %s\taddress = 0x%04x\tdefault = 0x%08x\tperm = %s\n",
               reg_table[i].name, reg_table[i].addr, reg_table[i].def_val,
               reg_table[i].perm);
        if (verbose) {
        }
    }
}
