\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__INTT}{\section{intel\-:\-:hexl\-:\-:fpga\-:\-:Object\-\_\-\-I\-N\-T\-T Struct Reference}
\label{structintel_1_1hexl_1_1fpga_1_1Object__INTT}\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}}
}


Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} I\-N\-T\-T Stores the Inverse Number Theoretic Transform parameters.  




{\ttfamily \#include $<$fpga.\-h$>$}

Inheritance diagram for intel\-:\-:hexl\-:\-:fpga\-:\-:Object\-\_\-\-I\-N\-T\-T\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{structintel_1_1hexl_1_1fpga_1_1Object__INTT}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a6adb4aade14db1ab41a49f21b7915527}{Object\-\_\-\-I\-N\-T\-T} (uint64\-\_\-t $\ast$coeff\-\_\-poly, const uint64\-\_\-t $\ast$inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, const uint64\-\_\-t $\ast$precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, uint64\-\_\-t coeff\-\_\-modulus, uint64\-\_\-t inv\-\_\-n, uint64\-\_\-t inv\-\_\-n\-\_\-w, uint64\-\_\-t n)
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a4193d2648e27da868ba8790083a6b749}{coeff\-\_\-poly\-\_\-}
\item 
const uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a4821a007e352a4f2f5eff215476f2d5f}{inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}
\item 
const uint64\-\_\-t $\ast$ \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a916b6af204fa6a6236b3d7a332bb9999}{precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a32f41552e25ee8102e9844040a3dbce5}{coeff\-\_\-modulus\-\_\-}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a3b21373f1684a50b92b48938b3705fd8}{inv\-\_\-n\-\_\-}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a09781e11982cbac5a01a16610f725f79}{inv\-\_\-n\-\_\-w\-\_\-}
\item 
uint64\-\_\-t \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a3e0c80ff67c84bbae44082bca8a6a1f5}{n\-\_\-}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
Struct \hyperlink{structintel_1_1hexl_1_1fpga_1_1Object}{Object} I\-N\-T\-T Stores the Inverse Number Theoretic Transform parameters. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em coeff\-\_\-poly} & polynomial coefficients \\
\hline
\mbox{\tt out}  & {\em coeff\-\_\-poly} & polynomial coefficients \\
\hline
\mbox{\tt in}  & {\em inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers} & twiddle factors for the inverse transform \\
\hline
\mbox{\tt in}  & {\em precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers} & inverse twiddle factors for the inverse transform \\
\hline
\mbox{\tt in}  & {\em coeff\-\_\-modulus} & polynomial coefficients modulus \\
\hline
\mbox{\tt in}  & {\em inv\-\_\-n} & normalization factor for the coefficients \\
\hline
\mbox{\tt in}  & {\em inv\-\_\-n\-\_\-w} & normalization factor for the constant factor \\
\hline
\mbox{\tt in}  & {\em n} & polynomial size \\
\hline
\end{DoxyParams}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a6adb4aade14db1ab41a49f21b7915527}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}!Object\-\_\-\-I\-N\-T\-T@{Object\-\_\-\-I\-N\-T\-T}}
\index{Object\-\_\-\-I\-N\-T\-T@{Object\-\_\-\-I\-N\-T\-T}!intel::hexl::fpga::Object_INTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}}
\subsubsection[{Object\-\_\-\-I\-N\-T\-T}]{\setlength{\rightskip}{0pt plus 5cm}intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T\-::\-Object\-\_\-\-I\-N\-T\-T (
\begin{DoxyParamCaption}
\item[{uint64\-\_\-t $\ast$}]{coeff\-\_\-poly, }
\item[{const uint64\-\_\-t $\ast$}]{inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{const uint64\-\_\-t $\ast$}]{precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers, }
\item[{uint64\-\_\-t}]{coeff\-\_\-modulus, }
\item[{uint64\-\_\-t}]{inv\-\_\-n, }
\item[{uint64\-\_\-t}]{inv\-\_\-n\-\_\-w, }
\item[{uint64\-\_\-t}]{n}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [explicit]}}}\label{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a6adb4aade14db1ab41a49f21b7915527}


\subsection{Member Data Documentation}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a32f41552e25ee8102e9844040a3dbce5}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}!coeff\-\_\-modulus\-\_\-@{coeff\-\_\-modulus\-\_\-}}
\index{coeff\-\_\-modulus\-\_\-@{coeff\-\_\-modulus\-\_\-}!intel::hexl::fpga::Object_INTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}}
\subsubsection[{coeff\-\_\-modulus\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T\-::coeff\-\_\-modulus\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a32f41552e25ee8102e9844040a3dbce5}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a4193d2648e27da868ba8790083a6b749}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}!coeff\-\_\-poly\-\_\-@{coeff\-\_\-poly\-\_\-}}
\index{coeff\-\_\-poly\-\_\-@{coeff\-\_\-poly\-\_\-}!intel::hexl::fpga::Object_INTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}}
\subsubsection[{coeff\-\_\-poly\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T\-::coeff\-\_\-poly\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a4193d2648e27da868ba8790083a6b749}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a3b21373f1684a50b92b48938b3705fd8}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}!inv\-\_\-n\-\_\-@{inv\-\_\-n\-\_\-}}
\index{inv\-\_\-n\-\_\-@{inv\-\_\-n\-\_\-}!intel::hexl::fpga::Object_INTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}}
\subsubsection[{inv\-\_\-n\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T\-::inv\-\_\-n\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a3b21373f1684a50b92b48938b3705fd8}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a09781e11982cbac5a01a16610f725f79}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}!inv\-\_\-n\-\_\-w\-\_\-@{inv\-\_\-n\-\_\-w\-\_\-}}
\index{inv\-\_\-n\-\_\-w\-\_\-@{inv\-\_\-n\-\_\-w\-\_\-}!intel::hexl::fpga::Object_INTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}}
\subsubsection[{inv\-\_\-n\-\_\-w\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T\-::inv\-\_\-n\-\_\-w\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a09781e11982cbac5a01a16610f725f79}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a4821a007e352a4f2f5eff215476f2d5f}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}!inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-@{inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}}
\index{inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-@{inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}!intel::hexl::fpga::Object_INTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}}
\subsubsection[{inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T\-::inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a4821a007e352a4f2f5eff215476f2d5f}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a3e0c80ff67c84bbae44082bca8a6a1f5}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}!n\-\_\-@{n\-\_\-}}
\index{n\-\_\-@{n\-\_\-}!intel::hexl::fpga::Object_INTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}}
\subsubsection[{n\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T\-::n\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a3e0c80ff67c84bbae44082bca8a6a1f5}
\hypertarget{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a916b6af204fa6a6236b3d7a332bb9999}{\index{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}!precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-@{precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}}
\index{precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-@{precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}!intel::hexl::fpga::Object_INTT@{intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T}}
\subsubsection[{precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}]{\setlength{\rightskip}{0pt plus 5cm}const uint64\-\_\-t$\ast$ intel\-::hexl\-::fpga\-::\-Object\-\_\-\-I\-N\-T\-T\-::precon\-\_\-inv\-\_\-root\-\_\-of\-\_\-unity\-\_\-powers\-\_\-}}\label{structintel_1_1hexl_1_1fpga_1_1Object__INTT_a916b6af204fa6a6236b3d7a332bb9999}


The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{fpga_8h}{fpga.\-h}\end{DoxyCompactItemize}
