

================================================================
== Vivado HLS Report for 'signal_hits'
================================================================
* Date:           Tue May 09 08:22:40 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        signal_hits
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.10|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  120006|  120006|  120007|  120007|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  120004|  120004|         6|          1|          1|  120000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 1
  Pipeline-0: II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %locs_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str14, [1 x i8]* @p_str15, [1 x i8]* @p_str16, [1 x i8]* @p_str17)

ST_1: empty_6 [1/1] 0.00ns
:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(float* %hits_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str11, [1 x i8]* @p_str12, [1 x i8]* @p_str13)

ST_1: empty_7 [1/1] 0.00ns
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(float* %signals_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str7, [1 x i8]* @p_str8, [1 x i8]* @p_str9)

ST_1: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float %threshold), !map !7

ST_1: stg_13 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %signals_V), !map !13

ST_1: stg_14 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %hits_V), !map !17

ST_1: stg_15 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %locs_V), !map !21

ST_1: stg_16 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @signal_hits_str) nounwind

ST_1: threshold_read [1/1] 0.00ns
:8  %threshold_read = call float @_ssdm_op_Read.ap_auto.float(float %threshold)

ST_1: threshold_to_int [1/1] 0.00ns
:9  %threshold_to_int = bitcast float %threshold_read to i32

ST_1: tmp [1/1] 0.00ns
:10  %tmp = trunc i32 %threshold_to_int to i23

ST_1: notrhs3 [1/1] 2.39ns
:11  %notrhs3 = icmp eq i23 %tmp, 0

ST_1: stg_21 [1/1] 1.57ns
:12  br label %1


 <State 2>: 3.67ns
ST_2: tmp_5 [1/1] 0.00ns
:0  %tmp_5 = phi i17 [ 0, %0 ], [ %i, %._crit_edge ]

ST_2: exitcond [1/1] 2.30ns
:1  %exitcond = icmp eq i17 %tmp_5, -11072

ST_2: i [1/1] 2.08ns
:2  %i = add i17 %tmp_5, 1

ST_2: stg_25 [1/1] 0.00ns
:3  br i1 %exitcond, label %4, label %2

ST_2: tmp_12 [1/1] 0.00ns
:0  %tmp_12 = zext i17 %tmp_5 to i32

ST_2: tmp_7 [1/1] 0.00ns
:8  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %threshold_to_int, i32 23, i32 30)

ST_2: notlhs2 [1/1] 2.00ns
:12  %notlhs2 = icmp ne i8 %tmp_7, -1

ST_2: tmp_2 [1/1] 1.37ns
:13  %tmp_2 = or i1 %notrhs3, %notlhs2


 <State 3>: 3.73ns
ST_3: tmp_11 [1/1] 1.00ns
:4  %tmp_11 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %signals_V)

ST_3: tmp_8 [4/4] 2.73ns
:15  %tmp_8 = fcmp ogt float %tmp_11, %threshold_read


 <State 4>: 2.73ns
ST_4: tmp_8 [3/4] 2.73ns
:15  %tmp_8 = fcmp ogt float %tmp_11, %threshold_read


 <State 5>: 3.76ns
ST_5: currAmp_to_int [1/1] 0.00ns
:5  %currAmp_to_int = bitcast float %tmp_11 to i32

ST_5: tmp_1 [1/1] 0.00ns
:6  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %currAmp_to_int, i32 23, i32 30)

ST_5: tmp_4 [1/1] 0.00ns
:7  %tmp_4 = trunc i32 %currAmp_to_int to i23

ST_5: notlhs [1/1] 2.00ns
:9  %notlhs = icmp ne i8 %tmp_1, -1

ST_5: notrhs [1/1] 2.39ns
:10  %notrhs = icmp eq i23 %tmp_4, 0

ST_5: tmp_9 [1/1] 1.37ns
:11  %tmp_9 = or i1 %notrhs, %notlhs

ST_5: tmp_8 [2/4] 2.73ns
:15  %tmp_8 = fcmp ogt float %tmp_11, %threshold_read


 <State 6>: 4.10ns
ST_6: tmp_6 [1/1] 1.37ns
:14  %tmp_6 = and i1 %tmp_9, %tmp_2

ST_6: tmp_8 [1/4] 2.73ns
:15  %tmp_8 = fcmp ogt float %tmp_11, %threshold_read

ST_6: tmp_10 [1/1] 1.37ns
:16  %tmp_10 = and i1 %tmp_6, %tmp_8

ST_6: stg_43 [1/1] 0.00ns
:17  br i1 %tmp_10, label %3, label %._crit_edge


 <State 7>: 1.00ns
ST_7: empty_8 [1/1] 0.00ns
:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120000, i64 120000, i64 120000)

ST_7: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

ST_7: stg_46 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: stg_47 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %hits_V, float %tmp_11)

ST_7: stg_48 [1/1] 1.00ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %locs_V, i32 %tmp_12)

ST_7: stg_49 [1/1] 0.00ns
:2  br label %._crit_edge

ST_7: empty_9 [1/1] 0.00ns
._crit_edge:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_3)

ST_7: stg_51 [1/1] 0.00ns
._crit_edge:1  br label %1


 <State 8>: 0.00ns
ST_8: stg_52 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x1aaa439a700; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ signals_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x1aaa4398c00; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hits_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x1aaa4398ed0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ locs_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x1aaa4399860; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (specinterface    ) [ 000000000]
empty_6          (specinterface    ) [ 000000000]
empty_7          (specinterface    ) [ 000000000]
stg_12           (specbitsmap      ) [ 000000000]
stg_13           (specbitsmap      ) [ 000000000]
stg_14           (specbitsmap      ) [ 000000000]
stg_15           (specbitsmap      ) [ 000000000]
stg_16           (spectopmodule    ) [ 000000000]
threshold_read   (read             ) [ 001111110]
threshold_to_int (bitcast          ) [ 001111110]
tmp              (trunc            ) [ 000000000]
notrhs3          (icmp             ) [ 001111110]
stg_21           (br               ) [ 011111110]
tmp_5            (phi              ) [ 001000000]
exitcond         (icmp             ) [ 001111110]
i                (add              ) [ 011111110]
stg_25           (br               ) [ 000000000]
tmp_12           (zext             ) [ 001111110]
tmp_7            (partselect       ) [ 000000000]
notlhs2          (icmp             ) [ 000000000]
tmp_2            (or               ) [ 001111100]
tmp_11           (read             ) [ 001011110]
currAmp_to_int   (bitcast          ) [ 000000000]
tmp_1            (partselect       ) [ 000000000]
tmp_4            (trunc            ) [ 000000000]
notlhs           (icmp             ) [ 000000000]
notrhs           (icmp             ) [ 000000000]
tmp_9            (or               ) [ 001000100]
tmp_6            (and              ) [ 000000000]
tmp_8            (fcmp             ) [ 000000000]
tmp_10           (and              ) [ 001000010]
stg_43           (br               ) [ 000000000]
empty_8          (speclooptripcount) [ 000000000]
tmp_3            (specregionbegin  ) [ 000000000]
stg_46           (specpipeline     ) [ 000000000]
stg_47           (write            ) [ 000000000]
stg_48           (write            ) [ 000000000]
stg_49           (br               ) [ 000000000]
empty_9          (specregionend    ) [ 000000000]
stg_51           (br               ) [ 011111110]
stg_52           (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="threshold">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="signals_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signals_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hits_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hits_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="locs_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="locs_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_hits_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="threshold_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_11_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="stg_47_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="4"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_47/7 "/>
</bind>
</comp>

<comp id="103" class="1004" name="stg_48_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="17" slack="5"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_48/7 "/>
</bind>
</comp>

<comp id="110" class="1005" name="tmp_5_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="17" slack="1"/>
<pin id="112" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_5_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="17" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2"/>
<pin id="124" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="threshold_to_int_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="threshold_to_int/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="notrhs3_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="23" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="exitcond_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="17" slack="0"/>
<pin id="142" dir="0" index="1" bw="15" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_12_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="17" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_7_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="0" index="3" bw="6" slack="0"/>
<pin id="161" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="notlhs2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_2_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="currAmp_to_int_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="currAmp_to_int/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="6" slack="0"/>
<pin id="183" dir="0" index="3" bw="6" slack="0"/>
<pin id="184" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_4_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="notlhs_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="notrhs_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="23" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_9_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_6_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="1" slack="4"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_10_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="221" class="1005" name="threshold_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2"/>
<pin id="223" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="threshold_read "/>
</bind>
</comp>

<comp id="226" class="1005" name="threshold_to_int_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="threshold_to_int "/>
</bind>
</comp>

<comp id="231" class="1005" name="notrhs3_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="exitcond_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="5"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="17" slack="0"/>
<pin id="242" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_12_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="5"/>
<pin id="247" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_2_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="4"/>
<pin id="252" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_11_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_9_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_10_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="44" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="78" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="80" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="90" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="84" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="46" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="114" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="114" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="114" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="156" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="60" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="165" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="192"><net_src comp="176" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="179" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="60" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="189" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="193" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="219"><net_src comp="211" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="121" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="84" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="229"><net_src comp="126" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="234"><net_src comp="134" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="239"><net_src comp="140" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="146" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="248"><net_src comp="152" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="253"><net_src comp="171" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="258"><net_src comp="90" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="265"><net_src comp="205" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="270"><net_src comp="215" pin="2"/><net_sink comp="267" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hits_V | {7 }
	Port: locs_V | {7 }
  - Chain level:
	State 1
		tmp : 1
		notrhs3 : 2
	State 2
		exitcond : 1
		i : 1
		stg_25 : 2
		tmp_12 : 1
		notlhs2 : 1
		tmp_2 : 2
	State 3
	State 4
	State 5
		tmp_1 : 1
		tmp_4 : 1
		notlhs : 2
		notrhs : 2
		tmp_9 : 3
	State 6
		tmp_10 : 1
		stg_43 : 1
	State 7
		empty_9 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fcmp   |         grp_fu_121        |    0    |    75   |   248   |
|----------|---------------------------|---------|---------|---------|
|          |       notrhs3_fu_134      |    0    |    0    |    8    |
|          |      exitcond_fu_140      |    0    |    0    |    6    |
|   icmp   |       notlhs2_fu_165      |    0    |    0    |    3    |
|          |       notlhs_fu_193       |    0    |    0    |    3    |
|          |       notrhs_fu_199       |    0    |    0    |    8    |
|----------|---------------------------|---------|---------|---------|
|    add   |          i_fu_146         |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|    or    |        tmp_2_fu_171       |    0    |    0    |    1    |
|          |        tmp_9_fu_205       |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|    and   |        tmp_6_fu_211       |    0    |    0    |    1    |
|          |       tmp_10_fu_215       |    0    |    0    |    1    |
|----------|---------------------------|---------|---------|---------|
|   read   | threshold_read_read_fu_84 |    0    |    0    |    0    |
|          |     tmp_11_read_fu_90     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   write  |     stg_47_write_fu_96    |    0    |    0    |    0    |
|          |    stg_48_write_fu_103    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |         tmp_fu_130        |    0    |    0    |    0    |
|          |        tmp_4_fu_189       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   zext   |       tmp_12_fu_152       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|partselect|        tmp_7_fu_156       |    0    |    0    |    0    |
|          |        tmp_1_fu_179       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    0    |    75   |   297   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    exitcond_reg_236    |    1   |
|        i_reg_240       |   17   |
|     notrhs3_reg_231    |    1   |
| threshold_read_reg_221 |   32   |
|threshold_to_int_reg_226|   32   |
|     tmp_10_reg_267     |    1   |
|     tmp_11_reg_255     |   32   |
|     tmp_12_reg_245     |   32   |
|      tmp_2_reg_250     |    1   |
|      tmp_5_reg_110     |   17   |
|      tmp_9_reg_262     |    1   |
+------------------------+--------+
|          Total         |   167  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_121 |  p0  |   2  |  32  |   64   ||    32   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  1.571  ||    32   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   75   |   297  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   32   |
|  Register |    -   |    -   |   167  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   242  |   329  |
+-----------+--------+--------+--------+--------+
