;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL @12, #200
	SPL @2, #209
	SPL 0, @90
	DJN -1, @-20
	CMP 731, 10
	SUB @121, 103
	SLT -1, <-20
	SUB #0, 9
	SLT 831, 18
	DJN -1, @-20
	SUB 12, @10
	SUB @121, 103
	SUB @127, 106
	SUB #12, @200
	ADD -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP 31, 18
	SLT -13, @12
	SUB #0, 9
	SPL 200, 90
	MOV -1, <-20
	CMP 731, 10
	DJN -1, @-20
	SUB @121, 103
	DJN -1, @-20
	MOV -7, <-20
	MOV #-7, <-20
	SPL @12, #200
	CMP @0, @2
	JMN @1, <1
	ADD 210, 60
	SLT 11, 18
	SLT 31, 18
	SLT 31, 18
	SLT 731, 10
	CMP -207, <-120
	CMP -207, <-120
	JMN @1, #1
	JMN @1, <1
	MOV -7, <-20
	CMP -207, <-120
	SLT 31, 18
	MOV -1, <-20
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
