

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Wed Jun 07 08:11:02 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F458
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackBANK1,global,class=BANK1,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13   000000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F458 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000000                     _TMR0	set	4054
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54   003F72                     __pcinit:
    55                           	callstack 0
    56   003F72                     start_initialization:
    57                           	callstack 0
    58   003F72                     __initialization:
    59                           	callstack 0
    60   003F72                     end_of_initialization:
    61                           	callstack 0
    62   003F72                     __end_of__initialization:
    63                           	callstack 0
    64   003F72  0100               	movlb	0
    65   003F74  EFBC  F01F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackBANK1
    68   000100                     __pcstackBANK1:
    69                           	callstack 0
    70   000100                     main@arr:
    71                           	callstack 0
    72                           
    73                           ; 200 bytes @ 0x0
    74   000100                     	ds	200
    75   0001C8                     main@sum:
    76                           	callstack 0
    77                           
    78                           ; 2 bytes @ 0xC8
    79   0001C8                     	ds	2
    80   0001CA                     main@i:
    81                           	callstack 0
    82                           
    83                           ; 2 bytes @ 0xCA
    84   0001CA                     	ds	2
    85                           
    86                           	psect	cstackCOMRAM
    87   000001                     __pcstackCOMRAM:
    88                           	callstack 0
    89   000001                     ??_main:
    90   000001                     
    91                           ; 2 bytes @ 0x0
    92   000001                     	ds	2
    93                           
    94 ;;
    95 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    96 ;;
    97 ;; *************** function _main *****************
    98 ;; Defined at:
    99 ;;		line 11 in file "a2.c"
   100 ;; Parameters:    Size  Location     Type
   101 ;;		None
   102 ;; Auto vars:     Size  Location     Type
   103 ;;  i               2  202[BANK1 ] int 
   104 ;;  arr           200    0[BANK1 ] int [100]
   105 ;;  sum             2  200[BANK1 ] int 
   106 ;; Return value:  Size  Location     Type
   107 ;;                  2    6[None  ] int 
   108 ;; Registers used:
   109 ;;		wreg, fsr2l, fsr2h, status,2, status,0
   110 ;; Tracked objects:
   111 ;;		On entry : 0/0
   112 ;;		On exit  : 0/0
   113 ;;		Unchanged: 0/0
   114 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   115 ;;      Params:         0       0       0       0       0       0       0
   116 ;;      Locals:         0       0     204       0       0       0       0
   117 ;;      Temps:          2       0       0       0       0       0       0
   118 ;;      Totals:         2       0     204       0       0       0       0
   119 ;;Total ram usage:      206 bytes
   120 ;; This function calls:
   121 ;;		Nothing
   122 ;; This function is called by:
   123 ;;		Startup code after reset
   124 ;; This function uses a non-reentrant model
   125 ;;
   126                           
   127                           	psect	text0
   128   003F78                     __ptext0:
   129                           	callstack 0
   130   003F78                     _main:
   131                           	callstack 31
   132   003F78  FFFF               	dw	65535	; assembler added errata NOP
   133                           
   134                           ;a2.c: 14:     int arr[100];;a2.c: 16:     int sum=0;
   135   003F7A  0E00               	movlw	0
   136   003F7C  0101               	movlb	1	; () banked
   137   003F7E  6FC9               	movwf	(main@sum+1)& (0+255),b
   138   003F80  0E00               	movlw	0
   139   003F82  6FC8               	movwf	main@sum& (0+255),b
   140                           
   141                           ;a2.c: 23:     for(int i=0;i<100;i++){
   142   003F84  0E00               	movlw	0
   143   003F86  6FCB               	movwf	(main@i+1)& (0+255),b
   144   003F88  0E00               	movlw	0
   145   003F8A  6FCA               	movwf	main@i& (0+255),b
   146   003F8C                     l707:
   147   003F8C  FFFF               	dw	65535	; assembler added errata NOP
   148                           
   149                           ; BSR set to: 1
   150                           ;a2.c: 24:         arr[i]=i+1;
   151   003F8E  0E01               	movlw	1
   152   003F90  25CA               	addwf	main@i& (0+255),w,b
   153   003F92  6E01               	movwf	??_main^0,c
   154   003F94  0E00               	movlw	0
   155   003F96  21CB               	addwfc	(main@i+1)& (0+255),w,b
   156   003F98  6E02               	movwf	(??_main+1)^0,c
   157   003F9A  90D8               	bcf	status,0,c
   158   003F9C  35CA               	rlcf	main@i& (0+255),w,b
   159   003F9E  6ED9               	movwf	fsr2l,c
   160   003FA0  35CB               	rlcf	(main@i+1)& (0+255),w,b
   161   003FA2  6EDA               	movwf	fsr2h,c
   162   003FA4  0E00               	movlw	low main@arr
   163   003FA6  26D9               	addwf	fsr2l,f,c
   164   003FA8  0E01               	movlw	high main@arr
   165   003FAA  22DA               	addwfc	fsr2h,f,c
   166   003FAC  C001  FFDE         	movff	??_main,postinc2
   167   003FB0  C002  FFDD         	movff	??_main+1,postdec2
   168                           
   169                           ;a2.c: 25:         sum+=arr[i];
   170   003FB4  90D8               	bcf	status,0,c
   171   003FB6  35CA               	rlcf	main@i& (0+255),w,b
   172   003FB8  6ED9               	movwf	fsr2l,c
   173   003FBA  35CB               	rlcf	(main@i+1)& (0+255),w,b
   174   003FBC  6EDA               	movwf	fsr2h,c
   175   003FBE  0E00               	movlw	low main@arr
   176   003FC0  26D9               	addwf	fsr2l,f,c
   177   003FC2  0E01               	movlw	high main@arr
   178   003FC4  22DA               	addwfc	fsr2h,f,c
   179   003FC6  50DE               	movf	postinc2,w,c
   180   003FC8  27C8               	addwf	main@sum& (0+255),f,b
   181   003FCA  50DD               	movf	postdec2,w,c
   182   003FCC  23C9               	addwfc	(main@sum+1)& (0+255),f,b
   183   003FCE                     
   184                           ; BSR set to: 1
   185                           ;a2.c: 26:     }
   186   003FCE  4BCA               	infsnz	main@i& (0+255),f,b
   187   003FD0  2BCB               	incf	(main@i+1)& (0+255),f,b
   188   003FD2                     
   189                           ; BSR set to: 1
   190   003FD2  BFCB               	btfsc	(main@i+1)& (0+255),7,b
   191   003FD4  EFF5  F01F         	goto	u21
   192   003FD8  51CB               	movf	(main@i+1)& (0+255),w,b
   193   003FDA  E10A               	bnz	u20
   194   003FDC  0E64               	movlw	100
   195   003FDE  5DCA               	subwf	main@i& (0+255),w,b
   196   003FE0  A0D8               	btfss	status,0,c
   197   003FE2  EFF5  F01F         	goto	u21
   198   003FE6  EFF8  F01F         	goto	u20
   199   003FEA                     u21:
   200   003FEA  FFFF               	dw	65535	; assembler added errata NOP
   201   003FEC  EFC6  F01F         	goto	l707
   202   003FF0                     u20:
   203   003FF0  FFFF               	dw	65535	; assembler added errata NOP
   204   003FF2                     
   205                           ; BSR set to: 1
   206                           ;a2.c: 35:     TMR0=sum;
   207   003FF2  C1C8  FFD6         	movff	main@sum,4054	;volatile
   208   003FF6  C1C9  FFD7         	movff	main@sum+1,4055	;volatile
   209   003FFA                     
   210                           ; BSR set to: 1
   211   003FFA  EF01  F000         	goto	start
   212   003FFE                     __end_of_main:
   213                           	callstack 0
   214   003FFE  FFFF               	dw	65535	; assembler added errata NOP
   215                           
   216                           	psect	rparam
   217   000000                     
   218                           	psect	idloc
   219                           
   220                           ;Config register IDLOC0 @ 0x200000
   221                           ;	unspecified, using default values
   222   200000                     	org	2097152
   223   200000  FF                 	db	255
   224                           
   225                           ;Config register IDLOC1 @ 0x200001
   226                           ;	unspecified, using default values
   227   200001                     	org	2097153
   228   200001  FF                 	db	255
   229                           
   230                           ;Config register IDLOC2 @ 0x200002
   231                           ;	unspecified, using default values
   232   200002                     	org	2097154
   233   200002  FF                 	db	255
   234                           
   235                           ;Config register IDLOC3 @ 0x200003
   236                           ;	unspecified, using default values
   237   200003                     	org	2097155
   238   200003  FF                 	db	255
   239                           
   240                           ;Config register IDLOC4 @ 0x200004
   241                           ;	unspecified, using default values
   242   200004                     	org	2097156
   243   200004  FF                 	db	255
   244                           
   245                           ;Config register IDLOC5 @ 0x200005
   246                           ;	unspecified, using default values
   247   200005                     	org	2097157
   248   200005  FF                 	db	255
   249                           
   250                           ;Config register IDLOC6 @ 0x200006
   251                           ;	unspecified, using default values
   252   200006                     	org	2097158
   253   200006  FF                 	db	255
   254                           
   255                           ;Config register IDLOC7 @ 0x200007
   256                           ;	unspecified, using default values
   257   200007                     	org	2097159
   258   200007  FF                 	db	255
   259                           
   260                           	psect	config
   261                           
   262                           ; Padding undefined space
   263   300000                     	org	3145728
   264   300000  FF                 	db	255
   265                           
   266                           ;Config register CONFIG1H @ 0x300001
   267                           ;	unspecified, using default values
   268                           ;	Oscillator Selection bits
   269                           ;	OSC = 0x7, unprogrammed default
   270                           ;	Oscillator System Clock Switch Enable bit
   271                           ;	OSCS = 0x1, unprogrammed default
   272   300001                     	org	3145729
   273   300001  27                 	db	39
   274                           
   275                           ;Config register CONFIG2L @ 0x300002
   276                           ;	unspecified, using default values
   277                           ;	Power-up Timer Enable bit
   278                           ;	PWRT = 0x1, unprogrammed default
   279                           ;	Brown-out Reset Enable bit
   280                           ;	BOR = 0x1, unprogrammed default
   281                           ;	Brown-out Reset Voltage bits
   282                           ;	BORV = 0x3, unprogrammed default
   283   300002                     	org	3145730
   284   300002  0F                 	db	15
   285                           
   286                           ;Config register CONFIG2H @ 0x300003
   287                           ;	unspecified, using default values
   288                           ;	Watchdog Timer Enable bit
   289                           ;	WDT = 0x1, unprogrammed default
   290                           ;	Watchdog Timer Postscale Select bits
   291                           ;	WDTPS = 0x7, unprogrammed default
   292   300003                     	org	3145731
   293   300003  0F                 	db	15
   294                           
   295                           ;Config register CONFIG4L @ 0x300006
   296                           ;	unspecified, using default values
   297                           ;	Stack Full/Underflow Reset Enable bit
   298                           ;	STVR = 0x1, unprogrammed default
   299                           ;	Low-Voltage ICSP Enable bit
   300                           ;	LVP = 0x1, unprogrammed default
   301                           ;	Background Debugger Enable bit
   302                           ;	DEBUG = 0x1, unprogrammed default
   303   300006                     	org	3145734
   304   300006  85                 	db	133
   305                           
   306                           ; Padding undefined space
   307   300007                     	org	3145735
   308   300007  FF                 	db	255
   309                           
   310                           ;Config register CONFIG5L @ 0x300008
   311                           ;	unspecified, using default values
   312                           ;	Code Protection bit
   313                           ;	CP0 = 0x1, unprogrammed default
   314                           ;	Code Protection bit
   315                           ;	CP1 = 0x1, unprogrammed default
   316                           ;	Code Protection bit
   317                           ;	CP2 = 0x1, unprogrammed default
   318                           ;	Code Protection bit
   319                           ;	CP3 = 0x1, unprogrammed default
   320   300008                     	org	3145736
   321   300008  0F                 	db	15
   322                           
   323                           ;Config register CONFIG5H @ 0x300009
   324                           ;	unspecified, using default values
   325                           ;	Boot Block Code Protection bit
   326                           ;	CPB = 0x1, unprogrammed default
   327                           ;	Data EEPROM Code Protection bit
   328                           ;	CPD = 0x1, unprogrammed default
   329   300009                     	org	3145737
   330   300009  C0                 	db	192
   331                           
   332                           ;Config register CONFIG6L @ 0x30000A
   333                           ;	unspecified, using default values
   334                           ;	Write Protection bit
   335                           ;	WRT0 = 0x1, unprogrammed default
   336                           ;	Write Protection bit
   337                           ;	WRT1 = 0x1, unprogrammed default
   338                           ;	Write Protection bit
   339                           ;	WRT2 = 0x1, unprogrammed default
   340                           ;	Write Protection bit
   341                           ;	WRT3 = 0x1, unprogrammed default
   342   30000A                     	org	3145738
   343   30000A  0F                 	db	15
   344                           
   345                           ;Config register CONFIG6H @ 0x30000B
   346                           ;	unspecified, using default values
   347                           ;	Configuration Register Write Protection bit
   348                           ;	WRTC = 0x1, unprogrammed default
   349                           ;	Boot Block Write Protection bit
   350                           ;	WRTB = 0x1, unprogrammed default
   351                           ;	Data EEPROM Write Protection bit
   352                           ;	WRTD = 0x1, unprogrammed default
   353   30000B                     	org	3145739
   354   30000B  E0                 	db	224
   355                           
   356                           ;Config register CONFIG7L @ 0x30000C
   357                           ;	unspecified, using default values
   358                           ;	Table Read Protection bit
   359                           ;	EBTR0 = 0x1, unprogrammed default
   360                           ;	Table Read Protection bit
   361                           ;	EBTR1 = 0x1, unprogrammed default
   362                           ;	Table Read Protection bit
   363                           ;	EBTR2 = 0x1, unprogrammed default
   364                           ;	Table Read Protection bit
   365                           ;	EBTR3 = 0x1, unprogrammed default
   366   30000C                     	org	3145740
   367   30000C  0F                 	db	15
   368                           
   369                           ;Config register CONFIG7H @ 0x30000D
   370                           ;	unspecified, using default values
   371                           ;	Boot Block Table Read Protection bit
   372                           ;	EBTRB = 0x1, unprogrammed default
   373   30000D                     	org	3145741
   374   30000D  40                 	db	64
   375                           tosu	equ	0xFFF
   376                           tosh	equ	0xFFE
   377                           tosl	equ	0xFFD
   378                           stkptr	equ	0xFFC
   379                           pclatu	equ	0xFFB
   380                           pclath	equ	0xFFA
   381                           pcl	equ	0xFF9
   382                           tblptru	equ	0xFF8
   383                           tblptrh	equ	0xFF7
   384                           tblptrl	equ	0xFF6
   385                           tablat	equ	0xFF5
   386                           prodh	equ	0xFF4
   387                           prodl	equ	0xFF3
   388                           indf0	equ	0xFEF
   389                           postinc0	equ	0xFEE
   390                           postdec0	equ	0xFED
   391                           preinc0	equ	0xFEC
   392                           plusw0	equ	0xFEB
   393                           fsr0h	equ	0xFEA
   394                           fsr0l	equ	0xFE9
   395                           wreg	equ	0xFE8
   396                           indf1	equ	0xFE7
   397                           postinc1	equ	0xFE6
   398                           postdec1	equ	0xFE5
   399                           preinc1	equ	0xFE4
   400                           plusw1	equ	0xFE3
   401                           fsr1h	equ	0xFE2
   402                           fsr1l	equ	0xFE1
   403                           bsr	equ	0xFE0
   404                           indf2	equ	0xFDF
   405                           postinc2	equ	0xFDE
   406                           postdec2	equ	0xFDD
   407                           preinc2	equ	0xFDC
   408                           plusw2	equ	0xFDB
   409                           fsr2h	equ	0xFDA
   410                           fsr2l	equ	0xFD9
   411                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256    204     204
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                               206   206      0     184
                                              0 COMRAM     2     2      0
                                              0 BANK1    204   204      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100     CC      CC       7       79.7%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFRh          28      0       0      16        0.0%
BITBIGSFRl          D6      0       0      17        0.0%
ABS                  0      0       0      18        0.0%
BIGRAM             5FF      0       0      19        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Wed Jun 07 08:11:02 2023

                                            l8 3FF2                                              l9 3FFA  
                                           u20 3FF0                                             u21 3FEA  
                                          l701 3F78                                            l711 3FD2  
                                          l713 3FFA                                            l707 3F8C  
                                          l709 3FCE                                           _TMR0 0FD6  
                                         _main 3F78                                           fsr2h 0FDA  
                                         fsr2l 0FD9                                           start 0002  
                                 ___param_bank 0000                                          ?_main 0001  
                                        main@i 01CA                                          status 0FD8  
                              __initialization 3F72                                   __end_of_main 3FFE  
                                       ??_main 0001                                  __activetblptr 0000  
                                       isa$std 0001                                     __accesstop 0060  
                      __end_of__initialization 3F72                                  ___rparam_used 0001  
                               __pcstackCOMRAM 0001                                        __Hparam 0000  
                                      __Lparam 0000                                        __pcinit 3F72  
                                      __ramtop 0600                                        __ptext0 3F78  
                                      main@arr 0100                                        main@sum 01C8  
                         end_of_initialization 3F72                                        postdec2 0FDD  
                                      postinc2 0FDE                            start_initialization 3F72  
                                __pcstackBANK1 0100                                       __Hrparam 0000  
                                     __Lrparam 0000                                       isa$xinst 0000  
