Source Block: hdl/library/util_do_ram/util_do_ram.v@91:101@HdlIdDef

localparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;
localparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;

wire  wr_enable;
wire  [DST_DATA_WIDTH-1:0]    rd_data;
wire  [1:0] rd_fifo_room;
wire        rd_enable;
wire        rd_last_beat;
wire        rd_fifo_s_ready;
wire        rd_fifo_s_valid;

Diff Content:
- 96 wire  [DST_DATA_WIDTH-1:0]    rd_data;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_do_ram/util_do_ram.v@93:103
localparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;

wire  wr_enable;
wire  [DST_DATA_WIDTH-1:0]    rd_data;
wire  [1:0] rd_fifo_room;
wire        rd_enable;
wire        rd_last_beat;
wire        rd_fifo_s_ready;
wire        rd_fifo_s_valid;

reg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;

Clone Blocks 2:
hdl/library/util_do_ram/util_do_ram.v@94:104

wire  wr_enable;
wire  [DST_DATA_WIDTH-1:0]    rd_data;
wire  [1:0] rd_fifo_room;
wire        rd_enable;
wire        rd_last_beat;
wire        rd_fifo_s_ready;
wire        rd_fifo_s_valid;

reg [SRC_ADDRESS_WIDTH-1:0] wr_length = 'h0;
reg [SRC_ADDRESS_WIDTH-1:0] wr_addr = 'h0;

Clone Blocks 3:
hdl/library/util_do_ram/util_do_ram.v@90:100
localparam DST_ADDR_ALIGN = $clog2(DST_DATA_WIDTH/8);

localparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;
localparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;

wire  wr_enable;
wire  [DST_DATA_WIDTH-1:0]    rd_data;
wire  [1:0] rd_fifo_room;
wire        rd_enable;
wire        rd_last_beat;
wire        rd_fifo_s_ready;

Clone Blocks 4:
hdl/library/util_do_ram/util_do_ram.v@92:102
localparam SRC_ADDRESS_WIDTH = LENGTH_WIDTH - SRC_ADDR_ALIGN;
localparam DST_ADDRESS_WIDTH = LENGTH_WIDTH - DST_ADDR_ALIGN;

wire  wr_enable;
wire  [DST_DATA_WIDTH-1:0]    rd_data;
wire  [1:0] rd_fifo_room;
wire        rd_enable;
wire        rd_last_beat;
wire        rd_fifo_s_ready;
wire        rd_fifo_s_valid;


