<stg><name>equalizer_Pipeline_Coef_Read_Loop_VITIS_LOOP_39_1</name>


<trans_list>

<trans id="69" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tmp_last_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %tmp_data_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %state = alloca i32 1

]]></Node>
<StgValue><ssdm name="state"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_r_V_dest_V, i1 %input_r_V_id_V, i1 %input_r_V_last_V, i1 %input_r_V_user_V, i4 %input_r_V_strb_V, i4 %input_r_V_keep_V, i32 %input_r_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %tmp_data_V_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="tmp_data_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i8 0, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i32 17, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i7 98, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i32 %tmp_data_V_read, i32 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:0 %tmp_data_V_3 = load i32 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:1 %state_1 = load i32 %state

]]></Node>
<StgValue><ssdm name="state_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:2 %indvar_flatten_load = load i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:4 %icmp_ln46 = icmp_eq  i32 %tmp_data_V_3, i32 43962

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc:5 %state_2 = select i1 %icmp_ln46, i32 4096, i32 %state_1

]]></Node>
<StgValue><ssdm name="state_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:6 %icmp_ln38 = icmp_eq  i8 %indvar_flatten_load, i8 196

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:7 %add_ln38 = add i8 %indvar_flatten_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:8 %br_ln38 = br i1 %icmp_ln38, void %for.end, void %sw.epilog.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.end:0 %i_1_load = load i7 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end:3 %icmp_ln39 = icmp_eq  i7 %i_1_load, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.end:4 %select_ln17 = select i1 %icmp_ln39, i7 98, i7 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:5 %select_ln38 = select i1 %icmp_ln39, i32 %state_2, i32 %state_1

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.end:8 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln17, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="9">
<![CDATA[
for.end:9 %zext_ln41 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end:10 %add_ln41 = add i64 %zext_ln41, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end:11 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln41, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="62">
<![CDATA[
for.end:12 %sext_ln41 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.end:13 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
for.end:17 %empty_20 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %input_r_V_data_V, i4 %input_r_V_keep_V, i4 %input_r_V_strb_V, i1 %input_r_V_user_V, i1 %input_r_V_last_V, i1 %input_r_V_id_V, i1 %input_r_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="44">
<![CDATA[
for.end:18 %tmp_data_V_2 = extractvalue i44 %empty_20

]]></Node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="44">
<![CDATA[
for.end:19 %tmp_last_V_1 = extractvalue i44 %empty_20

]]></Node>
<StgValue><ssdm name="tmp_last_V_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.end:20 %add_ln39 = add i7 %select_ln17, i7 127

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end:21 %store_ln39 = store i8 %add_ln38, i8 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end:22 %store_ln39 = store i32 %select_ln38, i32 %state

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end:23 %store_ln39 = store i7 %add_ln39, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.end:24 %store_ln39 = store i32 %tmp_data_V_2, i32 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end:25 %store_ln39 = store i1 %tmp_last_V_1, i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end:14 %gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_addr_2_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="54" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.end:15 %write_ln41 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %tmp_data_V_3, i4 15

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end:16 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end:16 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end:16 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="58" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end:16 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1">
<![CDATA[
sw.epilog.loopexit.exitStub:0 %tmp_last_V_load = load i1 %tmp_last_V

]]></Node>
<StgValue><ssdm name="tmp_last_V_load"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
sw.epilog.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %p_4_0_0_0112_phi_out, i1 %tmp_last_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.epilog.loopexit.exitStub:2 %write_ln46 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %state_3_out, i32 %state_2

]]></Node>
<StgValue><ssdm name="write_ln46"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
sw.epilog.loopexit.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Coef_Read_Loop_VITIS_LOOP_39_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.end:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.end:6 %specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.end:7 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.end:16 %gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.end:26 %br_ln39 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="91" name="tmp_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_data_V"/></StgValue>
</port>
<port id="92" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="93" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
<port id="94" name="input_r_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_data_V"/></StgValue>
</port>
<port id="95" name="input_r_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_keep_V"/></StgValue>
</port>
<port id="96" name="input_r_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_strb_V"/></StgValue>
</port>
<port id="97" name="input_r_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_user_V"/></StgValue>
</port>
<port id="98" name="input_r_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_last_V"/></StgValue>
</port>
<port id="99" name="input_r_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_id_V"/></StgValue>
</port>
<port id="100" name="input_r_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_r_V_dest_V"/></StgValue>
</port>
<port id="101" name="p_4_0_0_0112_phi_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_4_0_0_0112_phi_out"/></StgValue>
</port>
<port id="102" name="state_3_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_3_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="104" from="StgValue_103" to="tmp_last_V" fromId="103" toId="11">
</dataflow>
<dataflow id="105" from="StgValue_103" to="tmp_data_V_1" fromId="103" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_103" to="i_1" fromId="103" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_103" to="state" fromId="103" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_103" to="indvar_flatten" fromId="103" toId="15">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="111" from="input_r_V_dest_V" to="specinterface_ln0" fromId="100" toId="16">
</dataflow>
<dataflow id="112" from="input_r_V_id_V" to="specinterface_ln0" fromId="99" toId="16">
</dataflow>
<dataflow id="113" from="input_r_V_last_V" to="specinterface_ln0" fromId="98" toId="16">
</dataflow>
<dataflow id="114" from="input_r_V_user_V" to="specinterface_ln0" fromId="97" toId="16">
</dataflow>
<dataflow id="115" from="input_r_V_strb_V" to="specinterface_ln0" fromId="96" toId="16">
</dataflow>
<dataflow id="116" from="input_r_V_keep_V" to="specinterface_ln0" fromId="95" toId="16">
</dataflow>
<dataflow id="117" from="input_r_V_data_V" to="specinterface_ln0" fromId="94" toId="16">
</dataflow>
<dataflow id="119" from="empty_3" to="specinterface_ln0" fromId="118" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="122" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="124" from="empty_4" to="specinterface_ln0" fromId="123" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="126" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="129" from="empty_0" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="131" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="132" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="133" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="134" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="136" from="empty_0" to="specinterface_ln0" fromId="127" toId="16">
</dataflow>
<dataflow id="138" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="16">
</dataflow>
<dataflow id="139" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="16">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="17">
</dataflow>
<dataflow id="141" from="gmem" to="specinterface_ln0" fromId="92" toId="17">
</dataflow>
<dataflow id="143" from="empty" to="specinterface_ln0" fromId="142" toId="17">
</dataflow>
<dataflow id="144" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="146" from="empty_0" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="147" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="149" from="StgValue_148" to="specinterface_ln0" fromId="148" toId="17">
</dataflow>
<dataflow id="151" from="empty_1" to="specinterface_ln0" fromId="150" toId="17">
</dataflow>
<dataflow id="153" from="empty_2" to="specinterface_ln0" fromId="152" toId="17">
</dataflow>
<dataflow id="154" from="empty_0" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="156" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="157" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="158" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="159" from="StgValue_155" to="specinterface_ln0" fromId="155" toId="17">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="161" from="empty_0" to="specinterface_ln0" fromId="127" toId="17">
</dataflow>
<dataflow id="162" from="StgValue_137" to="specinterface_ln0" fromId="137" toId="17">
</dataflow>
<dataflow id="163" from="StgValue_120" to="specinterface_ln0" fromId="120" toId="17">
</dataflow>
<dataflow id="165" from="_ssdm_op_Read.ap_auto.i64" to="coefs_read" fromId="164" toId="18">
</dataflow>
<dataflow id="166" from="coefs" to="coefs_read" fromId="93" toId="18">
</dataflow>
<dataflow id="168" from="_ssdm_op_Read.ap_auto.i32" to="tmp_data_V_read" fromId="167" toId="19">
</dataflow>
<dataflow id="169" from="tmp_data_V" to="tmp_data_V_read" fromId="91" toId="19">
</dataflow>
<dataflow id="171" from="StgValue_170" to="store_ln0" fromId="170" toId="20">
</dataflow>
<dataflow id="172" from="indvar_flatten" to="store_ln0" fromId="15" toId="20">
</dataflow>
<dataflow id="174" from="StgValue_173" to="store_ln0" fromId="173" toId="21">
</dataflow>
<dataflow id="175" from="state" to="store_ln0" fromId="14" toId="21">
</dataflow>
<dataflow id="177" from="StgValue_176" to="store_ln0" fromId="176" toId="22">
</dataflow>
<dataflow id="178" from="i_1" to="store_ln0" fromId="13" toId="22">
</dataflow>
<dataflow id="179" from="tmp_data_V_read" to="store_ln0" fromId="19" toId="23">
</dataflow>
<dataflow id="180" from="tmp_data_V_1" to="store_ln0" fromId="12" toId="23">
</dataflow>
<dataflow id="181" from="tmp_data_V_1" to="tmp_data_V_3" fromId="12" toId="25">
</dataflow>
<dataflow id="182" from="state" to="state_1" fromId="14" toId="26">
</dataflow>
<dataflow id="183" from="indvar_flatten" to="indvar_flatten_load" fromId="15" toId="27">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="184" toId="28">
</dataflow>
<dataflow id="186" from="gmem" to="specbitsmap_ln0" fromId="92" toId="28">
</dataflow>
<dataflow id="187" from="tmp_data_V_3" to="icmp_ln46" fromId="25" toId="29">
</dataflow>
<dataflow id="189" from="StgValue_188" to="icmp_ln46" fromId="188" toId="29">
</dataflow>
<dataflow id="190" from="icmp_ln46" to="state_2" fromId="29" toId="30">
</dataflow>
<dataflow id="192" from="StgValue_191" to="state_2" fromId="191" toId="30">
</dataflow>
<dataflow id="193" from="state_1" to="state_2" fromId="26" toId="30">
</dataflow>
<dataflow id="194" from="indvar_flatten_load" to="icmp_ln38" fromId="27" toId="31">
</dataflow>
<dataflow id="196" from="StgValue_195" to="icmp_ln38" fromId="195" toId="31">
</dataflow>
<dataflow id="197" from="indvar_flatten_load" to="add_ln38" fromId="27" toId="32">
</dataflow>
<dataflow id="199" from="StgValue_198" to="add_ln38" fromId="198" toId="32">
</dataflow>
<dataflow id="200" from="icmp_ln38" to="br_ln38" fromId="31" toId="33">
</dataflow>
<dataflow id="201" from="i_1" to="i_1_load" fromId="13" toId="34">
</dataflow>
<dataflow id="202" from="i_1_load" to="icmp_ln39" fromId="34" toId="35">
</dataflow>
<dataflow id="204" from="StgValue_203" to="icmp_ln39" fromId="203" toId="35">
</dataflow>
<dataflow id="205" from="icmp_ln39" to="select_ln17" fromId="35" toId="36">
</dataflow>
<dataflow id="206" from="StgValue_176" to="select_ln17" fromId="176" toId="36">
</dataflow>
<dataflow id="207" from="i_1_load" to="select_ln17" fromId="34" toId="36">
</dataflow>
<dataflow id="208" from="icmp_ln39" to="select_ln38" fromId="35" toId="37">
</dataflow>
<dataflow id="209" from="state_2" to="select_ln38" fromId="30" toId="37">
</dataflow>
<dataflow id="210" from="state_1" to="select_ln38" fromId="26" toId="37">
</dataflow>
<dataflow id="212" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="shl_ln" fromId="211" toId="38">
</dataflow>
<dataflow id="213" from="select_ln17" to="shl_ln" fromId="36" toId="38">
</dataflow>
<dataflow id="215" from="StgValue_214" to="shl_ln" fromId="214" toId="38">
</dataflow>
<dataflow id="216" from="shl_ln" to="zext_ln41" fromId="38" toId="39">
</dataflow>
<dataflow id="217" from="zext_ln41" to="add_ln41" fromId="39" toId="40">
</dataflow>
<dataflow id="218" from="coefs_read" to="add_ln41" fromId="18" toId="40">
</dataflow>
<dataflow id="220" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="219" toId="41">
</dataflow>
<dataflow id="221" from="add_ln41" to="trunc_ln1" fromId="40" toId="41">
</dataflow>
<dataflow id="223" from="StgValue_222" to="trunc_ln1" fromId="222" toId="41">
</dataflow>
<dataflow id="225" from="StgValue_224" to="trunc_ln1" fromId="224" toId="41">
</dataflow>
<dataflow id="226" from="trunc_ln1" to="sext_ln41" fromId="41" toId="42">
</dataflow>
<dataflow id="227" from="gmem" to="gmem_addr" fromId="92" toId="43">
</dataflow>
<dataflow id="228" from="sext_ln41" to="gmem_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="230" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A" to="empty_20" fromId="229" toId="44">
</dataflow>
<dataflow id="231" from="input_r_V_data_V" to="empty_20" fromId="94" toId="44">
</dataflow>
<dataflow id="232" from="input_r_V_keep_V" to="empty_20" fromId="95" toId="44">
</dataflow>
<dataflow id="233" from="input_r_V_strb_V" to="empty_20" fromId="96" toId="44">
</dataflow>
<dataflow id="234" from="input_r_V_user_V" to="empty_20" fromId="97" toId="44">
</dataflow>
<dataflow id="235" from="input_r_V_last_V" to="empty_20" fromId="98" toId="44">
</dataflow>
<dataflow id="236" from="input_r_V_id_V" to="empty_20" fromId="99" toId="44">
</dataflow>
<dataflow id="237" from="input_r_V_dest_V" to="empty_20" fromId="100" toId="44">
</dataflow>
<dataflow id="238" from="empty_20" to="tmp_data_V_2" fromId="44" toId="45">
</dataflow>
<dataflow id="239" from="empty_20" to="tmp_last_V_1" fromId="44" toId="46">
</dataflow>
<dataflow id="240" from="select_ln17" to="add_ln39" fromId="36" toId="47">
</dataflow>
<dataflow id="242" from="StgValue_241" to="add_ln39" fromId="241" toId="47">
</dataflow>
<dataflow id="243" from="add_ln38" to="store_ln39" fromId="32" toId="48">
</dataflow>
<dataflow id="244" from="indvar_flatten" to="store_ln39" fromId="15" toId="48">
</dataflow>
<dataflow id="245" from="select_ln38" to="store_ln39" fromId="37" toId="49">
</dataflow>
<dataflow id="246" from="state" to="store_ln39" fromId="14" toId="49">
</dataflow>
<dataflow id="247" from="add_ln39" to="store_ln39" fromId="47" toId="50">
</dataflow>
<dataflow id="248" from="i_1" to="store_ln39" fromId="13" toId="50">
</dataflow>
<dataflow id="249" from="tmp_data_V_2" to="store_ln39" fromId="45" toId="51">
</dataflow>
<dataflow id="250" from="tmp_data_V_1" to="store_ln39" fromId="12" toId="51">
</dataflow>
<dataflow id="251" from="tmp_last_V_1" to="store_ln39" fromId="46" toId="52">
</dataflow>
<dataflow id="252" from="tmp_last_V" to="store_ln39" fromId="11" toId="52">
</dataflow>
<dataflow id="254" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem_addr_2_req" fromId="253" toId="53">
</dataflow>
<dataflow id="255" from="gmem_addr" to="gmem_addr_2_req" fromId="43" toId="53">
</dataflow>
<dataflow id="256" from="StgValue_103" to="gmem_addr_2_req" fromId="103" toId="53">
</dataflow>
<dataflow id="258" from="_ssdm_op_Write.m_axi.i32P1A" to="write_ln41" fromId="257" toId="54">
</dataflow>
<dataflow id="259" from="gmem_addr" to="write_ln41" fromId="43" toId="54">
</dataflow>
<dataflow id="260" from="tmp_data_V_3" to="write_ln41" fromId="25" toId="54">
</dataflow>
<dataflow id="262" from="StgValue_261" to="write_ln41" fromId="261" toId="54">
</dataflow>
<dataflow id="264" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="263" toId="55">
</dataflow>
<dataflow id="265" from="gmem_addr" to="gmem_addr_2_resp" fromId="43" toId="55">
</dataflow>
<dataflow id="266" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="263" toId="56">
</dataflow>
<dataflow id="267" from="gmem_addr" to="gmem_addr_2_resp" fromId="43" toId="56">
</dataflow>
<dataflow id="268" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="263" toId="57">
</dataflow>
<dataflow id="269" from="gmem_addr" to="gmem_addr_2_resp" fromId="43" toId="57">
</dataflow>
<dataflow id="270" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="263" toId="58">
</dataflow>
<dataflow id="271" from="gmem_addr" to="gmem_addr_2_resp" fromId="43" toId="58">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="272" toId="59">
</dataflow>
<dataflow id="275" from="Coef_Read_Loop_VITIS_LOOP_39_1_str" to="specloopname_ln0" fromId="274" toId="59">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="276" toId="60">
</dataflow>
<dataflow id="279" from="StgValue_278" to="empty" fromId="278" toId="60">
</dataflow>
<dataflow id="280" from="StgValue_278" to="empty" fromId="278" toId="60">
</dataflow>
<dataflow id="281" from="StgValue_278" to="empty" fromId="278" toId="60">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecPipeline" to="specpipeline_ln40" fromId="282" toId="61">
</dataflow>
<dataflow id="284" from="StgValue_137" to="specpipeline_ln40" fromId="137" toId="61">
</dataflow>
<dataflow id="285" from="StgValue_120" to="specpipeline_ln40" fromId="120" toId="61">
</dataflow>
<dataflow id="286" from="StgValue_120" to="specpipeline_ln40" fromId="120" toId="61">
</dataflow>
<dataflow id="287" from="StgValue_120" to="specpipeline_ln40" fromId="120" toId="61">
</dataflow>
<dataflow id="288" from="empty_0" to="specpipeline_ln40" fromId="127" toId="61">
</dataflow>
<dataflow id="289" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="272" toId="62">
</dataflow>
<dataflow id="291" from="empty_13" to="specloopname_ln17" fromId="290" toId="62">
</dataflow>
<dataflow id="292" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem_addr_2_resp" fromId="263" toId="63">
</dataflow>
<dataflow id="293" from="gmem_addr" to="gmem_addr_2_resp" fromId="43" toId="63">
</dataflow>
<dataflow id="294" from="tmp_last_V" to="tmp_last_V_load" fromId="11" toId="65">
</dataflow>
<dataflow id="296" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="295" toId="66">
</dataflow>
<dataflow id="297" from="p_4_0_0_0112_phi_out" to="write_ln0" fromId="101" toId="66">
</dataflow>
<dataflow id="298" from="tmp_last_V_load" to="write_ln0" fromId="65" toId="66">
</dataflow>
<dataflow id="300" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln46" fromId="299" toId="67">
</dataflow>
<dataflow id="301" from="state_3_out" to="write_ln46" fromId="102" toId="67">
</dataflow>
<dataflow id="302" from="state_2" to="write_ln46" fromId="30" toId="67">
</dataflow>
<dataflow id="303" from="icmp_ln38" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="304" from="icmp_ln38" to="StgValue_8" fromId="31" toId="8">
</dataflow>
</dataflows>


</stg>
