<!DOCTYPE html>
<html lang="en">
  <head>    
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Material+Icons">
    <link rel="stylesheet" href="https://unpkg.com/bootstrap-material-design@4.0.0-beta.4/dist/css/bootstrap-material-design.min.css" integrity="sha384-R80DC0KVBO4GSTw+wZ5x2zn2pu4POSErBkf8/fSFhPXHxvHJydT0CSgAP2Yo2r4I" crossorigin="anonymous">
    <link rel="stylesheet" type="text/css" href="style.css">
    <title>Dr. Bishnu Prasad Das</title>
  </head>

  <body data-gr-c-s-loaded="true">
    <!--Content starts here-->
    <!-- Navigation bar -->
    <div class="container-fluid">
      <div class="row">
	<nav class="col-md-2 d-none d-md-block bg-light sidebar pt-3 top-margin-start">
	  <div class="sidebar-sticky">
	    <ul class="nav flex-column">
	      <li class="nav-item">
                <a class="nav-link active" href="./index.html">
                  Home <span class="sr-only">(current)</span>
                </a>
	      </li>
	      <li class="nav-item">
                <a class="nav-link active" href="./experiences.html">
                  Experiences <span class="sr-only"></span>
                </a>
	      </li>
	      <li class="nav-item">
                <a class="nav-link active" href="./teaching_and_publications.html">
                  <b>Teaching and Publication</b> <span class="sr-only"></span>
                </a>
	      </li>
	      <li class="nav-item">
                <a class="nav-link active" href="./people.html">
                  People <span class="sr-only"></span>
                </a>
	      </li>
	      <li class="nav-item">
                <a class="nav-link active" href="./contact.html">
                  Contact <span class="sr-only"></span>
                </a>
	      </li>

	    </ul>
	  </div>
	</nav>
	<!-- Define box containing owner's introduction and image -->
	<br>
	
	<main class="col-md-9 ml-sm-auto col-lg-10 px-4" role="main">    
	  <div class="tabular-content-padding">
	    <br>
	    <h2 class="bd-title">Teaching</h2>
	    <br>
	    <div class="content-panel">
	      <table class="table table-sm table-striped">
		<thead>
		  <th scope="col">Title</th>
		  <th scope="col">Course Code</th>
		  <th scope="col">Class Name</th>
		  <th scope="col">Semester</th>
		</thead>
		<tr>
		  <td>Analog VLSI Circuit Design</td>
		  <td>ECN-581</td>
		  <td>M.Tech., B.Tech IV, Ph.D</td>
		  <td>Autumn</td>
		</tr>
		<tr>
		  <td>VLSI Physical Design</td>
		  <td>ECN-591</td>
		  <td>M.Tech., B.Tech IV, Ph.D</td>
		  <td>Spring</td>
		</tr>
		<tr>
		  <td>Digital System Design</td>
		  <td>ECN-578</td>
		  <td>M.Tech., B.Tech IV, Ph.D</td>
		  <td>Autumn</td>
		</tr>
		<tr>
		  <td>IC Application Laboratory</td>
		  <td>ECN-351</td>
		  <td>B.Tech III</td>
		  <td>Autumn</td>
		</tr>
		<tr>
		  <td>Digital Electronic Circuits Laboratory</td>
		  <td>ECN-252</td>
		  <td>B.Tech II</td>
		  <td>Spring</td>
		</tr>
		<tr>
		  <td>Microelectronic Devices,Technology and Circuits</td>
		  <td>ECN-341</td>
		  <td>B.Tech III</td>
		  <td>Autumn</td>
		</tr>
		<tr>
		  <td>Training and Seminar</td>
		  <td>EC-491</td>
		  <td>B.Tech IV</td>
		  <td>Autumn</td>
		</tr>
	      </table>
	    </div>
	    <br>
	    <h2 class="bd-title">Publications</h2>
	    <div class="content-panel">
	      <ul>
		<h3>Patents</h3>
		
		<li>P1. Bharadwaj Amrutur and <b>Bishnu Prasad Das</b>, "Gate Delay Measurement Circuit and Method of Determining a Delay of a Logic Gate" US patent No. 8,224,604 B1 and date of Patent July 17, 2012. </li>
		<li>P2. Lawrence Pileggi, <b>Bishnu P. Das</b>, Kaushik Vaidyanathan, "Testing integrated circuits during split fabrication," Application No: PCT/US2015/012220, Publication no: WO2015160405 A3, Publication date, Dec 10, 2015.</li>
		
		<br>

		<h3>Journal Papers</h3>
		<li>J5. <b>Bishnu Prasad Das</b> and Hidetoshi Onodera, "Frequency-Independent Warning Detection Sequential for Dynamic Voltage and Frequency Scaling in ASICs," IEEE Transactions on Very Large Scale Integration Systems. (Accepted)</li>
		<li>J4. <b>Bishnu Prasad Das</b> and Hidetoshi Onodera, "On-chip Measurement of Rise/Fall Gate Delay Using Reconfigurable Ring Oscillator,"  IEEE Transactions on Circuits and Systems II, Vol. 61, No. 3, Mar 2014, pp. 183-187.</li>
		<li>J3. <b>Bishnu Prasad Das</b> and Hidetoshi Onodera, "Area-Efficient Reconfigurable-Array-Based Oscillator for Standard Cell Characterization," IET Circuits Devices Syst., Vol. 6, Iss. 6, pp. 429â€“436, Nov. 2012.</li>
		<li>J2. <b>Bishnu Prasad Das</b>, Bharadwaj Amrutur, H.S.Jamadagni, N.V.Arvind, V. Visvanathan, "Voltage and Temperature Aware SSTA Using Neural Network Delay Model," IEEE Transactions on Semiconductor Manufacturing, vol. 24, No. 4, pp. 533- 544, Nov. 2011.</li>
		<li>J1. <b>Bishnu Prasad Das</b>, Bharadwaj Amrutur, H.S.Jamadagni, N.V.Arvind, V. Visvanathan, "Within-Die Gate Delay Variability Measurement using Re-configurable Ring Oscillator," IEEE Transactions on Semiconductor Manufacturing, Vol. 22, No. 2, pp. 256-267, May 2009.</li>
		
		<br>
		
		<h3>Conference papers</h3>
		<li>C16. Swaati and <b>Bishnu Prasad Das</b>, " A 10T Subthreshold SRAM Cell with Minimal Bitline Switching for Ultra-low Power Applications",  21st International Symposium on VLSI Design and Test (VDAT), 2017, Roorkee, India.</li>
		<li>C15. Poorvi Jain and <b>Bishnu Prasad Das</b>, "Within-Die Threshold Voltage Variability Estimation Using Reconfigurable Ring Oscillator", IEEE VLSI Design conference, 2017, Hyderabad, India.</li>
		<li>C14. Govinda Sannena and <b>Bishnu Prasad Das</b>, "Area and Power-efficient Timing Error Predictor for Dynamic Voltage and Frequency Scaling Application,"  IEEE  International Symposium on Nanoelectronic and Information Systems (iNIS), December 19-21, 2016, Gwalior, India</li>
		<li>C13. Govinda Sannena and <b>Bishnu Prasad Das</b>, "A Metastability Immune Timing Error Masking FlipFlop for Dynamic Variation Tolerance," ACM GLSVLSI, Boston, USA, May, 2016.</li>
		<li>C12. Kaushik Vaidyanathan, Bishnu P Das and Larry Pileggi, "Detecting Reliability Attacks during Split Fabrication using Test-only BEOL Stack," IEEE/ACM Design Automation Conference (DAC), June, 2014</li>
		<li>C11. Kaushik Vaidyanathan, Bishnu P Das, Ekin Sumbul, Renzhi Liu, Larry Pileggi, "Building trusted ICs using split fabrication," IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2014</li>
		<li>C10.  <b>Bishnu Prasad Das</b> and Hidetoshi Onodera, "Reconfigurable Array-Based Area-Efficient Test Structure for Standard Cell Characterization," IEEE Twelfth Workshop on RTL and High Level Testing, 2011.</li>
		<li>C9. <b>Bishnu Prasad Das</b> and Hidetoshi Onodera, "Warning Prediction Sequential for Transient Error Prevention," IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems 2010.</li>
		<li>C8.  <b>Bishnu Prasad Das</b> and Hidetoshi Onodera, "Accurate Individual Gate Delay Measurement to Study Within-die Variations", IEICE Spring meeting, Sendai, Japan, March 2010</li>
		<li>C7.  <b>Bishnu Prasad Das</b>, "Delay Variability: Modeling and On-chip Measurement", PhD Forum, Design Automation & Test in Europe, Nice, France, April, 2009</li>
		<li>C6.  <b>Bishnu Prasad Das</b>, Bharadwaj Amrutur, H.S.Jamadagni, N.V.Arvind, V. Visvanathan, "Within-Die Gate Delay Variability Measurement using Re-configurable Ring Oscillator", IEEE Custom Integrated Circuits Conference (CICC), San Jose, USA, September 2008.</li>
		<li>C5.  <b>Bishnu Prasad Das</b>, Janakiraman V, B Amrutur, H.S. Jamadagni, N.V. Arvind, "Voltage and Temperature Scalable Gate Delay and Slew Models Including Intra-Gate Variations", IEEE VLSI Design Conference, Hyderabad, India, Jan 2008</li>
		<li>C4. Janakiraman V, <b>Bishnu Prasad Das</b>, B Amrutur, "Voltage and temperature scalable standard cell leakage models based on stacks for statistical leakage characterization", IEEE VLSI Design Conference, Hyderabad, India, Jan 2008.</li>
		<li>C3.  <b>Bishnu Prasad Das</b>, Bharadwaj Amrutur, H S Jamadagni "Voltage scalable statistical gate delay models using neural networks", 11th IEEE VLSI Design And Test Symposium, Kolkota, India, 2007.</li>
		<li>C2.  Janakiraman, <b>Bishnu Prasad Das</b>, Vish Visvanathan and B. Amrutur, "Leakage modeling of logic gates considering effect of input vectors", 11th IEEE VLSI Design And Test Symposium, Kolkota, India, 2007</li>
		<li>C1. <b>Bishnu Prasad Das</b>, Bharadwaj Amrutur, H.S.Jamadagni, "Critical Path Modeling for Dynamic Voltage Scaling (DVS) in Low Power Applications", 10th IEEE VLSI Design and Test Symposium, Goa, India, 2006.</li>
	    </div>
	    </main>
	    
	    <!-- Scripts for animations -->
	    <script src="https://code.jquery.com/jquery-3.2.1.slim.min.js" integrity="sha384-KJ3o2DKtIkvYIK3UENzmM7KCkRr/rE9/Qpg6aAZGJwFDMVNA/GpGFF93hXpG5KkN" crossorigin="anonymous"></script>
	    <script src="https://unpkg.com/popper.js@1.12.6/dist/umd/popper.js" integrity="sha384-fA23ZRQ3G/J53mElWqVJEGJzU0sTs+SvzG8fXVWP+kJQ1lwFAOkcUOysnlKJC33U" crossorigin="anonymous"></script>
	    <script src="https://unpkg.com/bootstrap-material-design@4.0.0-beta.4/dist/js/bootstrap-material-design.js" integrity="sha384-3xciOSDAlaXneEmyOo0ME/2grfpqzhhTcM4cE32Ce9+8DW/04AGoTACzQpphYGYe" crossorigin="anonymous"></script>
	    <script>$(document).ready(function() { $('body').bootstrapMaterialDesign(); });</script>
  </body>
  
