
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={16,1,0,24}                            Premise(F2)
	S3= CP0[EPC]=epc                                            Premise(F3)
	S4= [PIDReg]=a                                              Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.EPC=epc                                             CP0-Read-EPC(S3)
	S8= PIDReg.Out=a                                            PIDReg-Out(S4)
	S9= PIDReg.Out1_0={a}[1:0]                                  PIDReg-Out(S4)
	S10= PIDReg.Out4_0={a}[4:0]                                 PIDReg-Out(S4)
	S11= PC.Out=>IMem.RAddr                                     Premise(F5)
	S12= IMem.RAddr=addr                                        Path(S6,S11)
	S13= CP0.ASID=>IMem.ASID                                    Premise(F6)
	S14= IMem.ASID=pid                                          Path(S5,S13)
	S15= IMem.Out={16,1,0,24}                                   IMem-Read(S14,S12,S2)
	S16= IMem.Out=>FU.IR_IF                                     Premise(F7)
	S17= FU.IR_IF={16,1,0,24}                                   Path(S15,S16)
	S18= IMem.Out=>IR_ID.In                                     Premise(F8)
	S19= IR_ID.In={16,1,0,24}                                   Path(S15,S18)
	S20= FU.Halt_IF=>CU_IF.Halt                                 Premise(F9)
	S21= FU.Bub_IF=>CU_IF.Bub                                   Premise(F10)
	S22= IR_ID.Out=>FU.IR_ID                                    Premise(F11)
	S23= IR_ID.Out31_26=>CU_ID.Op                               Premise(F12)
	S24= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F13)
	S25= IR_ID.Out=>IR_EX.In                                    Premise(F14)
	S26= FU.Halt_ID=>CU_ID.Halt                                 Premise(F15)
	S27= FU.Bub_ID=>CU_ID.Bub                                   Premise(F16)
	S28= IR_EX.Out=>FU.IR_EX                                    Premise(F17)
	S29= IR_EX.Out31_26=>CU_EX.Op                               Premise(F18)
	S30= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F19)
	S31= IR_EX.Out=>IR_MEM.In                                   Premise(F20)
	S32= IR_MEM.Out=>FU.IR_MEM                                  Premise(F21)
	S33= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F22)
	S34= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F23)
	S35= IR_MEM.Out=>IR_WB.In                                   Premise(F24)
	S36= IR_WB.Out=>FU.IR_WB                                    Premise(F25)
	S37= IR_WB.Out31_26=>CU_WB.Op                               Premise(F26)
	S38= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F27)
	S39= PIDReg.Out=>CP0.ASIDIn                                 Premise(F28)
	S40= CP0.ASIDIn=a                                           Path(S8,S39)
	S41= CP0.EPC=>PC.In                                         Premise(F29)
	S42= PC.In=epc                                              Path(S7,S41)
	S43= CtrlPC=0                                               Premise(F30)
	S44= CtrlPCInc=1                                            Premise(F31)
	S45= PC[Out]=addr+4                                         PC-Inc(S1,S43,S44)
	S46= PC[CIA]=addr                                           PC-Inc(S1,S43,S44)
	S47= CtrlIMem=0                                             Premise(F32)
	S48= IMem[{pid,addr}]={16,1,0,24}                           IMem-Hold(S2,S47)
	S49= CtrlASIDIn=0                                           Premise(F33)
	S50= CtrlCP0=0                                              Premise(F34)
	S51= CP0[ASID]=pid                                          CP0-Hold(S0,S50)
	S52= CP0[EPC]=epc                                           CP0-Hold(S3,S50)
	S53= CtrlEPCIn=0                                            Premise(F35)
	S54= CtrlExCodeIn=0                                         Premise(F36)
	S55= CtrlIR_ID=1                                            Premise(F37)
	S56= [IR_ID]={16,1,0,24}                                    IR_ID-Write(S19,S55)
	S57= CtrlIR_EX=0                                            Premise(F38)
	S58= CtrlIR_MEM=0                                           Premise(F39)
	S59= CtrlIR_WB=0                                            Premise(F40)
	S60= CtrlPIDReg=0                                           Premise(F41)
	S61= [PIDReg]=a                                             PIDReg-Hold(S4,S60)

ID	S62= PC.Out=addr+4                                          PC-Out(S45)
	S63= PC.CIA=addr                                            PC-Out(S46)
	S64= PC.CIA31_28=addr[31:28]                                PC-Out(S46)
	S65= CP0.ASID=pid                                           CP0-Read-ASID(S51)
	S66= CP0.EPC=epc                                            CP0-Read-EPC(S52)
	S67= IR_ID.Out={16,1,0,24}                                  IR-Out(S56)
	S68= IR_ID.Out31_26=16                                      IR-Out(S56)
	S69= IR_ID.Out25=1                                          IR-Out(S56)
	S70= IR_ID.Out24_6=0                                        IR-Out(S56)
	S71= IR_ID.Out5_0=24                                        IR-Out(S56)
	S72= PIDReg.Out=a                                           PIDReg-Out(S61)
	S73= PIDReg.Out1_0={a}[1:0]                                 PIDReg-Out(S61)
	S74= PIDReg.Out4_0={a}[4:0]                                 PIDReg-Out(S61)
	S75= PC.Out=>IMem.RAddr                                     Premise(F42)
	S76= IMem.RAddr=addr+4                                      Path(S62,S75)
	S77= CP0.ASID=>IMem.ASID                                    Premise(F43)
	S78= IMem.ASID=pid                                          Path(S65,S77)
	S79= IMem.Out=>FU.IR_IF                                     Premise(F44)
	S80= IMem.Out=>IR_ID.In                                     Premise(F45)
	S81= FU.Halt_IF=>CU_IF.Halt                                 Premise(F46)
	S82= FU.Bub_IF=>CU_IF.Bub                                   Premise(F47)
	S83= IR_ID.Out=>FU.IR_ID                                    Premise(F48)
	S84= FU.IR_ID={16,1,0,24}                                   Path(S67,S83)
	S85= IR_ID.Out31_26=>CU_ID.Op                               Premise(F49)
	S86= CU_ID.Op=16                                            Path(S68,S85)
	S87= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F50)
	S88= CU_ID.IRFunc=24                                        Path(S71,S87)
	S89= IR_ID.Out=>IR_EX.In                                    Premise(F51)
	S90= IR_EX.In={16,1,0,24}                                   Path(S67,S89)
	S91= FU.Halt_ID=>CU_ID.Halt                                 Premise(F52)
	S92= FU.Bub_ID=>CU_ID.Bub                                   Premise(F53)
	S93= FU.InID1_RReg=5'b00000                                 Premise(F54)
	S94= FU.InID2_RReg=5'b00000                                 Premise(F55)
	S95= IR_EX.Out=>FU.IR_EX                                    Premise(F56)
	S96= IR_EX.Out31_26=>CU_EX.Op                               Premise(F57)
	S97= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F58)
	S98= IR_EX.Out=>IR_MEM.In                                   Premise(F59)
	S99= IR_MEM.Out=>FU.IR_MEM                                  Premise(F60)
	S100= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F61)
	S101= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F62)
	S102= IR_MEM.Out=>IR_WB.In                                  Premise(F63)
	S103= IR_WB.Out=>FU.IR_WB                                   Premise(F64)
	S104= IR_WB.Out31_26=>CU_WB.Op                              Premise(F65)
	S105= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F66)
	S106= PIDReg.Out=>CP0.ASIDIn                                Premise(F67)
	S107= CP0.ASIDIn=a                                          Path(S72,S106)
	S108= CP0.EPC=>PC.In                                        Premise(F68)
	S109= PC.In=epc                                             Path(S66,S108)
	S110= CtrlPC=0                                              Premise(F69)
	S111= CtrlPCInc=0                                           Premise(F70)
	S112= PC[CIA]=addr                                          PC-Hold(S46,S111)
	S113= PC[Out]=addr+4                                        PC-Hold(S45,S110,S111)
	S114= CtrlIMem=0                                            Premise(F71)
	S115= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S48,S114)
	S116= CtrlASIDIn=0                                          Premise(F72)
	S117= CtrlCP0=0                                             Premise(F73)
	S118= CP0[ASID]=pid                                         CP0-Hold(S51,S117)
	S119= CP0[EPC]=epc                                          CP0-Hold(S52,S117)
	S120= CtrlEPCIn=0                                           Premise(F74)
	S121= CtrlExCodeIn=0                                        Premise(F75)
	S122= CtrlIR_ID=0                                           Premise(F76)
	S123= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S56,S122)
	S124= CtrlIR_EX=1                                           Premise(F77)
	S125= [IR_EX]={16,1,0,24}                                   IR_EX-Write(S90,S124)
	S126= CtrlIR_MEM=0                                          Premise(F78)
	S127= CtrlIR_WB=0                                           Premise(F79)
	S128= CtrlPIDReg=0                                          Premise(F80)
	S129= [PIDReg]=a                                            PIDReg-Hold(S61,S128)

EX	S130= PC.CIA=addr                                           PC-Out(S112)
	S131= PC.CIA31_28=addr[31:28]                               PC-Out(S112)
	S132= PC.Out=addr+4                                         PC-Out(S113)
	S133= CP0.ASID=pid                                          CP0-Read-ASID(S118)
	S134= CP0.EPC=epc                                           CP0-Read-EPC(S119)
	S135= IR_ID.Out={16,1,0,24}                                 IR-Out(S123)
	S136= IR_ID.Out31_26=16                                     IR-Out(S123)
	S137= IR_ID.Out25=1                                         IR-Out(S123)
	S138= IR_ID.Out24_6=0                                       IR-Out(S123)
	S139= IR_ID.Out5_0=24                                       IR-Out(S123)
	S140= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S125)
	S141= IR_EX.Out31_26=16                                     IR_EX-Out(S125)
	S142= IR_EX.Out25=1                                         IR_EX-Out(S125)
	S143= IR_EX.Out24_6=0                                       IR_EX-Out(S125)
	S144= IR_EX.Out5_0=24                                       IR_EX-Out(S125)
	S145= PIDReg.Out=a                                          PIDReg-Out(S129)
	S146= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S129)
	S147= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S129)
	S148= PC.Out=>IMem.RAddr                                    Premise(F81)
	S149= IMem.RAddr=addr+4                                     Path(S132,S148)
	S150= CP0.ASID=>IMem.ASID                                   Premise(F82)
	S151= IMem.ASID=pid                                         Path(S133,S150)
	S152= IMem.Out=>FU.IR_IF                                    Premise(F83)
	S153= IMem.Out=>IR_ID.In                                    Premise(F84)
	S154= FU.Halt_IF=>CU_IF.Halt                                Premise(F85)
	S155= FU.Bub_IF=>CU_IF.Bub                                  Premise(F86)
	S156= IR_ID.Out=>FU.IR_ID                                   Premise(F87)
	S157= FU.IR_ID={16,1,0,24}                                  Path(S135,S156)
	S158= IR_ID.Out31_26=>CU_ID.Op                              Premise(F88)
	S159= CU_ID.Op=16                                           Path(S136,S158)
	S160= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F89)
	S161= CU_ID.IRFunc=24                                       Path(S139,S160)
	S162= IR_ID.Out=>IR_EX.In                                   Premise(F90)
	S163= IR_EX.In={16,1,0,24}                                  Path(S135,S162)
	S164= FU.Halt_ID=>CU_ID.Halt                                Premise(F91)
	S165= FU.Bub_ID=>CU_ID.Bub                                  Premise(F92)
	S166= IR_EX.Out=>FU.IR_EX                                   Premise(F93)
	S167= FU.IR_EX={16,1,0,24}                                  Path(S140,S166)
	S168= IR_EX.Out31_26=>CU_EX.Op                              Premise(F94)
	S169= CU_EX.Op=16                                           Path(S141,S168)
	S170= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F95)
	S171= CU_EX.IRFunc=24                                       Path(S144,S170)
	S172= IR_EX.Out=>IR_MEM.In                                  Premise(F96)
	S173= IR_MEM.In={16,1,0,24}                                 Path(S140,S172)
	S174= FU.InEX_WReg=5'b00000                                 Premise(F97)
	S175= IR_MEM.Out=>FU.IR_MEM                                 Premise(F98)
	S176= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F99)
	S177= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F100)
	S178= IR_MEM.Out=>IR_WB.In                                  Premise(F101)
	S179= IR_WB.Out=>FU.IR_WB                                   Premise(F102)
	S180= IR_WB.Out31_26=>CU_WB.Op                              Premise(F103)
	S181= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F104)
	S182= PIDReg.Out=>CP0.ASIDIn                                Premise(F105)
	S183= CP0.ASIDIn=a                                          Path(S145,S182)
	S184= CP0.EPC=>PC.In                                        Premise(F106)
	S185= PC.In=epc                                             Path(S134,S184)
	S186= CtrlPC=0                                              Premise(F107)
	S187= CtrlPCInc=0                                           Premise(F108)
	S188= PC[CIA]=addr                                          PC-Hold(S112,S187)
	S189= PC[Out]=addr+4                                        PC-Hold(S113,S186,S187)
	S190= CtrlIMem=0                                            Premise(F109)
	S191= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S115,S190)
	S192= CtrlASIDIn=0                                          Premise(F110)
	S193= CtrlCP0=0                                             Premise(F111)
	S194= CP0[ASID]=pid                                         CP0-Hold(S118,S193)
	S195= CP0[EPC]=epc                                          CP0-Hold(S119,S193)
	S196= CtrlEPCIn=0                                           Premise(F112)
	S197= CtrlExCodeIn=0                                        Premise(F113)
	S198= CtrlIR_ID=0                                           Premise(F114)
	S199= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S123,S198)
	S200= CtrlIR_EX=0                                           Premise(F115)
	S201= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S125,S200)
	S202= CtrlIR_MEM=1                                          Premise(F116)
	S203= [IR_MEM]={16,1,0,24}                                  IR_MEM-Write(S173,S202)
	S204= CtrlIR_WB=0                                           Premise(F117)
	S205= CtrlPIDReg=0                                          Premise(F118)
	S206= [PIDReg]=a                                            PIDReg-Hold(S129,S205)

MEM	S207= PC.CIA=addr                                           PC-Out(S188)
	S208= PC.CIA31_28=addr[31:28]                               PC-Out(S188)
	S209= PC.Out=addr+4                                         PC-Out(S189)
	S210= CP0.ASID=pid                                          CP0-Read-ASID(S194)
	S211= CP0.EPC=epc                                           CP0-Read-EPC(S195)
	S212= IR_ID.Out={16,1,0,24}                                 IR-Out(S199)
	S213= IR_ID.Out31_26=16                                     IR-Out(S199)
	S214= IR_ID.Out25=1                                         IR-Out(S199)
	S215= IR_ID.Out24_6=0                                       IR-Out(S199)
	S216= IR_ID.Out5_0=24                                       IR-Out(S199)
	S217= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S201)
	S218= IR_EX.Out31_26=16                                     IR_EX-Out(S201)
	S219= IR_EX.Out25=1                                         IR_EX-Out(S201)
	S220= IR_EX.Out24_6=0                                       IR_EX-Out(S201)
	S221= IR_EX.Out5_0=24                                       IR_EX-Out(S201)
	S222= IR_MEM.Out={16,1,0,24}                                IR_MEM-Out(S203)
	S223= IR_MEM.Out31_26=16                                    IR_MEM-Out(S203)
	S224= IR_MEM.Out25=1                                        IR_MEM-Out(S203)
	S225= IR_MEM.Out24_6=0                                      IR_MEM-Out(S203)
	S226= IR_MEM.Out5_0=24                                      IR_MEM-Out(S203)
	S227= PIDReg.Out=a                                          PIDReg-Out(S206)
	S228= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S206)
	S229= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S206)
	S230= PC.Out=>IMem.RAddr                                    Premise(F119)
	S231= IMem.RAddr=addr+4                                     Path(S209,S230)
	S232= CP0.ASID=>IMem.ASID                                   Premise(F120)
	S233= IMem.ASID=pid                                         Path(S210,S232)
	S234= IMem.Out=>FU.IR_IF                                    Premise(F121)
	S235= IMem.Out=>IR_ID.In                                    Premise(F122)
	S236= FU.Halt_IF=>CU_IF.Halt                                Premise(F123)
	S237= FU.Bub_IF=>CU_IF.Bub                                  Premise(F124)
	S238= IR_ID.Out=>FU.IR_ID                                   Premise(F125)
	S239= FU.IR_ID={16,1,0,24}                                  Path(S212,S238)
	S240= IR_ID.Out31_26=>CU_ID.Op                              Premise(F126)
	S241= CU_ID.Op=16                                           Path(S213,S240)
	S242= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F127)
	S243= CU_ID.IRFunc=24                                       Path(S216,S242)
	S244= IR_ID.Out=>IR_EX.In                                   Premise(F128)
	S245= IR_EX.In={16,1,0,24}                                  Path(S212,S244)
	S246= FU.Halt_ID=>CU_ID.Halt                                Premise(F129)
	S247= FU.Bub_ID=>CU_ID.Bub                                  Premise(F130)
	S248= IR_EX.Out=>FU.IR_EX                                   Premise(F131)
	S249= FU.IR_EX={16,1,0,24}                                  Path(S217,S248)
	S250= IR_EX.Out31_26=>CU_EX.Op                              Premise(F132)
	S251= CU_EX.Op=16                                           Path(S218,S250)
	S252= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F133)
	S253= CU_EX.IRFunc=24                                       Path(S221,S252)
	S254= IR_EX.Out=>IR_MEM.In                                  Premise(F134)
	S255= IR_MEM.In={16,1,0,24}                                 Path(S217,S254)
	S256= IR_MEM.Out=>FU.IR_MEM                                 Premise(F135)
	S257= FU.IR_MEM={16,1,0,24}                                 Path(S222,S256)
	S258= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F136)
	S259= CU_MEM.Op=16                                          Path(S223,S258)
	S260= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F137)
	S261= CU_MEM.IRFunc=24                                      Path(S226,S260)
	S262= IR_MEM.Out=>IR_WB.In                                  Premise(F138)
	S263= IR_WB.In={16,1,0,24}                                  Path(S222,S262)
	S264= FU.InMEM_WReg=5'b00000                                Premise(F139)
	S265= IR_WB.Out=>FU.IR_WB                                   Premise(F140)
	S266= IR_WB.Out31_26=>CU_WB.Op                              Premise(F141)
	S267= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F142)
	S268= PIDReg.Out=>CP0.ASIDIn                                Premise(F143)
	S269= CP0.ASIDIn=a                                          Path(S227,S268)
	S270= CP0.EPC=>PC.In                                        Premise(F144)
	S271= PC.In=epc                                             Path(S211,S270)
	S272= CtrlPC=0                                              Premise(F145)
	S273= CtrlPCInc=0                                           Premise(F146)
	S274= PC[CIA]=addr                                          PC-Hold(S188,S273)
	S275= PC[Out]=addr+4                                        PC-Hold(S189,S272,S273)
	S276= CtrlIMem=0                                            Premise(F147)
	S277= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S191,S276)
	S278= CtrlASIDIn=0                                          Premise(F148)
	S279= CtrlCP0=0                                             Premise(F149)
	S280= CP0[ASID]=pid                                         CP0-Hold(S194,S279)
	S281= CP0[EPC]=epc                                          CP0-Hold(S195,S279)
	S282= CtrlEPCIn=0                                           Premise(F150)
	S283= CtrlExCodeIn=0                                        Premise(F151)
	S284= CtrlIR_ID=0                                           Premise(F152)
	S285= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S199,S284)
	S286= CtrlIR_EX=0                                           Premise(F153)
	S287= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S201,S286)
	S288= CtrlIR_MEM=0                                          Premise(F154)
	S289= [IR_MEM]={16,1,0,24}                                  IR_MEM-Hold(S203,S288)
	S290= CtrlIR_WB=1                                           Premise(F155)
	S291= [IR_WB]={16,1,0,24}                                   IR_WB-Write(S263,S290)
	S292= CtrlPIDReg=0                                          Premise(F156)
	S293= [PIDReg]=a                                            PIDReg-Hold(S206,S292)

WB	S294= PC.CIA=addr                                           PC-Out(S274)
	S295= PC.CIA31_28=addr[31:28]                               PC-Out(S274)
	S296= PC.Out=addr+4                                         PC-Out(S275)
	S297= CP0.ASID=pid                                          CP0-Read-ASID(S280)
	S298= CP0.EPC=epc                                           CP0-Read-EPC(S281)
	S299= IR_ID.Out={16,1,0,24}                                 IR-Out(S285)
	S300= IR_ID.Out31_26=16                                     IR-Out(S285)
	S301= IR_ID.Out25=1                                         IR-Out(S285)
	S302= IR_ID.Out24_6=0                                       IR-Out(S285)
	S303= IR_ID.Out5_0=24                                       IR-Out(S285)
	S304= IR_EX.Out={16,1,0,24}                                 IR_EX-Out(S287)
	S305= IR_EX.Out31_26=16                                     IR_EX-Out(S287)
	S306= IR_EX.Out25=1                                         IR_EX-Out(S287)
	S307= IR_EX.Out24_6=0                                       IR_EX-Out(S287)
	S308= IR_EX.Out5_0=24                                       IR_EX-Out(S287)
	S309= IR_MEM.Out={16,1,0,24}                                IR_MEM-Out(S289)
	S310= IR_MEM.Out31_26=16                                    IR_MEM-Out(S289)
	S311= IR_MEM.Out25=1                                        IR_MEM-Out(S289)
	S312= IR_MEM.Out24_6=0                                      IR_MEM-Out(S289)
	S313= IR_MEM.Out5_0=24                                      IR_MEM-Out(S289)
	S314= IR_WB.Out={16,1,0,24}                                 IR-Out(S291)
	S315= IR_WB.Out31_26=16                                     IR-Out(S291)
	S316= IR_WB.Out25=1                                         IR-Out(S291)
	S317= IR_WB.Out24_6=0                                       IR-Out(S291)
	S318= IR_WB.Out5_0=24                                       IR-Out(S291)
	S319= PIDReg.Out=a                                          PIDReg-Out(S293)
	S320= PIDReg.Out1_0={a}[1:0]                                PIDReg-Out(S293)
	S321= PIDReg.Out4_0={a}[4:0]                                PIDReg-Out(S293)
	S322= PC.Out=>IMem.RAddr                                    Premise(F157)
	S323= IMem.RAddr=addr+4                                     Path(S296,S322)
	S324= CP0.ASID=>IMem.ASID                                   Premise(F158)
	S325= IMem.ASID=pid                                         Path(S297,S324)
	S326= IMem.Out=>FU.IR_IF                                    Premise(F159)
	S327= IMem.Out=>IR_ID.In                                    Premise(F160)
	S328= FU.Halt_IF=>CU_IF.Halt                                Premise(F161)
	S329= FU.Bub_IF=>CU_IF.Bub                                  Premise(F162)
	S330= IR_ID.Out=>FU.IR_ID                                   Premise(F163)
	S331= FU.IR_ID={16,1,0,24}                                  Path(S299,S330)
	S332= IR_ID.Out31_26=>CU_ID.Op                              Premise(F164)
	S333= CU_ID.Op=16                                           Path(S300,S332)
	S334= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F165)
	S335= CU_ID.IRFunc=24                                       Path(S303,S334)
	S336= IR_ID.Out=>IR_EX.In                                   Premise(F166)
	S337= IR_EX.In={16,1,0,24}                                  Path(S299,S336)
	S338= FU.Halt_ID=>CU_ID.Halt                                Premise(F167)
	S339= FU.Bub_ID=>CU_ID.Bub                                  Premise(F168)
	S340= IR_EX.Out=>FU.IR_EX                                   Premise(F169)
	S341= FU.IR_EX={16,1,0,24}                                  Path(S304,S340)
	S342= IR_EX.Out31_26=>CU_EX.Op                              Premise(F170)
	S343= CU_EX.Op=16                                           Path(S305,S342)
	S344= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F171)
	S345= CU_EX.IRFunc=24                                       Path(S308,S344)
	S346= IR_EX.Out=>IR_MEM.In                                  Premise(F172)
	S347= IR_MEM.In={16,1,0,24}                                 Path(S304,S346)
	S348= IR_MEM.Out=>FU.IR_MEM                                 Premise(F173)
	S349= FU.IR_MEM={16,1,0,24}                                 Path(S309,S348)
	S350= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F174)
	S351= CU_MEM.Op=16                                          Path(S310,S350)
	S352= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F175)
	S353= CU_MEM.IRFunc=24                                      Path(S313,S352)
	S354= IR_MEM.Out=>IR_WB.In                                  Premise(F176)
	S355= IR_WB.In={16,1,0,24}                                  Path(S309,S354)
	S356= IR_WB.Out=>FU.IR_WB                                   Premise(F177)
	S357= FU.IR_WB={16,1,0,24}                                  Path(S314,S356)
	S358= IR_WB.Out31_26=>CU_WB.Op                              Premise(F178)
	S359= CU_WB.Op=16                                           Path(S315,S358)
	S360= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F179)
	S361= CU_WB.IRFunc=24                                       Path(S318,S360)
	S362= PIDReg.Out=>CP0.ASIDIn                                Premise(F180)
	S363= CP0.ASIDIn=a                                          Path(S319,S362)
	S364= CP0.EPC=>PC.In                                        Premise(F181)
	S365= PC.In=epc                                             Path(S298,S364)
	S366= FU.InWB_WReg=5'b00000                                 Premise(F182)
	S367= CtrlPC=1                                              Premise(F183)
	S368= CtrlPCInc=0                                           Premise(F184)
	S369= PC[CIA]=addr                                          PC-Hold(S274,S368)
	S370= PC[Out]=epc                                           PC-Write(S365,S367,S368)
	S371= CtrlIMem=0                                            Premise(F185)
	S372= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S277,S371)
	S373= CtrlASIDIn=1                                          Premise(F186)
	S374= CP0[ASID]=a                                           CP0-Write-ASID(S363,S373)
	S375= CtrlCP0=0                                             Premise(F187)
	S376= CtrlEPCIn=0                                           Premise(F188)
	S377= CtrlExCodeIn=0                                        Premise(F189)
	S378= CtrlIR_ID=0                                           Premise(F190)
	S379= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S285,S378)
	S380= CtrlIR_EX=0                                           Premise(F191)
	S381= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S287,S380)
	S382= CtrlIR_MEM=0                                          Premise(F192)
	S383= [IR_MEM]={16,1,0,24}                                  IR_MEM-Hold(S289,S382)
	S384= CtrlIR_WB=0                                           Premise(F193)
	S385= [IR_WB]={16,1,0,24}                                   IR_WB-Hold(S291,S384)
	S386= CtrlPIDReg=0                                          Premise(F194)
	S387= [PIDReg]=a                                            PIDReg-Hold(S293,S386)

POST	S369= PC[CIA]=addr                                          PC-Hold(S274,S368)
	S370= PC[Out]=epc                                           PC-Write(S365,S367,S368)
	S372= IMem[{pid,addr}]={16,1,0,24}                          IMem-Hold(S277,S371)
	S374= CP0[ASID]=a                                           CP0-Write-ASID(S363,S373)
	S379= [IR_ID]={16,1,0,24}                                   IR_ID-Hold(S285,S378)
	S381= [IR_EX]={16,1,0,24}                                   IR_EX-Hold(S287,S380)
	S383= [IR_MEM]={16,1,0,24}                                  IR_MEM-Hold(S289,S382)
	S385= [IR_WB]={16,1,0,24}                                   IR_WB-Hold(S291,S384)
	S387= [PIDReg]=a                                            PIDReg-Hold(S293,S386)

