#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x245b6c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x246f950 .scope module, "tb" "tb" 3 118;
 .timescale -12 -12;
L_0x245e840 .functor NOT 1, L_0x24cc230, C4<0>, C4<0>, C4<0>;
L_0x2459b80 .functor XOR 3, L_0x24cbd30, L_0x24cbf80, C4<000>, C4<000>;
L_0x245a220 .functor XOR 3, L_0x2459b80, L_0x24cc0c0, C4<000>, C4<000>;
v0x24b9d40_0 .net *"_ivl_10", 2 0, L_0x24cc0c0;  1 drivers
v0x24b9e40_0 .net *"_ivl_12", 2 0, L_0x245a220;  1 drivers
v0x24b9f20_0 .net *"_ivl_2", 2 0, L_0x24cbc90;  1 drivers
v0x24b9fe0_0 .net *"_ivl_4", 2 0, L_0x24cbd30;  1 drivers
v0x24ba0c0_0 .net *"_ivl_6", 2 0, L_0x24cbf80;  1 drivers
v0x24ba1f0_0 .net *"_ivl_8", 2 0, L_0x2459b80;  1 drivers
v0x24ba2d0_0 .net "aaah_dut", 0 0, v0x24b91e0_0;  1 drivers
v0x24ba370_0 .net "aaah_ref", 0 0, L_0x2459920;  1 drivers
v0x24ba410_0 .net "areset", 0 0, L_0x24596e0;  1 drivers
v0x24ba540_0 .net "bump_left", 0 0, v0x24b85c0_0;  1 drivers
v0x24ba5e0_0 .net "bump_right", 0 0, v0x24b8660_0;  1 drivers
v0x24ba680_0 .var "clk", 0 0;
v0x24ba720_0 .net "ground", 0 0, v0x24b87a0_0;  1 drivers
v0x24ba7c0_0 .var/2u "stats1", 287 0;
v0x24ba860_0 .var/2u "strobe", 0 0;
v0x24ba920_0 .net "tb_match", 0 0, L_0x24cc230;  1 drivers
v0x24ba9c0_0 .net "tb_mismatch", 0 0, L_0x245e840;  1 drivers
v0x24bab70_0 .net "walk_left_dut", 0 0, v0x24b9860_0;  1 drivers
v0x24bac10_0 .net "walk_left_ref", 0 0, L_0x24cb190;  1 drivers
v0x24bacb0_0 .net "walk_right_dut", 0 0, v0x24b9920_0;  1 drivers
v0x24bad80_0 .net "walk_right_ref", 0 0, L_0x24cb460;  1 drivers
v0x24bae50_0 .net "wavedrom_enable", 0 0, v0x24b89d0_0;  1 drivers
v0x24baf20_0 .net "wavedrom_title", 511 0, v0x24b8a70_0;  1 drivers
L_0x24cbc90 .concat [ 1 1 1 0], L_0x2459920, L_0x24cb460, L_0x24cb190;
L_0x24cbd30 .concat [ 1 1 1 0], L_0x2459920, L_0x24cb460, L_0x24cb190;
L_0x24cbf80 .concat [ 1 1 1 0], v0x24b91e0_0, v0x24b9920_0, v0x24b9860_0;
L_0x24cc0c0 .concat [ 1 1 1 0], L_0x2459920, L_0x24cb460, L_0x24cb190;
L_0x24cc230 .cmp/eeq 3, L_0x24cbc90, L_0x245a220;
S_0x246fae0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x246f950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_0x248fc00 .param/l "FALLL" 0 3 14, +C4<00000000000000000000000000000010>;
P_0x248fc40 .param/l "FALLR" 0 3 14, +C4<00000000000000000000000000000011>;
P_0x248fc80 .param/l "WL" 0 3 14, +C4<00000000000000000000000000000000>;
P_0x248fcc0 .param/l "WR" 0 3 14, +C4<00000000000000000000000000000001>;
L_0x2459920 .functor OR 1, L_0x24cb760, L_0x24cba10, C4<0>, C4<0>;
v0x245e0c0_0 .net *"_ivl_0", 31 0, L_0x24bb020;  1 drivers
L_0x7fe7970ac0a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x245e5b0_0 .net *"_ivl_11", 29 0, L_0x7fe7970ac0a8;  1 drivers
L_0x7fe7970ac0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x245e950_0 .net/2u *"_ivl_12", 31 0, L_0x7fe7970ac0f0;  1 drivers
v0x2459750_0 .net *"_ivl_16", 31 0, L_0x24cb620;  1 drivers
L_0x7fe7970ac138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2459990_0 .net *"_ivl_19", 29 0, L_0x7fe7970ac138;  1 drivers
L_0x7fe7970ac180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x2459bf0_0 .net/2u *"_ivl_20", 31 0, L_0x7fe7970ac180;  1 drivers
v0x245a370_0 .net *"_ivl_22", 0 0, L_0x24cb760;  1 drivers
v0x24b6800_0 .net *"_ivl_24", 31 0, L_0x24cb8e0;  1 drivers
L_0x7fe7970ac1c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24b68e0_0 .net *"_ivl_27", 29 0, L_0x7fe7970ac1c8;  1 drivers
L_0x7fe7970ac210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x24b69c0_0 .net/2u *"_ivl_28", 31 0, L_0x7fe7970ac210;  1 drivers
L_0x7fe7970ac018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24b6aa0_0 .net *"_ivl_3", 29 0, L_0x7fe7970ac018;  1 drivers
v0x24b6b80_0 .net *"_ivl_30", 0 0, L_0x24cba10;  1 drivers
L_0x7fe7970ac060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x24b6c40_0 .net/2u *"_ivl_4", 31 0, L_0x7fe7970ac060;  1 drivers
v0x24b6d20_0 .net *"_ivl_8", 31 0, L_0x24cb320;  1 drivers
v0x24b6e00_0 .net "aaah", 0 0, L_0x2459920;  alias, 1 drivers
v0x24b6ec0_0 .net "areset", 0 0, L_0x24596e0;  alias, 1 drivers
v0x24b6f80_0 .net "bump_left", 0 0, v0x24b85c0_0;  alias, 1 drivers
v0x24b7150_0 .net "bump_right", 0 0, v0x24b8660_0;  alias, 1 drivers
v0x24b7210_0 .net "clk", 0 0, v0x24ba680_0;  1 drivers
v0x24b72d0_0 .net "ground", 0 0, v0x24b87a0_0;  alias, 1 drivers
v0x24b7390_0 .var "next", 1 0;
v0x24b7470_0 .var "state", 1 0;
v0x24b7550_0 .net "walk_left", 0 0, L_0x24cb190;  alias, 1 drivers
v0x24b7610_0 .net "walk_right", 0 0, L_0x24cb460;  alias, 1 drivers
E_0x246c6f0 .event posedge, v0x24b6ec0_0, v0x24b7210_0;
E_0x246b900 .event anyedge, v0x24b7470_0, v0x24b72d0_0, v0x24b6f80_0, v0x24b7150_0;
L_0x24bb020 .concat [ 2 30 0 0], v0x24b7470_0, L_0x7fe7970ac018;
L_0x24cb190 .cmp/eq 32, L_0x24bb020, L_0x7fe7970ac060;
L_0x24cb320 .concat [ 2 30 0 0], v0x24b7470_0, L_0x7fe7970ac0a8;
L_0x24cb460 .cmp/eq 32, L_0x24cb320, L_0x7fe7970ac0f0;
L_0x24cb620 .concat [ 2 30 0 0], v0x24b7470_0, L_0x7fe7970ac138;
L_0x24cb760 .cmp/eq 32, L_0x24cb620, L_0x7fe7970ac180;
L_0x24cb8e0 .concat [ 2 30 0 0], v0x24b7470_0, L_0x7fe7970ac1c8;
L_0x24cba10 .cmp/eq 32, L_0x24cb8e0, L_0x7fe7970ac210;
S_0x24b77d0 .scope module, "stim1" "stimulus_gen" 3 164, 3 39 0, S_0x246f950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "ground";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
L_0x24596e0 .functor BUFZ 1, v0x24b8890_0, C4<0>, C4<0>, C4<0>;
v0x24b8520_0 .net "areset", 0 0, L_0x24596e0;  alias, 1 drivers
v0x24b85c0_0 .var "bump_left", 0 0;
v0x24b8660_0 .var "bump_right", 0 0;
v0x24b8700_0 .net "clk", 0 0, v0x24ba680_0;  alias, 1 drivers
v0x24b87a0_0 .var "ground", 0 0;
v0x24b8890_0 .var "reset", 0 0;
v0x24b8930_0 .net "tb_match", 0 0, L_0x24cc230;  alias, 1 drivers
v0x24b89d0_0 .var "wavedrom_enable", 0 0;
v0x24b8a70_0 .var "wavedrom_title", 511 0;
E_0x246bb50/0 .event negedge, v0x24b7210_0;
E_0x246bb50/1 .event posedge, v0x24b7210_0;
E_0x246bb50 .event/or E_0x246bb50/0, E_0x246bb50/1;
S_0x24b7b00 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x24b77d0;
 .timescale -12 -12;
v0x24b7d60_0 .var/2u "arfail", 0 0;
v0x24b7e40_0 .var "async", 0 0;
v0x24b7f00_0 .var/2u "datafail", 0 0;
v0x24b7fa0_0 .var/2u "srfail", 0 0;
E_0x244fa20 .event posedge, v0x24b7210_0;
E_0x2499580 .event negedge, v0x24b7210_0;
TD_tb.stim1.reset_test ;
    %wait E_0x244fa20;
    %wait E_0x244fa20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b8890_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x244fa20;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x2499580;
    %load/vec4 v0x24b8930_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x24b7f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24b8890_0, 0;
    %wait E_0x244fa20;
    %load/vec4 v0x24b8930_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x24b7d60_0, 0, 1;
    %wait E_0x244fa20;
    %load/vec4 v0x24b8930_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x24b7fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b8890_0, 0;
    %load/vec4 v0x24b7fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x24b7d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x24b7e40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x24b7f00_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x24b7e40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x24b8060 .scope task, "wavedrom_start" "wavedrom_start" 3 79, 3 79 0, S_0x24b77d0;
 .timescale -12 -12;
v0x24b8260_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24b8340 .scope task, "wavedrom_stop" "wavedrom_stop" 3 82, 3 82 0, S_0x24b77d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24b8bf0 .scope module, "top_module1" "top_module" 3 181, 4 1 0, S_0x246f950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /OUTPUT 1 "walk_left";
    .port_info 6 /OUTPUT 1 "walk_right";
    .port_info 7 /OUTPUT 1 "aaah";
P_0x24b8db0 .param/l "FALL" 0 4 16, C4<10>;
P_0x24b8df0 .param/l "RESUME_WALK" 0 4 17, C4<11>;
P_0x24b8e30 .param/l "WALK_LEFT" 0 4 14, C4<00>;
P_0x24b8e70 .param/l "WALK_RIGHT" 0 4 15, C4<01>;
v0x24b91e0_0 .var "aaah", 0 0;
v0x24b92a0_0 .net "areset", 0 0, L_0x24596e0;  alias, 1 drivers
v0x24b93b0_0 .net "bump_left", 0 0, v0x24b85c0_0;  alias, 1 drivers
v0x24b94a0_0 .net "bump_right", 0 0, v0x24b8660_0;  alias, 1 drivers
v0x24b9590_0 .net "clk", 0 0, v0x24ba680_0;  alias, 1 drivers
v0x24b96d0_0 .net "ground", 0 0, v0x24b87a0_0;  alias, 1 drivers
v0x24b97c0_0 .var "state", 1 0;
v0x24b9860_0 .var "walk_left", 0 0;
v0x24b9920_0 .var "walk_right", 0 0;
S_0x24b9b70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 193, 3 193 0, S_0x246f950;
 .timescale -12 -12;
E_0x24998a0 .event anyedge, v0x24ba860_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24ba860_0;
    %nor/r;
    %assign/vec4 v0x24ba860_0, 0;
    %wait E_0x24998a0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24b77d0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24b8890_0, 0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x24b87a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b8660_0, 0;
    %assign/vec4 v0x24b85c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24b7e40_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x24b7b00;
    %join;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x24b85c0_0, 0;
    %assign/vec4 v0x24b8660_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x244fa20;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x24b87a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b85c0_0, 0;
    %assign/vec4 v0x24b8660_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x244fa20;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x24b87a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b85c0_0, 0;
    %assign/vec4 v0x24b8660_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x244fa20;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x24b87a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b85c0_0, 0;
    %assign/vec4 v0x24b8660_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x244fa20;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x24b87a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24b85c0_0, 0;
    %assign/vec4 v0x24b8660_0, 0;
    %pushi/vec4 2, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x244fa20;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24b8340;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24b8890_0, 0;
    %wait E_0x244fa20;
    %pushi/vec4 400, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x246bb50;
    %vpi_func 3 108 "$random" 32 {0 0 0};
    %vpi_func 3 108 "$random" 32 {0 0 0};
    %and;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x24b85c0_0, 0;
    %assign/vec4 v0x24b8660_0, 0;
    %vpi_func 3 109 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x24b87a0_0, 0;
    %vpi_func 3 110 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x24b8890_0, 0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 113 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x246fae0;
T_5 ;
Ewait_0 .event/or E_0x246b900, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x24b7470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x24b72d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %load/vec4 v0x24b6f80_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.7, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.8, 9;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.8, 9;
 ; End of false expr.
    %blend;
T_5.8;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 2;
    %store/vec4 v0x24b7390_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x24b72d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %load/vec4 v0x24b7150_0;
    %flag_set/vec4 9;
    %jmp/0 T_5.11, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.12, 9;
T_5.11 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_5.12, 9;
 ; End of false expr.
    %blend;
T_5.12;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %pad/s 2;
    %store/vec4 v0x24b7390_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x24b72d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.13, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %pad/s 2;
    %store/vec4 v0x24b7390_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x24b72d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %pad/s 2;
    %store/vec4 v0x24b7390_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x246fae0;
T_6 ;
    %wait E_0x246c6f0;
    %load/vec4 v0x24b6ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b7470_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x24b7390_0;
    %assign/vec4 v0x24b7470_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x24b8bf0;
T_7 ;
    %wait E_0x246c6f0;
    %load/vec4 v0x24b92a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b97c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24b9860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b9920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b91e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x24b97c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x24b94a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.9, 8;
    %load/vec4 v0x24b93b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.10, 10;
    %load/vec4 v0x24b94a0_0;
    %and;
T_7.10;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.9;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x24b97c0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x24b91e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x24b97c0_0, 0;
T_7.11 ;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x24b93b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.15, 8;
    %load/vec4 v0x24b93b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.16, 10;
    %load/vec4 v0x24b94a0_0;
    %and;
T_7.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.15;
    %jmp/0xz  T_7.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b97c0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x24b91e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x24b97c0_0, 0;
T_7.17 ;
T_7.14 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x24b96d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x24b97c0_0, 0;
T_7.19 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x24b97c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.21, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x24b97c0_0, 0;
    %jmp T_7.22;
T_7.21 ;
    %load/vec4 v0x24b97c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.23, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x24b97c0_0, 0;
T_7.23 ;
T_7.22 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v0x24b97c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %jmp T_7.29;
T_7.25 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24b9860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b9920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b91e0_0, 0;
    %jmp T_7.29;
T_7.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b9860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24b9920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b91e0_0, 0;
    %jmp T_7.29;
T_7.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b9860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b9920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24b91e0_0, 0;
    %jmp T_7.29;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24b9860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b9920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24b91e0_0, 0;
    %jmp T_7.29;
T_7.29 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x246f950;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ba680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24ba860_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x246f950;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x24ba680_0;
    %inv;
    %store/vec4 v0x24ba680_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x246f950;
T_10 ;
    %vpi_call/w 3 156 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 157 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24b8700_0, v0x24ba9c0_0, v0x24ba680_0, v0x24ba410_0, v0x24ba540_0, v0x24ba5e0_0, v0x24ba720_0, v0x24bac10_0, v0x24bab70_0, v0x24bad80_0, v0x24bacb0_0, v0x24ba370_0, v0x24ba2d0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x246f950;
T_11 ;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 203 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_11.1 ;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 204 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 205 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_11.3 ;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 206 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 207 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_11.5 ;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 209 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 210 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 211 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x246f950;
T_12 ;
    %wait E_0x246bb50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ba7c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba7c0_0, 4, 32;
    %load/vec4 v0x24ba920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 222 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba7c0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24ba7c0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba7c0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x24bac10_0;
    %load/vec4 v0x24bac10_0;
    %load/vec4 v0x24bab70_0;
    %xor;
    %load/vec4 v0x24bac10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba7c0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba7c0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x24bad80_0;
    %load/vec4 v0x24bad80_0;
    %load/vec4 v0x24bacb0_0;
    %xor;
    %load/vec4 v0x24bad80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 229 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba7c0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba7c0_0, 4, 32;
T_12.8 ;
    %load/vec4 v0x24ba370_0;
    %load/vec4 v0x24ba370_0;
    %load/vec4 v0x24ba2d0_0;
    %xor;
    %load/vec4 v0x24ba370_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 232 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba7c0_0, 4, 32;
T_12.14 ;
    %load/vec4 v0x24ba7c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24ba7c0_0, 4, 32;
T_12.12 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings2/lemmings2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/lemmings2/iter0/response3/top_module.sv";
