# âš¡ Power-Optimized 3-Stage Pipelined RISC-V Processor

This project is a complete design and implementation of a **3-stage pipelined RISC-V processor** in Verilog HDL, optimized for energy-efficient computing.
The design integrates **enable control, latch-based clock gating, and data gating** to minimize dynamic power consumption while preserving throughputâ€”making it highly suitable for **low-power IoT and embedded applications**.

---

## ğŸš€ Key Features

* **3-Stage Pipeline:** Instruction Fetch, Decode, Execute.
* **Power Optimization Techniques:**

  * Enable Control
  * Latch-Based Clock Gating
  * Data Gating
* **Energy Efficiency:** Reduced dynamic power from **0.71 W â†’ 0.03 W**.
* **Implementation:** Designed in Verilog HDL, verified via simulation, and tested on FPGA.

---

## ğŸ—ï¸ Architecture Overview

* **Top-Level (pipeline.v):** Integrates all processor stages.
* **Instruction Memory & Fetch Unit:** Supplies instructions to the pipeline.
* **Instruction Decoder:** Decodes RISC-V instructions for execution.
* **Execute Unit:** Performs ALU operations and branching.
* **Clock Gating Module:** Applies enable-control and latch-based gating.
* **Pipeline Registers:** Preserve state across stages with power-aware design.

---

## âš¡ Power Optimization Results

| Design Version                         | Dynamic Power |
| -------------------------------------- | ------------- |
| 3-Stage RISC-V (Baseline)              | 0.71 W        |
| 3-Stage RISC-V Pipelined               | 0.63 W        |
| Pipeline with Enable Control           | 0.13 W        |
| Pipeline with Latch-Based Clock Gating | 0.10 W        |
| Pipeline with Data Gating              | 0.03 W        |

---

## ğŸ“ Project Structure

```
power-optimized-riscv/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ clock_gating.v
â”‚   â”œâ”€â”€ instruction_memory.v
â”‚   â”œâ”€â”€ instruction_fetch.v
â”‚   â”œâ”€â”€ instruction_decoder.v
â”‚   â”œâ”€â”€ execute.v
â”‚   â””â”€â”€ pipeline.v
â”œâ”€â”€ test/
â”‚   â””â”€â”€ testbench.v
â””â”€â”€ README.md
```

---

## ğŸ›  Tools Used

* **EDA Playground** â€“ Simulation & Verification
* **Xilinx Vivado** â€“ FPGA Synthesis & Power Analysis
* **Verilog HDL** â€“ Hardware Description Language

---

## ğŸ§ª Verification

The provided testbench validates:

* Correct pipeline execution
* Functional correctness of enable-control & clock gating
* Power reduction efficiency
* 
---

## ğŸ‘¨â€ğŸ’» Authors

* M. Pavan Kumar
* P. V. Satya Bala
* M. Sai Likhith
* M. Divya Teja

ğŸ“œ License: MIT License â€“ Free to use and modify for educational or research purposes.
