
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/wrf_1650B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500100 heartbeat IPC: 3.99984 cumulative IPC: 3.99984 (Simulation time: 0 hr 0 min 24 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500100 (Simulation time: 0 hr 0 min 24 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 12137577 heartbeat IPC: 1.03762 cumulative IPC: 1.03762 (Simulation time: 0 hr 1 min 15 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 21774170 heartbeat IPC: 1.03771 cumulative IPC: 1.03766 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 31416543 heartbeat IPC: 1.03709 cumulative IPC: 1.03747 (Simulation time: 0 hr 3 min 2 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 47243989 heartbeat IPC: 0.631814 cumulative IPC: 0.893977 (Simulation time: 0 hr 4 min 27 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 59529716 heartbeat IPC: 0.813953 cumulative IPC: 0.876737 (Simulation time: 0 hr 6 min 6 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 75320508 heartbeat IPC: 0.633281 cumulative IPC: 0.823945 (Simulation time: 0 hr 7 min 34 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 91083177 heartbeat IPC: 0.63441 cumulative IPC: 0.790219 (Simulation time: 0 hr 8 min 54 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 107086391 heartbeat IPC: 0.624874 cumulative IPC: 0.764919 (Simulation time: 0 hr 10 min 18 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 127256954 heartbeat IPC: 0.495772 cumulative IPC: 0.721403 (Simulation time: 0 hr 12 min 5 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 145633504 heartbeat IPC: 0.544172 cumulative IPC: 0.698649 (Simulation time: 0 hr 13 min 37 sec) 
Finished CPU 0 instructions: 100000003 cycles: 143133404 cumulative IPC: 0.698649 (Simulation time: 0 hr 13 min 37 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.698649 instructions: 100000003 cycles: 143133404
cpu0_DTLB TOTAL     ACCESS:   16129677  HIT:   16098868  MISS:      30809
cpu0_DTLB LOAD      ACCESS:   14710376  HIT:   14686313  MISS:      24063
cpu0_DTLB RFO       ACCESS:    1419301  HIT:    1412555  MISS:       6746
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 144.971 cycles
cpu0_ITLB TOTAL     ACCESS:    6813982  HIT:    6813955  MISS:         27
cpu0_ITLB LOAD      ACCESS:    6813982  HIT:    6813955  MISS:         27
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 234.481 cycles
cpu0_L1I TOTAL     ACCESS:    1672431  HIT:    1671887  MISS:        544
cpu0_L1I LOAD      ACCESS:    1672431  HIT:    1671887  MISS:        544
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 342.077 cycles
cpu0_STLB TOTAL     ACCESS:      30836  HIT:      16606  MISS:      14230
cpu0_STLB LOAD      ACCESS:      24090  HIT:      13050  MISS:      11040
cpu0_STLB RFO       ACCESS:       6746  HIT:       3556  MISS:       3190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 294.815 cycles
cpu0_L1D TOTAL     ACCESS:   14644362  HIT:   13612187  MISS:    1032175
cpu0_L1D LOAD      ACCESS:   12356228  HIT:   11538742  MISS:     817486
cpu0_L1D RFO       ACCESS:    2275236  HIT:    2061121  MISS:     214115
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      12898  HIT:      12324  MISS:        574
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 230.521 cycles
cpu0_L2C TOTAL     ACCESS:    1279074  HIT:     490238  MISS:     788836
cpu0_L2C LOAD      ACCESS:     818013  HIT:     229612  MISS:     588401
cpu0_L2C RFO       ACCESS:     214111  HIT:      13802  MISS:     200309
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     246376  HIT:     246294  MISS:         82
cpu0_L2C TRANSLATION ACCESS:        574  HIT:        530  MISS:         44
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 287.459 cycles
LLC TOTAL     ACCESS:    1004496  HIT:     106620  MISS:     897876
LLC LOAD      ACCESS:     588401  HIT:      35544  MISS:     552857
LLC RFO       ACCESS:     200309  HIT:         68  MISS:     200241
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     215742  HIT:      70983  MISS:     144759
LLC TRANSLATION ACCESS:         44  HIT:         25  MISS:         19
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 234.102 cycles
Insertion Distribution: 
	LOAD 7177 0 89332 467114 
	RFO 2 0 54727 149688 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 144759 
	 1 0 32 1 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      27145  ROW_BUFFER_MISS:     725953
 DBUS AVG_CONGESTED_CYCLE:    3.92643
 WQ ROW_BUFFER_HIT:      35707  ROW_BUFFER_MISS:     166968  FULL:          0


CPU 0 Branch Prediction Accuracy: 83.2596% MPKI: 18.9931 Average ROB Occupancy at Mispredict: 253.263
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0005
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.9921
BRANCH_DIRECT_CALL: 0.00023
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00022

