#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar  2 19:24:32 2021
# Process ID: 10740
# Current directory: F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14160 F:\_Study\计组课设\资料\CDE-back\CDE\soc_axi_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.xpr
update_compile_order -fileset sources_1
add_files {F:/_Study/计组课设/CPU_back/core/stage/ex/EXMEM.v F:/_Study/计组课设/CPU_back/core/stage/wb/WB.v F:/_Study/计组课设/CPU_back/core/stage/id/IDEX.v F:/_Study/计组课设/CPU_back/core/pipeline/PipelineDeliver.v F:/_Study/计组课设/CPU_back/mmu/StaticMMU.v F:/_Study/计组课设/CPU_back/core/stage/id/BranchGen.v F:/_Study/计组课设/CPU_back/core/storage/HILO.v F:/_Study/计组课设/CPU_back/core/stage/mem/MEMWB.v F:/_Study/计组课设/CPU_back/include/funct.v F:/_Study/计组课设/CPU_back/include/cp0def.v F:/_Study/计组课设/CPU_back/include/opcode.v F:/_Study/计组课设/CPU_back/include/pcdef.v F:/_Study/计组课设/CPU_back/include/bus.v F:/_Study/计组课设/CPU_back/core/stage/ex/MultDiv.v F:/_Study/计组课设/CPU_back/TinyMIPS.v F:/_Study/计组课设/CPU_back/core/stage/if/IFID.v F:/_Study/计组课设/CPU_back/core/storage/RegFile.v F:/_Study/计组课设/CPU_back/core/stage/id/ExceptionGen.v F:/_Study/计组课设/CPU_back/include/sim.v F:/_Study/计组课设/CPU_back/core/stage/ex/EX.v F:/_Study/计组课设/CPU_back/core/storage/CP0.v F:/_Study/计组课设/CPU_back/include/iobuf.v F:/_Study/计组课设/CPU_back/core/stage/id/CP0Gen.v F:/_Study/计组课设/CPU_back/core/Core.v F:/_Study/计组课设/CPU_back/core/stage/id/FunctGen.v F:/_Study/计组课设/CPU_back/ip/DivGen/DivGen.xci F:/_Study/计组课设/CPU_back/sim/ROM.v F:/_Study/计组课设/CPU_back/bus/AXIAdapter.v F:/_Study/计组课设/CPU_back/core/stage/id/ID.v F:/_Study/计组课设/CPU_back/core/stage/id/OperandGen.v F:/_Study/计组课设/CPU_back/include/debug.v F:/_Study/计组课设/CPU_back/ip/InternalCrossbar/InternalCrossbar.xci F:/_Study/计组课设/CPU_back/core/stage/mem/MEM.v F:/_Study/计组课设/CPU_back/sim/RAM.v F:/_Study/计组课设/CPU_back/ip/MultGen/MultGen.xci F:/_Study/计组课设/CPU_back/mycpu_top.v F:/_Study/计组课设/CPU_back/core/pipeline/PipelineController.v F:/_Study/计组课设/CPU_back/core/stage/if/PC.v F:/_Study/计组课设/CPU_back/core/stage/id/RegGen.v F:/_Study/计组课设/CPU_back/core/storage/CP0ReadProxy.v F:/_Study/计组课设/CPU_back/core/stage/id/MemGen.v F:/_Study/计组课设/CPU_back/core/storage/RegReadProxy.v F:/_Study/计组课设/CPU_back/core/storage/HILOReadProxy.v F:/_Study/计组课设/CPU_back/include/segpos.v}
export_ip_user_files -of_objects  [get_files  {F:/_Study/计组课设/CPU_back/ip/DivGen/DivGen.xci F:/_Study/计组课设/CPU_back/ip/InternalCrossbar/InternalCrossbar.xci F:/_Study/计组课设/CPU_back/ip/MultGen/MultGen.xci}] -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
add_files -scan_for_includes {F:/_Study/计组课设/CPU_back/core/stage/ex/EXMEM.v F:/_Study/计组课设/CPU_back/core/stage/wb/WB.v F:/_Study/计组课设/CPU_back/core/stage/id/IDEX.v F:/_Study/计组课设/CPU_back/core/pipeline/PipelineDeliver.v F:/_Study/计组课设/CPU_back/mmu/StaticMMU.v F:/_Study/计组课设/CPU_back/core/stage/id/BranchGen.v F:/_Study/计组课设/CPU_back/core/storage/HILO.v F:/_Study/计组课设/CPU_back/core/stage/mem/MEMWB.v F:/_Study/计组课设/CPU_back/include/funct.v F:/_Study/计组课设/CPU_back/include/cp0def.v F:/_Study/计组课设/CPU_back/include/opcode.v F:/_Study/计组课设/CPU_back/include/pcdef.v F:/_Study/计组课设/CPU_back/include/bus.v F:/_Study/计组课设/CPU_back/core/stage/ex/MultDiv.v F:/_Study/计组课设/CPU_back/TinyMIPS.v F:/_Study/计组课设/CPU_back/core/stage/if/IFID.v F:/_Study/计组课设/CPU_back/core/storage/RegFile.v F:/_Study/计组课设/CPU_back/core/stage/id/ExceptionGen.v F:/_Study/计组课设/CPU_back/include/sim.v F:/_Study/计组课设/CPU_back/core/stage/ex/EX.v F:/_Study/计组课设/CPU_back/core/storage/CP0.v F:/_Study/计组课设/CPU_back/include/iobuf.v F:/_Study/计组课设/CPU_back/core/stage/id/CP0Gen.v F:/_Study/计组课设/CPU_back/core/Core.v F:/_Study/计组课设/CPU_back/core/stage/id/FunctGen.v F:/_Study/计组课设/CPU_back/ip/DivGen/DivGen.xci F:/_Study/计组课设/CPU_back/sim/ROM.v F:/_Study/计组课设/CPU_back/bus/AXIAdapter.v F:/_Study/计组课设/CPU_back/core/stage/id/ID.v F:/_Study/计组课设/CPU_back/core/stage/id/OperandGen.v F:/_Study/计组课设/CPU_back/include/debug.v F:/_Study/计组课设/CPU_back/ip/InternalCrossbar/InternalCrossbar.xci F:/_Study/计组课设/CPU_back/core/stage/mem/MEM.v F:/_Study/计组课设/CPU_back/sim/RAM.v F:/_Study/计组课设/CPU_back/ip/MultGen/MultGen.xci F:/_Study/计组课设/CPU_back/mycpu_top.v F:/_Study/计组课设/CPU_back/core/pipeline/PipelineController.v F:/_Study/计组课设/CPU_back/core/stage/if/PC.v F:/_Study/计组课设/CPU_back/core/stage/id/RegGen.v F:/_Study/计组课设/CPU_back/core/storage/CP0ReadProxy.v F:/_Study/计组课设/CPU_back/core/stage/id/MemGen.v F:/_Study/计组课设/CPU_back/core/storage/RegReadProxy.v F:/_Study/计组课设/CPU_back/core/storage/HILOReadProxy.v F:/_Study/计组课设/CPU_back/include/segpos.v}
export_ip_user_files -of_objects  [get_files  {F:/_Study/计组课设/CPU_back/ip/DivGen/DivGen.xci F:/_Study/计组课设/CPU_back/ip/InternalCrossbar/InternalCrossbar.xci F:/_Study/计组课设/CPU_back/ip/MultGen/MultGen.xci}] -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
set_property is_global_include true [get_files  {F:/_Study/计组课设/CPU_back/include/debug.v F:/_Study/计组课设/CPU_back/include/funct.v F:/_Study/计组课设/CPU_back/include/opcode.v F:/_Study/计组课设/CPU_back/include/sim.v F:/_Study/计组课设/CPU_back/include/pcdef.v F:/_Study/计组课设/CPU_back/include/cp0def.v F:/_Study/计组课设/CPU_back/include/segpos.v}]
update_compile_order -fileset sources_1
generate_target all [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci]
export_ip_user_files -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci]
export_ip_user_files -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_ram/axi_ram.xci] -directory F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci]
export_ip_user_files -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_crossbar_1x2/axi_crossbar_1x2.xci] -directory F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
export_ip_user_files -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci] -directory F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset axi_clock_converter
set_property top axi_clock_converter [get_fileset axi_clock_converter]
move_files -fileset [get_fileset axi_clock_converter] [get_files -of_objects [get_fileset sources_1] F:/_Study/计组课设/资料/CDE-back/CDE/soc_axi_func/rtl/xilinx_ip/axi_clock_converter/axi_clock_converter.xci]
launch_run {clk_pll_synth_1 axi_ram_synth_1 axi_crossbar_1x2_synth_1 axi_clock_converter_synth_1}
wait_on_run clk_pll_synth_1

wait_on_run clk_pll_synth_1
wait_on_run axi_ram_synth_1

launch_simulation
source tb_top.tcl
run all
close_sim
launch_simulation
source tb_top.tcl
run all
reset_run axi_crossbar_1x2_synth_1
reset_run axi_clock_converter_synth_1
reset_run axi_ram_synth_1
close_sim
