// -------------------------------------------------------------
// 
// File Name: C:\Users\acer\OneDrive\Documents\ITS CAK V2\Magang\BRIN\Progress\Matlab Simulink\HDL Coder\proyek\RSP\RSP\RSP\RADIX22FFT_SDNF1_3_block1.v
// Created: 2023-09-29 06:09:51
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: RADIX22FFT_SDNF1_3_block1
// Source Path: RSP/RSP/Velocity Processor/Doppler Processing/Doppler Processor/FFT/RADIX22FFT_SDNF1_3
// Hierarchy Level: 5
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module RADIX22FFT_SDNF1_3_block1
          (clk,
           reset,
           enb,
           twdlXdin_3_re,
           twdlXdin_3_im,
           twdlXdin_7_re,
           twdlXdin_7_im,
           twdlXdin_1_vld,
           dout_5_re,
           dout_5_im,
           dout_6_re,
           dout_6_im);


  input   clk;
  input   reset;
  input   enb;
  input   signed [14:0] twdlXdin_3_re;  // sfix15_En10
  input   signed [14:0] twdlXdin_3_im;  // sfix15_En10
  input   signed [14:0] twdlXdin_7_re;  // sfix15_En10
  input   signed [14:0] twdlXdin_7_im;  // sfix15_En10
  input   twdlXdin_1_vld;
  output  signed [14:0] dout_5_re;  // sfix15_En10
  output  signed [14:0] dout_5_im;  // sfix15_En10
  output  signed [14:0] dout_6_re;  // sfix15_En10
  output  signed [14:0] dout_6_im;  // sfix15_En10


  reg signed [15:0] Radix22ButterflyG1_NF_btf1_re_reg;  // sfix16
  reg signed [15:0] Radix22ButterflyG1_NF_btf1_im_reg;  // sfix16
  reg signed [15:0] Radix22ButterflyG1_NF_btf2_re_reg;  // sfix16
  reg signed [15:0] Radix22ButterflyG1_NF_btf2_im_reg;  // sfix16
  reg  Radix22ButterflyG1_NF_dinXtwdl_vld_dly1;
  reg signed [15:0] Radix22ButterflyG1_NF_btf1_re_reg_next;  // sfix16_En10
  reg signed [15:0] Radix22ButterflyG1_NF_btf1_im_reg_next;  // sfix16_En10
  reg signed [15:0] Radix22ButterflyG1_NF_btf2_re_reg_next;  // sfix16_En10
  reg signed [15:0] Radix22ButterflyG1_NF_btf2_im_reg_next;  // sfix16_En10
  reg  Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_next;
  reg signed [14:0] dout_5_re_1;  // sfix15_En10
  reg signed [14:0] dout_5_im_1;  // sfix15_En10
  reg signed [14:0] dout_6_re_1;  // sfix15_En10
  reg signed [14:0] dout_6_im_1;  // sfix15_En10
  reg  dout_5_vld;
  reg signed [15:0] Radix22ButterflyG1_NF_add_cast;  // sfix16_En10
  reg signed [15:0] Radix22ButterflyG1_NF_add_cast_0;  // sfix16_En10
  reg signed [15:0] Radix22ButterflyG1_NF_sub_cast;  // sfix16_En10
  reg signed [15:0] Radix22ButterflyG1_NF_sub_cast_0;  // sfix16_En10
  reg signed [15:0] Radix22ButterflyG1_NF_add_cast_1;  // sfix16_En10
  reg signed [15:0] Radix22ButterflyG1_NF_add_cast_2;  // sfix16_En10
  reg signed [15:0] Radix22ButterflyG1_NF_sub_cast_1;  // sfix16_En10
  reg signed [15:0] Radix22ButterflyG1_NF_sub_cast_2;  // sfix16_En10


  // Radix22ButterflyG1_NF
  always @(posedge clk or posedge reset)
    begin : Radix22ButterflyG1_NF_process
      if (reset == 1'b1) begin
        Radix22ButterflyG1_NF_btf1_re_reg <= 16'sb0000000000000000;
        Radix22ButterflyG1_NF_btf1_im_reg <= 16'sb0000000000000000;
        Radix22ButterflyG1_NF_btf2_re_reg <= 16'sb0000000000000000;
        Radix22ButterflyG1_NF_btf2_im_reg <= 16'sb0000000000000000;
        Radix22ButterflyG1_NF_dinXtwdl_vld_dly1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Radix22ButterflyG1_NF_btf1_re_reg <= Radix22ButterflyG1_NF_btf1_re_reg_next;
          Radix22ButterflyG1_NF_btf1_im_reg <= Radix22ButterflyG1_NF_btf1_im_reg_next;
          Radix22ButterflyG1_NF_btf2_re_reg <= Radix22ButterflyG1_NF_btf2_re_reg_next;
          Radix22ButterflyG1_NF_btf2_im_reg <= Radix22ButterflyG1_NF_btf2_im_reg_next;
          Radix22ButterflyG1_NF_dinXtwdl_vld_dly1 <= Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_next;
        end
      end
    end

  always @(Radix22ButterflyG1_NF_btf1_im_reg, Radix22ButterflyG1_NF_btf1_re_reg,
       Radix22ButterflyG1_NF_btf2_im_reg, Radix22ButterflyG1_NF_btf2_re_reg,
       Radix22ButterflyG1_NF_dinXtwdl_vld_dly1, twdlXdin_1_vld, twdlXdin_3_im,
       twdlXdin_3_re, twdlXdin_7_im, twdlXdin_7_re) begin
    Radix22ButterflyG1_NF_add_cast = 16'sb0000000000000000;
    Radix22ButterflyG1_NF_add_cast_0 = 16'sb0000000000000000;
    Radix22ButterflyG1_NF_sub_cast = 16'sb0000000000000000;
    Radix22ButterflyG1_NF_sub_cast_0 = 16'sb0000000000000000;
    Radix22ButterflyG1_NF_add_cast_1 = 16'sb0000000000000000;
    Radix22ButterflyG1_NF_add_cast_2 = 16'sb0000000000000000;
    Radix22ButterflyG1_NF_sub_cast_1 = 16'sb0000000000000000;
    Radix22ButterflyG1_NF_sub_cast_2 = 16'sb0000000000000000;
    Radix22ButterflyG1_NF_btf1_re_reg_next = Radix22ButterflyG1_NF_btf1_re_reg;
    Radix22ButterflyG1_NF_btf1_im_reg_next = Radix22ButterflyG1_NF_btf1_im_reg;
    Radix22ButterflyG1_NF_btf2_re_reg_next = Radix22ButterflyG1_NF_btf2_re_reg;
    Radix22ButterflyG1_NF_btf2_im_reg_next = Radix22ButterflyG1_NF_btf2_im_reg;
    Radix22ButterflyG1_NF_dinXtwdl_vld_dly1_next = twdlXdin_1_vld;
    if (twdlXdin_1_vld) begin
      Radix22ButterflyG1_NF_add_cast = {twdlXdin_3_re[14], twdlXdin_3_re};
      Radix22ButterflyG1_NF_add_cast_0 = {twdlXdin_7_re[14], twdlXdin_7_re};
      Radix22ButterflyG1_NF_btf1_re_reg_next = Radix22ButterflyG1_NF_add_cast + Radix22ButterflyG1_NF_add_cast_0;
      Radix22ButterflyG1_NF_sub_cast = {twdlXdin_3_re[14], twdlXdin_3_re};
      Radix22ButterflyG1_NF_sub_cast_0 = {twdlXdin_7_re[14], twdlXdin_7_re};
      Radix22ButterflyG1_NF_btf2_re_reg_next = Radix22ButterflyG1_NF_sub_cast - Radix22ButterflyG1_NF_sub_cast_0;
      Radix22ButterflyG1_NF_add_cast_1 = {twdlXdin_3_im[14], twdlXdin_3_im};
      Radix22ButterflyG1_NF_add_cast_2 = {twdlXdin_7_im[14], twdlXdin_7_im};
      Radix22ButterflyG1_NF_btf1_im_reg_next = Radix22ButterflyG1_NF_add_cast_1 + Radix22ButterflyG1_NF_add_cast_2;
      Radix22ButterflyG1_NF_sub_cast_1 = {twdlXdin_3_im[14], twdlXdin_3_im};
      Radix22ButterflyG1_NF_sub_cast_2 = {twdlXdin_7_im[14], twdlXdin_7_im};
      Radix22ButterflyG1_NF_btf2_im_reg_next = Radix22ButterflyG1_NF_sub_cast_1 - Radix22ButterflyG1_NF_sub_cast_2;
    end
    dout_5_re_1 = Radix22ButterflyG1_NF_btf1_re_reg[14:0];
    dout_5_im_1 = Radix22ButterflyG1_NF_btf1_im_reg[14:0];
    dout_6_re_1 = Radix22ButterflyG1_NF_btf2_re_reg[14:0];
    dout_6_im_1 = Radix22ButterflyG1_NF_btf2_im_reg[14:0];
    dout_5_vld = Radix22ButterflyG1_NF_dinXtwdl_vld_dly1;
  end



  assign dout_5_re = dout_5_re_1;

  assign dout_5_im = dout_5_im_1;

  assign dout_6_re = dout_6_re_1;

  assign dout_6_im = dout_6_im_1;

endmodule  // RADIX22FFT_SDNF1_3_block1

