
build/debug/MPU_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008aec  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08008d8c  08008d8c  00009d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008edc  08008edc  0000a15c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008edc  08008edc  00009edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ee4  08008ee4  0000a15c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ee4  08008ee4  00009ee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ee8  08008ee8  00009ee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000015c  20000000  08008eec  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002248  2000015c  08009048  0000a15c  2**2
                  ALLOC
 10 ._user_heap_stack 00008004  200023a4  08009048  0000a3a4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000a15c  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  0000a18a  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002e691  00000000  00000000  0000a1c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004f6c  00000000  00000000  00038854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000164e3  00000000  00000000  0003d7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001da8  00000000  00000000  00053ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001757  00000000  00000000  00055a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002251d  00000000  00000000  000571a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000a8f7  00000000  00000000  000796c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004c38  00000000  00000000  00083fbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000183  00000000  00000000  00088bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <__aeabi_uldivmod>:
 8000340:	b953      	cbnz	r3, 8000358 <__aeabi_uldivmod+0x18>
 8000342:	b94a      	cbnz	r2, 8000358 <__aeabi_uldivmod+0x18>
 8000344:	2900      	cmp	r1, #0
 8000346:	bf08      	it	eq
 8000348:	2800      	cmpeq	r0, #0
 800034a:	bf1c      	itt	ne
 800034c:	f04f 31ff 	movne.w	r1, #4294967295
 8000350:	f04f 30ff 	movne.w	r0, #4294967295
 8000354:	f000 b80c 	b.w	8000370 <__aeabi_idiv0>
 8000358:	f1ad 0c08 	sub.w	ip, sp, #8
 800035c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000360:	f008 fb8c 	bl	8008a7c <__udivmoddi4>
 8000364:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036c:	b004      	add	sp, #16
 800036e:	4770      	bx	lr

08000370 <__aeabi_idiv0>:
 8000370:	4770      	bx	lr
 8000372:	bf00      	nop

08000374 <__do_global_dtors_aux>:
 8000374:	b510      	push	{r4, lr}
 8000376:	4c05      	ldr	r4, [pc, #20]	@ (800038c <__do_global_dtors_aux+0x18>)
 8000378:	7823      	ldrb	r3, [r4, #0]
 800037a:	b933      	cbnz	r3, 800038a <__do_global_dtors_aux+0x16>
 800037c:	4b04      	ldr	r3, [pc, #16]	@ (8000390 <__do_global_dtors_aux+0x1c>)
 800037e:	b113      	cbz	r3, 8000386 <__do_global_dtors_aux+0x12>
 8000380:	4804      	ldr	r0, [pc, #16]	@ (8000394 <__do_global_dtors_aux+0x20>)
 8000382:	f3af 8000 	nop.w
 8000386:	2301      	movs	r3, #1
 8000388:	7023      	strb	r3, [r4, #0]
 800038a:	bd10      	pop	{r4, pc}
 800038c:	2000015c 	.word	0x2000015c
 8000390:	00000000 	.word	0x00000000
 8000394:	08008d74 	.word	0x08008d74

08000398 <frame_dummy>:
 8000398:	b508      	push	{r3, lr}
 800039a:	4b03      	ldr	r3, [pc, #12]	@ (80003a8 <frame_dummy+0x10>)
 800039c:	b11b      	cbz	r3, 80003a6 <frame_dummy+0xe>
 800039e:	4903      	ldr	r1, [pc, #12]	@ (80003ac <frame_dummy+0x14>)
 80003a0:	4803      	ldr	r0, [pc, #12]	@ (80003b0 <frame_dummy+0x18>)
 80003a2:	f3af 8000 	nop.w
 80003a6:	bd08      	pop	{r3, pc}
 80003a8:	00000000 	.word	0x00000000
 80003ac:	20000160 	.word	0x20000160
 80003b0:	08008d74 	.word	0x08008d74

080003b4 <Athena_Init>:
extern void HAL_Delay(uint32_t Delay);
/* Forward Declaration End */

Athena_LED_PinConfig led_config;

void Athena_Init(Athena_LED_PinConfig* config) {
 80003b4:	b410      	push	{r4}
    led_config = *config;
 80003b6:	4c06      	ldr	r4, [pc, #24]	@ (80003d0 <Athena_Init+0x1c>)
 80003b8:	4684      	mov	ip, r0
 80003ba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80003be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003c0:	e89c 0003 	ldmia.w	ip, {r0, r1}
 80003c4:	e884 0003 	stmia.w	r4, {r0, r1}
}
 80003c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80003cc:	4770      	bx	lr
 80003ce:	bf00      	nop
 80003d0:	20000178 	.word	0x20000178

080003d4 <Set_LED_Color>:

void Set_LED_Color(LED_ColorTypeDef color) {
 80003d4:	b510      	push	{r4, lr}
    switch (color) {
 80003d6:	2807      	cmp	r0, #7
 80003d8:	d815      	bhi.n	8000406 <Set_LED_Color+0x32>
 80003da:	e8df f000 	tbb	[pc, r0]
 80003de:	1504      	.short	0x1504
 80003e0:	59483726 	.word	0x59483726
 80003e4:	7b6a      	.short	0x7b6a
        case LED_OFF:
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 80003e6:	4c44      	ldr	r4, [pc, #272]	@ (80004f8 <Set_LED_Color+0x124>)
 80003e8:	2201      	movs	r2, #1
 80003ea:	88a1      	ldrh	r1, [r4, #4]
 80003ec:	6820      	ldr	r0, [r4, #0]
 80003ee:	f001 f8a5 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 80003f2:	2201      	movs	r2, #1
 80003f4:	89a1      	ldrh	r1, [r4, #12]
 80003f6:	68a0      	ldr	r0, [r4, #8]
 80003f8:	f001 f8a0 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 80003fc:	2201      	movs	r2, #1
 80003fe:	8aa1      	ldrh	r1, [r4, #20]
 8000400:	6920      	ldr	r0, [r4, #16]
 8000402:	f001 f89b 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
            break;
        default:
            break;
    }
}
 8000406:	bd10      	pop	{r4, pc}
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 8000408:	4c3b      	ldr	r4, [pc, #236]	@ (80004f8 <Set_LED_Color+0x124>)
 800040a:	2200      	movs	r2, #0
 800040c:	88a1      	ldrh	r1, [r4, #4]
 800040e:	6820      	ldr	r0, [r4, #0]
 8000410:	f001 f894 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 8000414:	2201      	movs	r2, #1
 8000416:	89a1      	ldrh	r1, [r4, #12]
 8000418:	68a0      	ldr	r0, [r4, #8]
 800041a:	f001 f88f 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 800041e:	2201      	movs	r2, #1
 8000420:	8aa1      	ldrh	r1, [r4, #20]
 8000422:	6920      	ldr	r0, [r4, #16]
 8000424:	f001 f88a 	bl	800153c <HAL_GPIO_WritePin>
            break;
 8000428:	e7ed      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 800042a:	4c33      	ldr	r4, [pc, #204]	@ (80004f8 <Set_LED_Color+0x124>)
 800042c:	2201      	movs	r2, #1
 800042e:	88a1      	ldrh	r1, [r4, #4]
 8000430:	6820      	ldr	r0, [r4, #0]
 8000432:	f001 f883 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 8000436:	2200      	movs	r2, #0
 8000438:	89a1      	ldrh	r1, [r4, #12]
 800043a:	68a0      	ldr	r0, [r4, #8]
 800043c:	f001 f87e 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 8000440:	2201      	movs	r2, #1
 8000442:	8aa1      	ldrh	r1, [r4, #20]
 8000444:	6920      	ldr	r0, [r4, #16]
 8000446:	f001 f879 	bl	800153c <HAL_GPIO_WritePin>
            break;
 800044a:	e7dc      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 800044c:	4c2a      	ldr	r4, [pc, #168]	@ (80004f8 <Set_LED_Color+0x124>)
 800044e:	2201      	movs	r2, #1
 8000450:	88a1      	ldrh	r1, [r4, #4]
 8000452:	6820      	ldr	r0, [r4, #0]
 8000454:	f001 f872 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 8000458:	2201      	movs	r2, #1
 800045a:	89a1      	ldrh	r1, [r4, #12]
 800045c:	68a0      	ldr	r0, [r4, #8]
 800045e:	f001 f86d 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 8000462:	2200      	movs	r2, #0
 8000464:	8aa1      	ldrh	r1, [r4, #20]
 8000466:	6920      	ldr	r0, [r4, #16]
 8000468:	f001 f868 	bl	800153c <HAL_GPIO_WritePin>
            break;
 800046c:	e7cb      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 800046e:	4c22      	ldr	r4, [pc, #136]	@ (80004f8 <Set_LED_Color+0x124>)
 8000470:	2200      	movs	r2, #0
 8000472:	88a1      	ldrh	r1, [r4, #4]
 8000474:	6820      	ldr	r0, [r4, #0]
 8000476:	f001 f861 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 800047a:	2200      	movs	r2, #0
 800047c:	89a1      	ldrh	r1, [r4, #12]
 800047e:	68a0      	ldr	r0, [r4, #8]
 8000480:	f001 f85c 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 1);
 8000484:	2201      	movs	r2, #1
 8000486:	8aa1      	ldrh	r1, [r4, #20]
 8000488:	6920      	ldr	r0, [r4, #16]
 800048a:	f001 f857 	bl	800153c <HAL_GPIO_WritePin>
            break;
 800048e:	e7ba      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 1);
 8000490:	4c19      	ldr	r4, [pc, #100]	@ (80004f8 <Set_LED_Color+0x124>)
 8000492:	2201      	movs	r2, #1
 8000494:	88a1      	ldrh	r1, [r4, #4]
 8000496:	6820      	ldr	r0, [r4, #0]
 8000498:	f001 f850 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 800049c:	2200      	movs	r2, #0
 800049e:	89a1      	ldrh	r1, [r4, #12]
 80004a0:	68a0      	ldr	r0, [r4, #8]
 80004a2:	f001 f84b 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 80004a6:	2200      	movs	r2, #0
 80004a8:	8aa1      	ldrh	r1, [r4, #20]
 80004aa:	6920      	ldr	r0, [r4, #16]
 80004ac:	f001 f846 	bl	800153c <HAL_GPIO_WritePin>
            break;
 80004b0:	e7a9      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 80004b2:	4c11      	ldr	r4, [pc, #68]	@ (80004f8 <Set_LED_Color+0x124>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	88a1      	ldrh	r1, [r4, #4]
 80004b8:	6820      	ldr	r0, [r4, #0]
 80004ba:	f001 f83f 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 1);
 80004be:	2201      	movs	r2, #1
 80004c0:	89a1      	ldrh	r1, [r4, #12]
 80004c2:	68a0      	ldr	r0, [r4, #8]
 80004c4:	f001 f83a 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 80004c8:	2200      	movs	r2, #0
 80004ca:	8aa1      	ldrh	r1, [r4, #20]
 80004cc:	6920      	ldr	r0, [r4, #16]
 80004ce:	f001 f835 	bl	800153c <HAL_GPIO_WritePin>
            break;
 80004d2:	e798      	b.n	8000406 <Set_LED_Color+0x32>
            HAL_GPIO_WritePin(led_config.port_r, led_config.pin_r, 0);
 80004d4:	4c08      	ldr	r4, [pc, #32]	@ (80004f8 <Set_LED_Color+0x124>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	88a1      	ldrh	r1, [r4, #4]
 80004da:	6820      	ldr	r0, [r4, #0]
 80004dc:	f001 f82e 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_g, led_config.pin_g, 0);
 80004e0:	2200      	movs	r2, #0
 80004e2:	89a1      	ldrh	r1, [r4, #12]
 80004e4:	68a0      	ldr	r0, [r4, #8]
 80004e6:	f001 f829 	bl	800153c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(led_config.port_b, led_config.pin_b, 0);
 80004ea:	2200      	movs	r2, #0
 80004ec:	8aa1      	ldrh	r1, [r4, #20]
 80004ee:	6920      	ldr	r0, [r4, #16]
 80004f0:	f001 f824 	bl	800153c <HAL_GPIO_WritePin>
}
 80004f4:	e787      	b.n	8000406 <Set_LED_Color+0x32>
 80004f6:	bf00      	nop
 80004f8:	20000178 	.word	0x20000178

080004fc <LED_Test_Sequence>:

void LED_Test_Sequence() {
 80004fc:	b508      	push	{r3, lr}
    Set_LED_Color(LED_RED);
 80004fe:	2001      	movs	r0, #1
 8000500:	f7ff ff68 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 8000504:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000508:	f000 fbf6 	bl	8000cf8 <HAL_Delay>
    Set_LED_Color(LED_GREEN);
 800050c:	2002      	movs	r0, #2
 800050e:	f7ff ff61 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 8000512:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000516:	f000 fbef 	bl	8000cf8 <HAL_Delay>
    Set_LED_Color(LED_BLUE);
 800051a:	2003      	movs	r0, #3
 800051c:	f7ff ff5a 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 8000520:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000524:	f000 fbe8 	bl	8000cf8 <HAL_Delay>
    Set_LED_Color(LED_YELLOW);
 8000528:	2004      	movs	r0, #4
 800052a:	f7ff ff53 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 800052e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000532:	f000 fbe1 	bl	8000cf8 <HAL_Delay>
    Set_LED_Color(LED_CYAN);
 8000536:	2005      	movs	r0, #5
 8000538:	f7ff ff4c 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 800053c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000540:	f000 fbda 	bl	8000cf8 <HAL_Delay>
    Set_LED_Color(LED_MAGENTA);
 8000544:	2006      	movs	r0, #6
 8000546:	f7ff ff45 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 800054a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800054e:	f000 fbd3 	bl	8000cf8 <HAL_Delay>
    Set_LED_Color(LED_WHITE);
 8000552:	2007      	movs	r0, #7
 8000554:	f7ff ff3e 	bl	80003d4 <Set_LED_Color>
    HAL_Delay(500);
 8000558:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800055c:	f000 fbcc 	bl	8000cf8 <HAL_Delay>
    Set_LED_Color(LED_OFF);
 8000560:	2000      	movs	r0, #0
 8000562:	f7ff ff37 	bl	80003d4 <Set_LED_Color>
 8000566:	bd08      	pop	{r3, pc}

08000568 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000568:	b530      	push	{r4, r5, lr}
 800056a:	b085      	sub	sp, #20
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800056c:	2400      	movs	r4, #0
 800056e:	9400      	str	r4, [sp, #0]
 8000570:	9401      	str	r4, [sp, #4]
 8000572:	9402      	str	r4, [sp, #8]
 8000574:	9403      	str	r4, [sp, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000576:	f000 fc53 	bl	8000e20 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800057a:	2301      	movs	r3, #1
 800057c:	f88d 3000 	strb.w	r3, [sp]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000580:	f88d 4001 	strb.w	r4, [sp, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000584:	9401      	str	r4, [sp, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000586:	221f      	movs	r2, #31
 8000588:	f88d 2008 	strb.w	r2, [sp, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800058c:	2287      	movs	r2, #135	@ 0x87
 800058e:	f88d 2009 	strb.w	r2, [sp, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000592:	f88d 400a 	strb.w	r4, [sp, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000596:	f88d 400b 	strb.w	r4, [sp, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800059a:	f88d 300c 	strb.w	r3, [sp, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800059e:	f88d 300d 	strb.w	r3, [sp, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80005a2:	f88d 400e 	strb.w	r4, [sp, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80005a6:	f88d 400f 	strb.w	r4, [sp, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80005aa:	4668      	mov	r0, sp
 80005ac:	f000 fc56 	bl	8000e5c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80005b0:	2004      	movs	r0, #4
 80005b2:	f000 fc43 	bl	8000e3c <HAL_MPU_Enable>

}
 80005b6:	b005      	add	sp, #20
 80005b8:	bd30      	pop	{r4, r5, pc}
	...

080005bc <MX_GPIO_Init>:
{
 80005bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80005c0:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c2:	ad07      	add	r5, sp, #28
 80005c4:	2400      	movs	r4, #0
 80005c6:	9407      	str	r4, [sp, #28]
 80005c8:	9408      	str	r4, [sp, #32]
 80005ca:	9409      	str	r4, [sp, #36]	@ 0x24
 80005cc:	940a      	str	r4, [sp, #40]	@ 0x28
 80005ce:	940b      	str	r4, [sp, #44]	@ 0x2c
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005d0:	4b50      	ldr	r3, [pc, #320]	@ (8000714 <MX_GPIO_Init+0x158>)
 80005d2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005d6:	f042 0210 	orr.w	r2, r2, #16
 80005da:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80005de:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005e2:	f002 0210 	and.w	r2, r2, #16
 80005e6:	9201      	str	r2, [sp, #4]
 80005e8:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ea:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005ee:	f042 0204 	orr.w	r2, r2, #4
 80005f2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80005f6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80005fa:	f002 0204 	and.w	r2, r2, #4
 80005fe:	9202      	str	r2, [sp, #8]
 8000600:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000602:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000606:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800060a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800060e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000612:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000616:	9203      	str	r2, [sp, #12]
 8000618:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800061a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800061e:	f042 0201 	orr.w	r2, r2, #1
 8000622:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000626:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800062a:	f002 0201 	and.w	r2, r2, #1
 800062e:	9204      	str	r2, [sp, #16]
 8000630:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000632:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000636:	f042 0202 	orr.w	r2, r2, #2
 800063a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800063e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000642:	f002 0202 	and.w	r2, r2, #2
 8000646:	9205      	str	r2, [sp, #20]
 8000648:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800064a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800064e:	f042 0208 	orr.w	r2, r2, #8
 8000652:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8000656:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800065a:	f003 0308 	and.w	r3, r3, #8
 800065e:	9306      	str	r3, [sp, #24]
 8000660:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(TPU_SELECT_GPIO_Port, TPU_SELECT_Pin, GPIO_PIN_RESET);
 8000662:	f8df a0b8 	ldr.w	sl, [pc, #184]	@ 800071c <MX_GPIO_Init+0x160>
 8000666:	4622      	mov	r2, r4
 8000668:	2110      	movs	r1, #16
 800066a:	4650      	mov	r0, sl
 800066c:	f000 ff66 	bl	800153c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, MAG_CS_Pin|SPU_SELECT_Pin, GPIO_PIN_RESET);
 8000670:	f8df 80ac 	ldr.w	r8, [pc, #172]	@ 8000720 <MX_GPIO_Init+0x164>
 8000674:	4622      	mov	r2, r4
 8000676:	f240 2102 	movw	r1, #514	@ 0x202
 800067a:	4640      	mov	r0, r8
 800067c:	f000 ff5e 	bl	800153c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin, GPIO_PIN_RESET);
 8000680:	4f25      	ldr	r7, [pc, #148]	@ (8000718 <MX_GPIO_Init+0x15c>)
 8000682:	4622      	mov	r2, r4
 8000684:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 8000688:	4638      	mov	r0, r7
 800068a:	f000 ff57 	bl	800153c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, MPU_R_Pin|MPU_G_Pin|MPU_B_Pin, GPIO_PIN_SET);
 800068e:	2201      	movs	r2, #1
 8000690:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8000694:	4640      	mov	r0, r8
 8000696:	f000 ff51 	bl	800153c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 800069a:	f8df 9088 	ldr.w	r9, [pc, #136]	@ 8000724 <MX_GPIO_Init+0x168>
 800069e:	4622      	mov	r2, r4
 80006a0:	217c      	movs	r1, #124	@ 0x7c
 80006a2:	4648      	mov	r0, r9
 80006a4:	f000 ff4a 	bl	800153c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = TPU_SELECT_Pin;
 80006a8:	2310      	movs	r3, #16
 80006aa:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006ac:	2601      	movs	r6, #1
 80006ae:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b0:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006b2:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(TPU_SELECT_GPIO_Port, &GPIO_InitStruct);
 80006b4:	4629      	mov	r1, r5
 80006b6:	4650      	mov	r0, sl
 80006b8:	f000 fe30 	bl	800131c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MAG_CS_Pin|MPU_R_Pin|MPU_G_Pin|MPU_B_Pin
 80006bc:	f247 2302 	movw	r3, #29186	@ 0x7202
 80006c0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c2:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c4:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c6:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c8:	4629      	mov	r1, r5
 80006ca:	4640      	mov	r0, r8
 80006cc:	f000 fe26 	bl	800131c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IMU1_INT_Pin|IMU1_CS_Pin|IMU2_INT_Pin;
 80006d0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80006d4:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d6:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d8:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006da:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006dc:	4629      	mov	r1, r5
 80006de:	4638      	mov	r0, r7
 80006e0:	f000 fe1c 	bl	800131c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = IMU2_CS_Pin|IMU3_INT_Pin|IMU3_CS_Pin;
 80006e4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80006e8:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006ea:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80006ee:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006f0:	9409      	str	r4, [sp, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80006f2:	4629      	mov	r1, r5
 80006f4:	4638      	mov	r0, r7
 80006f6:	f000 fe11 	bl	800131c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = MPU_CAN_S_Pin|BMP_CS_Pin|BMP_INT_Pin|ICP_CS_Pin
 80006fa:	237c      	movs	r3, #124	@ 0x7c
 80006fc:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006fe:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000700:	9409      	str	r4, [sp, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000702:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000704:	4629      	mov	r1, r5
 8000706:	4648      	mov	r0, r9
 8000708:	f000 fe08 	bl	800131c <HAL_GPIO_Init>
}
 800070c:	b00c      	add	sp, #48	@ 0x30
 800070e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000712:	bf00      	nop
 8000714:	58024400 	.word	0x58024400
 8000718:	58021000 	.word	0x58021000
 800071c:	58020800 	.word	0x58020800
 8000720:	58020400 	.word	0x58020400
 8000724:	58020c00 	.word	0x58020c00

08000728 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000728:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800072a:	e7fe      	b.n	800072a <Error_Handler+0x2>

0800072c <MX_SPI1_Init>:
{
 800072c:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 800072e:	4813      	ldr	r0, [pc, #76]	@ (800077c <MX_SPI1_Init+0x50>)
 8000730:	4b13      	ldr	r3, [pc, #76]	@ (8000780 <MX_SPI1_Init+0x54>)
 8000732:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000734:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000738:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800073a:	2300      	movs	r3, #0
 800073c:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 800073e:	2203      	movs	r2, #3
 8000740:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000742:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000744:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000746:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800074a:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800074c:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800074e:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000750:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000752:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8000754:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000756:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800075a:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800075c:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800075e:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000760:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000762:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000764:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000766:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000768:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800076a:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800076c:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800076e:	f003 fec7 	bl	8004500 <HAL_SPI_Init>
 8000772:	b900      	cbnz	r0, 8000776 <MX_SPI1_Init+0x4a>
}
 8000774:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000776:	f7ff ffd7 	bl	8000728 <Error_Handler>
 800077a:	bf00      	nop
 800077c:	20000544 	.word	0x20000544
 8000780:	40013000 	.word	0x40013000

08000784 <MX_SPI3_Init>:
{
 8000784:	b508      	push	{r3, lr}
  hspi3.Instance = SPI3;
 8000786:	4813      	ldr	r0, [pc, #76]	@ (80007d4 <MX_SPI3_Init+0x50>)
 8000788:	4b13      	ldr	r3, [pc, #76]	@ (80007d8 <MX_SPI3_Init+0x54>)
 800078a:	6003      	str	r3, [r0, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800078c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000790:	6043      	str	r3, [r0, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000792:	2300      	movs	r3, #0
 8000794:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000796:	2203      	movs	r2, #3
 8000798:	60c2      	str	r2, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800079a:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800079c:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800079e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80007a2:	6182      	str	r2, [r0, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007a4:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007a6:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80007a8:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007aa:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80007ac:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80007ae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80007b2:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80007b4:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80007b6:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80007b8:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80007ba:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80007bc:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80007be:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80007c0:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80007c2:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80007c4:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80007c6:	f003 fe9b 	bl	8004500 <HAL_SPI_Init>
 80007ca:	b900      	cbnz	r0, 80007ce <MX_SPI3_Init+0x4a>
}
 80007cc:	bd08      	pop	{r3, pc}
    Error_Handler();
 80007ce:	f7ff ffab 	bl	8000728 <Error_Handler>
 80007d2:	bf00      	nop
 80007d4:	200004bc 	.word	0x200004bc
 80007d8:	40003c00 	.word	0x40003c00

080007dc <MX_SPI4_Init>:
{
 80007dc:	b508      	push	{r3, lr}
  hspi4.Instance = SPI4;
 80007de:	4813      	ldr	r0, [pc, #76]	@ (800082c <MX_SPI4_Init+0x50>)
 80007e0:	4b13      	ldr	r3, [pc, #76]	@ (8000830 <MX_SPI4_Init+0x54>)
 80007e2:	6003      	str	r3, [r0, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 80007e4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007e8:	6043      	str	r3, [r0, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 80007ea:	2300      	movs	r3, #0
 80007ec:	6083      	str	r3, [r0, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 80007ee:	2203      	movs	r2, #3
 80007f0:	60c2      	str	r2, [r0, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007f2:	6103      	str	r3, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007f4:	6143      	str	r3, [r0, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 80007f6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80007fa:	6182      	str	r2, [r0, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007fc:	61c3      	str	r3, [r0, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007fe:	6203      	str	r3, [r0, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000800:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000802:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8000804:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000806:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800080a:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800080c:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800080e:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000810:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000812:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000814:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000816:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000818:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800081a:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800081c:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800081e:	f003 fe6f 	bl	8004500 <HAL_SPI_Init>
 8000822:	b900      	cbnz	r0, 8000826 <MX_SPI4_Init+0x4a>
}
 8000824:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000826:	f7ff ff7f 	bl	8000728 <Error_Handler>
 800082a:	bf00      	nop
 800082c:	20000434 	.word	0x20000434
 8000830:	40013400 	.word	0x40013400

08000834 <MX_SPI6_Init>:
{
 8000834:	b508      	push	{r3, lr}
  hspi6.Instance = SPI6;
 8000836:	4813      	ldr	r0, [pc, #76]	@ (8000884 <MX_SPI6_Init+0x50>)
 8000838:	4b13      	ldr	r3, [pc, #76]	@ (8000888 <MX_SPI6_Init+0x54>)
 800083a:	6003      	str	r3, [r0, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 800083c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000840:	6043      	str	r3, [r0, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 8000842:	2300      	movs	r3, #0
 8000844:	6083      	str	r3, [r0, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 8000846:	2203      	movs	r2, #3
 8000848:	60c2      	str	r2, [r0, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 800084a:	6103      	str	r3, [r0, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 800084c:	6143      	str	r3, [r0, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 800084e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000852:	6182      	str	r2, [r0, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000854:	61c3      	str	r3, [r0, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000856:	6203      	str	r3, [r0, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 8000858:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800085a:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 800085c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800085e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000862:	6342      	str	r2, [r0, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000864:	6383      	str	r3, [r0, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000866:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000868:	6403      	str	r3, [r0, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800086a:	6443      	str	r3, [r0, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800086c:	6483      	str	r3, [r0, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800086e:	64c3      	str	r3, [r0, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000870:	6503      	str	r3, [r0, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000872:	6543      	str	r3, [r0, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000874:	6583      	str	r3, [r0, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8000876:	f003 fe43 	bl	8004500 <HAL_SPI_Init>
 800087a:	b900      	cbnz	r0, 800087e <MX_SPI6_Init+0x4a>
}
 800087c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800087e:	f7ff ff53 	bl	8000728 <Error_Handler>
 8000882:	bf00      	nop
 8000884:	200003ac 	.word	0x200003ac
 8000888:	58001400 	.word	0x58001400

0800088c <MX_UART8_Init>:
{
 800088c:	b508      	push	{r3, lr}
  huart8.Instance = UART8;
 800088e:	4816      	ldr	r0, [pc, #88]	@ (80008e8 <MX_UART8_Init+0x5c>)
 8000890:	4b16      	ldr	r3, [pc, #88]	@ (80008ec <MX_UART8_Init+0x60>)
 8000892:	6003      	str	r3, [r0, #0]
  huart8.Init.BaudRate = 115200;
 8000894:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000898:	6043      	str	r3, [r0, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 800089a:	2100      	movs	r1, #0
 800089c:	6081      	str	r1, [r0, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 800089e:	60c1      	str	r1, [r0, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80008a0:	6101      	str	r1, [r0, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80008a2:	230c      	movs	r3, #12
 80008a4:	6143      	str	r3, [r0, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008a6:	6181      	str	r1, [r0, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80008a8:	61c1      	str	r1, [r0, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008aa:	6201      	str	r1, [r0, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008ac:	6241      	str	r1, [r0, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008ae:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart8, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80008b0:	460a      	mov	r2, r1
 80008b2:	f004 fedf 	bl	8005674 <HAL_MultiProcessor_Init>
 80008b6:	b970      	cbnz	r0, 80008d6 <MX_UART8_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008b8:	2100      	movs	r1, #0
 80008ba:	480b      	ldr	r0, [pc, #44]	@ (80008e8 <MX_UART8_Init+0x5c>)
 80008bc:	f004 ff67 	bl	800578e <HAL_UARTEx_SetTxFifoThreshold>
 80008c0:	b958      	cbnz	r0, 80008da <MX_UART8_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008c2:	2100      	movs	r1, #0
 80008c4:	4808      	ldr	r0, [pc, #32]	@ (80008e8 <MX_UART8_Init+0x5c>)
 80008c6:	f004 ff87 	bl	80057d8 <HAL_UARTEx_SetRxFifoThreshold>
 80008ca:	b940      	cbnz	r0, 80008de <MX_UART8_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 80008cc:	4806      	ldr	r0, [pc, #24]	@ (80008e8 <MX_UART8_Init+0x5c>)
 80008ce:	f004 ff3f 	bl	8005750 <HAL_UARTEx_DisableFifoMode>
 80008d2:	b930      	cbnz	r0, 80008e2 <MX_UART8_Init+0x56>
}
 80008d4:	bd08      	pop	{r3, pc}
    Error_Handler();
 80008d6:	f7ff ff27 	bl	8000728 <Error_Handler>
    Error_Handler();
 80008da:	f7ff ff25 	bl	8000728 <Error_Handler>
    Error_Handler();
 80008de:	f7ff ff23 	bl	8000728 <Error_Handler>
    Error_Handler();
 80008e2:	f7ff ff21 	bl	8000728 <Error_Handler>
 80008e6:	bf00      	nop
 80008e8:	20000238 	.word	0x20000238
 80008ec:	40007c00 	.word	0x40007c00

080008f0 <MX_WWDG1_Init>:
{
 80008f0:	b508      	push	{r3, lr}
  hwwdg1.Instance = WWDG1;
 80008f2:	4807      	ldr	r0, [pc, #28]	@ (8000910 <MX_WWDG1_Init+0x20>)
 80008f4:	4b07      	ldr	r3, [pc, #28]	@ (8000914 <MX_WWDG1_Init+0x24>)
 80008f6:	6003      	str	r3, [r0, #0]
  hwwdg1.Init.Prescaler = WWDG_PRESCALER_1;
 80008f8:	2300      	movs	r3, #0
 80008fa:	6043      	str	r3, [r0, #4]
  hwwdg1.Init.Window = 64;
 80008fc:	2240      	movs	r2, #64	@ 0x40
 80008fe:	6082      	str	r2, [r0, #8]
  hwwdg1.Init.Counter = 64;
 8000900:	60c2      	str	r2, [r0, #12]
  hwwdg1.Init.EWIMode = WWDG_EWI_DISABLE;
 8000902:	6103      	str	r3, [r0, #16]
  if (HAL_WWDG_Init(&hwwdg1) != HAL_OK)
 8000904:	f004 ff8d 	bl	8005822 <HAL_WWDG_Init>
 8000908:	b900      	cbnz	r0, 800090c <MX_WWDG1_Init+0x1c>
}
 800090a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800090c:	f7ff ff0c 	bl	8000728 <Error_Handler>
 8000910:	20000190 	.word	0x20000190
 8000914:	50003000 	.word	0x50003000

08000918 <MX_UART4_Init>:
{
 8000918:	b508      	push	{r3, lr}
  huart4.Instance = UART4;
 800091a:	4816      	ldr	r0, [pc, #88]	@ (8000974 <MX_UART4_Init+0x5c>)
 800091c:	4b16      	ldr	r3, [pc, #88]	@ (8000978 <MX_UART4_Init+0x60>)
 800091e:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 8000920:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000924:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000926:	2100      	movs	r1, #0
 8000928:	6081      	str	r1, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800092a:	60c1      	str	r1, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800092c:	6101      	str	r1, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800092e:	230c      	movs	r3, #12
 8000930:	6143      	str	r3, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000932:	6181      	str	r1, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000934:	61c1      	str	r1, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000936:	6201      	str	r1, [r0, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000938:	6241      	str	r1, [r0, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800093a:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart4, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 800093c:	460a      	mov	r2, r1
 800093e:	f004 fe99 	bl	8005674 <HAL_MultiProcessor_Init>
 8000942:	b970      	cbnz	r0, 8000962 <MX_UART4_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000944:	2100      	movs	r1, #0
 8000946:	480b      	ldr	r0, [pc, #44]	@ (8000974 <MX_UART4_Init+0x5c>)
 8000948:	f004 ff21 	bl	800578e <HAL_UARTEx_SetTxFifoThreshold>
 800094c:	b958      	cbnz	r0, 8000966 <MX_UART4_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800094e:	2100      	movs	r1, #0
 8000950:	4808      	ldr	r0, [pc, #32]	@ (8000974 <MX_UART4_Init+0x5c>)
 8000952:	f004 ff41 	bl	80057d8 <HAL_UARTEx_SetRxFifoThreshold>
 8000956:	b940      	cbnz	r0, 800096a <MX_UART4_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000958:	4806      	ldr	r0, [pc, #24]	@ (8000974 <MX_UART4_Init+0x5c>)
 800095a:	f004 fef9 	bl	8005750 <HAL_UARTEx_DisableFifoMode>
 800095e:	b930      	cbnz	r0, 800096e <MX_UART4_Init+0x56>
}
 8000960:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000962:	f7ff fee1 	bl	8000728 <Error_Handler>
    Error_Handler();
 8000966:	f7ff fedf 	bl	8000728 <Error_Handler>
    Error_Handler();
 800096a:	f7ff fedd 	bl	8000728 <Error_Handler>
    Error_Handler();
 800096e:	f7ff fedb 	bl	8000728 <Error_Handler>
 8000972:	bf00      	nop
 8000974:	200002cc 	.word	0x200002cc
 8000978:	40004c00 	.word	0x40004c00

0800097c <MX_FDCAN1_Init>:
{
 800097c:	b508      	push	{r3, lr}
  hfdcan1.Instance = FDCAN1;
 800097e:	4814      	ldr	r0, [pc, #80]	@ (80009d0 <MX_FDCAN1_Init+0x54>)
 8000980:	4b14      	ldr	r3, [pc, #80]	@ (80009d4 <MX_FDCAN1_Init+0x58>)
 8000982:	6003      	str	r3, [r0, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000984:	2300      	movs	r3, #0
 8000986:	6083      	str	r3, [r0, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000988:	60c3      	str	r3, [r0, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800098a:	7403      	strb	r3, [r0, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 800098c:	7443      	strb	r3, [r0, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800098e:	7483      	strb	r3, [r0, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000990:	2210      	movs	r2, #16
 8000992:	6142      	str	r2, [r0, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000994:	2201      	movs	r2, #1
 8000996:	6182      	str	r2, [r0, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000998:	61c2      	str	r2, [r0, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 800099a:	6202      	str	r2, [r0, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800099c:	6242      	str	r2, [r0, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800099e:	6282      	str	r2, [r0, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 80009a0:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 80009a2:	6302      	str	r2, [r0, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 80009a4:	6343      	str	r3, [r0, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 80009a6:	6383      	str	r3, [r0, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 80009a8:	63c3      	str	r3, [r0, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 80009aa:	6403      	str	r3, [r0, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80009ac:	2204      	movs	r2, #4
 80009ae:	6442      	str	r2, [r0, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80009b0:	6483      	str	r3, [r0, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80009b2:	64c2      	str	r2, [r0, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80009b4:	6503      	str	r3, [r0, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80009b6:	6542      	str	r2, [r0, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80009b8:	6583      	str	r3, [r0, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80009ba:	65c3      	str	r3, [r0, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 80009bc:	6603      	str	r3, [r0, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80009be:	6643      	str	r3, [r0, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80009c0:	6682      	str	r2, [r0, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80009c2:	f000 fb61 	bl	8001088 <HAL_FDCAN_Init>
 80009c6:	b900      	cbnz	r0, 80009ca <MX_FDCAN1_Init+0x4e>
}
 80009c8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80009ca:	f7ff fead 	bl	8000728 <Error_Handler>
 80009ce:	bf00      	nop
 80009d0:	200005cc 	.word	0x200005cc
 80009d4:	4000a000 	.word	0x4000a000

080009d8 <MX_USART1_UART_Init>:
{
 80009d8:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 80009da:	4815      	ldr	r0, [pc, #84]	@ (8000a30 <MX_USART1_UART_Init+0x58>)
 80009dc:	4b15      	ldr	r3, [pc, #84]	@ (8000a34 <MX_USART1_UART_Init+0x5c>)
 80009de:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80009e0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80009e4:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009e6:	2300      	movs	r3, #0
 80009e8:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009ea:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ec:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009ee:	220c      	movs	r2, #12
 80009f0:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009f2:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f4:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009f6:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009f8:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009fa:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009fc:	f004 fe07 	bl	800560e <HAL_UART_Init>
 8000a00:	b970      	cbnz	r0, 8000a20 <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a02:	2100      	movs	r1, #0
 8000a04:	480a      	ldr	r0, [pc, #40]	@ (8000a30 <MX_USART1_UART_Init+0x58>)
 8000a06:	f004 fec2 	bl	800578e <HAL_UARTEx_SetTxFifoThreshold>
 8000a0a:	b958      	cbnz	r0, 8000a24 <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4808      	ldr	r0, [pc, #32]	@ (8000a30 <MX_USART1_UART_Init+0x58>)
 8000a10:	f004 fee2 	bl	80057d8 <HAL_UARTEx_SetRxFifoThreshold>
 8000a14:	b940      	cbnz	r0, 8000a28 <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a16:	4806      	ldr	r0, [pc, #24]	@ (8000a30 <MX_USART1_UART_Init+0x58>)
 8000a18:	f004 fe9a 	bl	8005750 <HAL_UARTEx_DisableFifoMode>
 8000a1c:	b930      	cbnz	r0, 8000a2c <MX_USART1_UART_Init+0x54>
}
 8000a1e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000a20:	f7ff fe82 	bl	8000728 <Error_Handler>
    Error_Handler();
 8000a24:	f7ff fe80 	bl	8000728 <Error_Handler>
    Error_Handler();
 8000a28:	f7ff fe7e 	bl	8000728 <Error_Handler>
    Error_Handler();
 8000a2c:	f7ff fe7c 	bl	8000728 <Error_Handler>
 8000a30:	200001a4 	.word	0x200001a4
 8000a34:	40011000 	.word	0x40011000

08000a38 <MX_TIM1_Init>:
{
 8000a38:	b510      	push	{r4, lr}
 8000a3a:	b096      	sub	sp, #88	@ 0x58
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a3c:	2400      	movs	r4, #0
 8000a3e:	9413      	str	r4, [sp, #76]	@ 0x4c
 8000a40:	9414      	str	r4, [sp, #80]	@ 0x50
 8000a42:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a44:	940c      	str	r4, [sp, #48]	@ 0x30
 8000a46:	940d      	str	r4, [sp, #52]	@ 0x34
 8000a48:	940e      	str	r4, [sp, #56]	@ 0x38
 8000a4a:	940f      	str	r4, [sp, #60]	@ 0x3c
 8000a4c:	9410      	str	r4, [sp, #64]	@ 0x40
 8000a4e:	9411      	str	r4, [sp, #68]	@ 0x44
 8000a50:	9412      	str	r4, [sp, #72]	@ 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a52:	222c      	movs	r2, #44	@ 0x2c
 8000a54:	4621      	mov	r1, r4
 8000a56:	a801      	add	r0, sp, #4
 8000a58:	f007 f9be 	bl	8007dd8 <memset>
  htim1.Instance = TIM1;
 8000a5c:	4824      	ldr	r0, [pc, #144]	@ (8000af0 <MX_TIM1_Init+0xb8>)
 8000a5e:	4b25      	ldr	r3, [pc, #148]	@ (8000af4 <MX_TIM1_Init+0xbc>)
 8000a60:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8000a62:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a64:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 65535;
 8000a66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a6a:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a6c:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a6e:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a70:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a72:	f003 ffd9 	bl	8004a28 <HAL_TIM_PWM_Init>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	d131      	bne.n	8000ade <MX_TIM1_Init+0xa6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	9313      	str	r3, [sp, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a7e:	9314      	str	r3, [sp, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a80:	9315      	str	r3, [sp, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a82:	a913      	add	r1, sp, #76	@ 0x4c
 8000a84:	481a      	ldr	r0, [pc, #104]	@ (8000af0 <MX_TIM1_Init+0xb8>)
 8000a86:	f004 f8e7 	bl	8004c58 <HAL_TIMEx_MasterConfigSynchronization>
 8000a8a:	2800      	cmp	r0, #0
 8000a8c:	d129      	bne.n	8000ae2 <MX_TIM1_Init+0xaa>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a8e:	2360      	movs	r3, #96	@ 0x60
 8000a90:	930c      	str	r3, [sp, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000a92:	2200      	movs	r2, #0
 8000a94:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a96:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a98:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a9a:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a9c:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a9e:	9212      	str	r2, [sp, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000aa0:	a90c      	add	r1, sp, #48	@ 0x30
 8000aa2:	4813      	ldr	r0, [pc, #76]	@ (8000af0 <MX_TIM1_Init+0xb8>)
 8000aa4:	f004 f83a 	bl	8004b1c <HAL_TIM_PWM_ConfigChannel>
 8000aa8:	b9e8      	cbnz	r0, 8000ae6 <MX_TIM1_Init+0xae>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000aae:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ab0:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ab2:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ab4:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ab6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000aba:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000abc:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000abe:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000ac0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000ac4:	9209      	str	r2, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000ac6:	930a      	str	r3, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ac8:	930b      	str	r3, [sp, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000aca:	a901      	add	r1, sp, #4
 8000acc:	4808      	ldr	r0, [pc, #32]	@ (8000af0 <MX_TIM1_Init+0xb8>)
 8000ace:	f004 f913 	bl	8004cf8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ad2:	b950      	cbnz	r0, 8000aea <MX_TIM1_Init+0xb2>
  HAL_TIM_MspPostInit(&htim1);
 8000ad4:	4806      	ldr	r0, [pc, #24]	@ (8000af0 <MX_TIM1_Init+0xb8>)
 8000ad6:	f000 fefb 	bl	80018d0 <HAL_TIM_MspPostInit>
}
 8000ada:	b016      	add	sp, #88	@ 0x58
 8000adc:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000ade:	f7ff fe23 	bl	8000728 <Error_Handler>
    Error_Handler();
 8000ae2:	f7ff fe21 	bl	8000728 <Error_Handler>
    Error_Handler();
 8000ae6:	f7ff fe1f 	bl	8000728 <Error_Handler>
    Error_Handler();
 8000aea:	f7ff fe1d 	bl	8000728 <Error_Handler>
 8000aee:	bf00      	nop
 8000af0:	20000360 	.word	0x20000360
 8000af4:	40010000 	.word	0x40010000

08000af8 <SystemClock_Config>:
{
 8000af8:	b500      	push	{lr}
 8000afa:	b09d      	sub	sp, #116	@ 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000afc:	224c      	movs	r2, #76	@ 0x4c
 8000afe:	2100      	movs	r1, #0
 8000b00:	a809      	add	r0, sp, #36	@ 0x24
 8000b02:	f007 f969 	bl	8007dd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b06:	2220      	movs	r2, #32
 8000b08:	2100      	movs	r1, #0
 8000b0a:	a801      	add	r0, sp, #4
 8000b0c:	f007 f964 	bl	8007dd8 <memset>
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000b10:	2002      	movs	r0, #2
 8000b12:	f001 fe57 	bl	80027c4 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b16:	2300      	movs	r3, #0
 8000b18:	9300      	str	r3, [sp, #0]
 8000b1a:	4b27      	ldr	r3, [pc, #156]	@ (8000bb8 <SystemClock_Config+0xc0>)
 8000b1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b1e:	f022 0201 	bic.w	r2, r2, #1
 8000b22:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	9300      	str	r3, [sp, #0]
 8000b2c:	4a23      	ldr	r2, [pc, #140]	@ (8000bbc <SystemClock_Config+0xc4>)
 8000b2e:	6993      	ldr	r3, [r2, #24]
 8000b30:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b38:	6193      	str	r3, [r2, #24]
 8000b3a:	6993      	ldr	r3, [r2, #24]
 8000b3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	9b00      	ldr	r3, [sp, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b44:	4b1d      	ldr	r3, [pc, #116]	@ (8000bbc <SystemClock_Config+0xc4>)
 8000b46:	699b      	ldr	r3, [r3, #24]
 8000b48:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8000b4c:	d0fa      	beq.n	8000b44 <SystemClock_Config+0x4c>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000b4e:	2322      	movs	r3, #34	@ 0x22
 8000b50:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000b52:	2301      	movs	r3, #1
 8000b54:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b56:	2240      	movs	r2, #64	@ 0x40
 8000b58:	920d      	str	r2, [sp, #52]	@ 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000b5a:	930f      	str	r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b60:	2200      	movs	r2, #0
 8000b62:	9213      	str	r2, [sp, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000b64:	2104      	movs	r1, #4
 8000b66:	9114      	str	r1, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000b68:	210a      	movs	r1, #10
 8000b6a:	9115      	str	r1, [sp, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b6c:	9316      	str	r3, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 18;
 8000b6e:	2112      	movs	r1, #18
 8000b70:	9117      	str	r1, [sp, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b72:	9318      	str	r3, [sp, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000b74:	210c      	movs	r1, #12
 8000b76:	9119      	str	r1, [sp, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000b78:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b7a:	921b      	str	r2, [sp, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b7c:	a809      	add	r0, sp, #36	@ 0x24
 8000b7e:	f001 fe53 	bl	8002828 <HAL_RCC_OscConfig>
 8000b82:	b9a8      	cbnz	r0, 8000bb0 <SystemClock_Config+0xb8>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b84:	233f      	movs	r3, #63	@ 0x3f
 8000b86:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b88:	2303      	movs	r3, #3
 8000b8a:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b90:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b92:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b94:	2340      	movs	r3, #64	@ 0x40
 8000b96:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000b98:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000b9c:	9207      	str	r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000b9e:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ba0:	2101      	movs	r1, #1
 8000ba2:	a801      	add	r0, sp, #4
 8000ba4:	f002 fa94 	bl	80030d0 <HAL_RCC_ClockConfig>
 8000ba8:	b920      	cbnz	r0, 8000bb4 <SystemClock_Config+0xbc>
}
 8000baa:	b01d      	add	sp, #116	@ 0x74
 8000bac:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000bb0:	f7ff fdba 	bl	8000728 <Error_Handler>
    Error_Handler();
 8000bb4:	f7ff fdb8 	bl	8000728 <Error_Handler>
 8000bb8:	58000400 	.word	0x58000400
 8000bbc:	58024800 	.word	0x58024800

08000bc0 <main>:
{
 8000bc0:	b500      	push	{lr}
 8000bc2:	b087      	sub	sp, #28
  MPU_Config();
 8000bc4:	f7ff fcd0 	bl	8000568 <MPU_Config>
  HAL_Init();
 8000bc8:	f000 f856 	bl	8000c78 <HAL_Init>
  SystemClock_Config();
 8000bcc:	f7ff ff94 	bl	8000af8 <SystemClock_Config>
Athena_LED_PinConfig led_pins = {
 8000bd0:	46ec      	mov	ip, sp
 8000bd2:	f8df e050 	ldr.w	lr, [pc, #80]	@ 8000c24 <main+0x64>
 8000bd6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000bda:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000bde:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8000be2:	e88c 0003 	stmia.w	ip, {r0, r1}
  Athena_Init(&led_pins);
 8000be6:	4668      	mov	r0, sp
 8000be8:	f7ff fbe4 	bl	80003b4 <Athena_Init>
  MX_GPIO_Init();
 8000bec:	f7ff fce6 	bl	80005bc <MX_GPIO_Init>
  MX_SPI1_Init();
 8000bf0:	f7ff fd9c 	bl	800072c <MX_SPI1_Init>
  MX_SPI3_Init();
 8000bf4:	f7ff fdc6 	bl	8000784 <MX_SPI3_Init>
  MX_SPI4_Init();
 8000bf8:	f7ff fdf0 	bl	80007dc <MX_SPI4_Init>
  MX_SPI6_Init();
 8000bfc:	f7ff fe1a 	bl	8000834 <MX_SPI6_Init>
  MX_UART8_Init();
 8000c00:	f7ff fe44 	bl	800088c <MX_UART8_Init>
  MX_WWDG1_Init();
 8000c04:	f7ff fe74 	bl	80008f0 <MX_WWDG1_Init>
  MX_UART4_Init();
 8000c08:	f7ff fe86 	bl	8000918 <MX_UART4_Init>
  MX_FDCAN1_Init();
 8000c0c:	f7ff feb6 	bl	800097c <MX_FDCAN1_Init>
  MX_USART1_UART_Init();
 8000c10:	f7ff fee2 	bl	80009d8 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000c14:	f7ff ff10 	bl	8000a38 <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 8000c18:	f005 fcc0 	bl	800659c <MX_USB_DEVICE_Init>
  LED_Test_Sequence();
 8000c1c:	f7ff fc6e 	bl	80004fc <LED_Test_Sequence>
  while (1)
 8000c20:	e7fc      	b.n	8000c1c <main+0x5c>
 8000c22:	bf00      	nop
 8000c24:	08008d8c 	.word	0x08008d8c

08000c28 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000c28:	4b10      	ldr	r3, [pc, #64]	@ (8000c6c <HAL_InitTick+0x44>)
 8000c2a:	781b      	ldrb	r3, [r3, #0]
 8000c2c:	b90b      	cbnz	r3, 8000c32 <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 8000c2e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000c30:	4770      	bx	lr
{
 8000c32:	b510      	push	{r4, lr}
 8000c34:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000c36:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8000c3e:	4a0c      	ldr	r2, [pc, #48]	@ (8000c70 <HAL_InitTick+0x48>)
 8000c40:	6810      	ldr	r0, [r2, #0]
 8000c42:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c46:	f000 f8d7 	bl	8000df8 <HAL_SYSTICK_Config>
 8000c4a:	b968      	cbnz	r0, 8000c68 <HAL_InitTick+0x40>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c4c:	2c0f      	cmp	r4, #15
 8000c4e:	d901      	bls.n	8000c54 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 8000c50:	2001      	movs	r0, #1
 8000c52:	e00a      	b.n	8000c6a <HAL_InitTick+0x42>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c54:	2200      	movs	r2, #0
 8000c56:	4621      	mov	r1, r4
 8000c58:	f04f 30ff 	mov.w	r0, #4294967295
 8000c5c:	f000 f8b8 	bl	8000dd0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c60:	4b04      	ldr	r3, [pc, #16]	@ (8000c74 <HAL_InitTick+0x4c>)
 8000c62:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 8000c64:	2000      	movs	r0, #0
 8000c66:	e000      	b.n	8000c6a <HAL_InitTick+0x42>
      return HAL_ERROR;
 8000c68:	2001      	movs	r0, #1
}
 8000c6a:	bd10      	pop	{r4, pc}
 8000c6c:	20000000 	.word	0x20000000
 8000c70:	2000000c 	.word	0x2000000c
 8000c74:	20000004 	.word	0x20000004

08000c78 <HAL_Init>:
{
 8000c78:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c7a:	2003      	movs	r0, #3
 8000c7c:	f000 f896 	bl	8000dac <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000c80:	f002 f92a 	bl	8002ed8 <HAL_RCC_GetSysClockFreq>
 8000c84:	490f      	ldr	r1, [pc, #60]	@ (8000cc4 <HAL_Init+0x4c>)
 8000c86:	698b      	ldr	r3, [r1, #24]
 8000c88:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8000c8c:	4a0e      	ldr	r2, [pc, #56]	@ (8000cc8 <HAL_Init+0x50>)
 8000c8e:	5cd3      	ldrb	r3, [r2, r3]
 8000c90:	f003 031f 	and.w	r3, r3, #31
 8000c94:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000c96:	698b      	ldr	r3, [r1, #24]
 8000c98:	f003 030f 	and.w	r3, r3, #15
 8000c9c:	5cd3      	ldrb	r3, [r2, r3]
 8000c9e:	f003 031f 	and.w	r3, r3, #31
 8000ca2:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca6:	4a09      	ldr	r2, [pc, #36]	@ (8000ccc <HAL_Init+0x54>)
 8000ca8:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 8000caa:	4b09      	ldr	r3, [pc, #36]	@ (8000cd0 <HAL_Init+0x58>)
 8000cac:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cae:	200f      	movs	r0, #15
 8000cb0:	f7ff ffba 	bl	8000c28 <HAL_InitTick>
 8000cb4:	b110      	cbz	r0, 8000cbc <HAL_Init+0x44>
    return HAL_ERROR;
 8000cb6:	2401      	movs	r4, #1
}
 8000cb8:	4620      	mov	r0, r4
 8000cba:	bd10      	pop	{r4, pc}
 8000cbc:	4604      	mov	r4, r0
  HAL_MspInit();
 8000cbe:	f000 fc43 	bl	8001548 <HAL_MspInit>
  return HAL_OK;
 8000cc2:	e7f9      	b.n	8000cb8 <HAL_Init+0x40>
 8000cc4:	58024400 	.word	0x58024400
 8000cc8:	08008e18 	.word	0x08008e18
 8000ccc:	20000008 	.word	0x20000008
 8000cd0:	2000000c 	.word	0x2000000c

08000cd4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000cd4:	4b03      	ldr	r3, [pc, #12]	@ (8000ce4 <HAL_IncTick+0x10>)
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	4a03      	ldr	r2, [pc, #12]	@ (8000ce8 <HAL_IncTick+0x14>)
 8000cda:	6811      	ldr	r1, [r2, #0]
 8000cdc:	440b      	add	r3, r1
 8000cde:	6013      	str	r3, [r2, #0]
}
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	20000000 	.word	0x20000000
 8000ce8:	2000066c 	.word	0x2000066c

08000cec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000cec:	4b01      	ldr	r3, [pc, #4]	@ (8000cf4 <HAL_GetTick+0x8>)
 8000cee:	6818      	ldr	r0, [r3, #0]
}
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	2000066c 	.word	0x2000066c

08000cf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000cfc:	f7ff fff6 	bl	8000cec <HAL_GetTick>
 8000d00:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d02:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000d06:	d002      	beq.n	8000d0e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d08:	4b04      	ldr	r3, [pc, #16]	@ (8000d1c <HAL_Delay+0x24>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d0e:	f7ff ffed 	bl	8000cec <HAL_GetTick>
 8000d12:	1b40      	subs	r0, r0, r5
 8000d14:	42a0      	cmp	r0, r4
 8000d16:	d3fa      	bcc.n	8000d0e <HAL_Delay+0x16>
  {
  }
}
 8000d18:	bd38      	pop	{r3, r4, r5, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000000 	.word	0x20000000

08000d20 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8000d20:	4b01      	ldr	r3, [pc, #4]	@ (8000d28 <HAL_GetREVID+0x8>)
 8000d22:	6818      	ldr	r0, [r3, #0]
}
 8000d24:	0c00      	lsrs	r0, r0, #16
 8000d26:	4770      	bx	lr
 8000d28:	5c001000 	.word	0x5c001000

08000d2c <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8000d2c:	2800      	cmp	r0, #0
 8000d2e:	db07      	blt.n	8000d40 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d30:	f000 021f 	and.w	r2, r0, #31
 8000d34:	0940      	lsrs	r0, r0, #5
 8000d36:	2301      	movs	r3, #1
 8000d38:	4093      	lsls	r3, r2
 8000d3a:	4a02      	ldr	r2, [pc, #8]	@ (8000d44 <__NVIC_EnableIRQ+0x18>)
 8000d3c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000e100 	.word	0xe000e100

08000d48 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000d48:	2800      	cmp	r0, #0
 8000d4a:	db04      	blt.n	8000d56 <__NVIC_SetPriority+0xe>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d4c:	0109      	lsls	r1, r1, #4
 8000d4e:	b2c9      	uxtb	r1, r1
 8000d50:	4b04      	ldr	r3, [pc, #16]	@ (8000d64 <__NVIC_SetPriority+0x1c>)
 8000d52:	5419      	strb	r1, [r3, r0]
 8000d54:	4770      	bx	lr
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d56:	f000 000f 	and.w	r0, r0, #15
 8000d5a:	0109      	lsls	r1, r1, #4
 8000d5c:	b2c9      	uxtb	r1, r1
 8000d5e:	4b02      	ldr	r3, [pc, #8]	@ (8000d68 <__NVIC_SetPriority+0x20>)
 8000d60:	5419      	strb	r1, [r3, r0]
  }
}
 8000d62:	4770      	bx	lr
 8000d64:	e000e400 	.word	0xe000e400
 8000d68:	e000ed14 	.word	0xe000ed14

08000d6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d6c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d6e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d72:	f1c0 0c07 	rsb	ip, r0, #7
 8000d76:	f1bc 0f04 	cmp.w	ip, #4
 8000d7a:	bf28      	it	cs
 8000d7c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d80:	1d03      	adds	r3, r0, #4
 8000d82:	2b06      	cmp	r3, #6
 8000d84:	d90f      	bls.n	8000da6 <NVIC_EncodePriority+0x3a>
 8000d86:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d88:	f04f 3eff 	mov.w	lr, #4294967295
 8000d8c:	fa0e f00c 	lsl.w	r0, lr, ip
 8000d90:	ea21 0100 	bic.w	r1, r1, r0
 8000d94:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d96:	fa0e fe03 	lsl.w	lr, lr, r3
 8000d9a:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000d9e:	ea41 0002 	orr.w	r0, r1, r2
 8000da2:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da6:	2300      	movs	r3, #0
 8000da8:	e7ee      	b.n	8000d88 <NVIC_EncodePriority+0x1c>
	...

08000dac <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dac:	4906      	ldr	r1, [pc, #24]	@ (8000dc8 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8000dae:	68cb      	ldr	r3, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000db0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000db4:	041b      	lsls	r3, r3, #16
 8000db6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000db8:	0200      	lsls	r0, r0, #8
 8000dba:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dbe:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000dc0:	4a02      	ldr	r2, [pc, #8]	@ (8000dcc <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000dc2:	431a      	orrs	r2, r3
  SCB->AIRCR =  reg_value;
 8000dc4:	60ca      	str	r2, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000dc6:	4770      	bx	lr
 8000dc8:	e000ed00 	.word	0xe000ed00
 8000dcc:	05fa0000 	.word	0x05fa0000

08000dd0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd0:	b510      	push	{r4, lr}
 8000dd2:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd4:	4b05      	ldr	r3, [pc, #20]	@ (8000dec <HAL_NVIC_SetPriority+0x1c>)
 8000dd6:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd8:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000ddc:	f7ff ffc6 	bl	8000d6c <NVIC_EncodePriority>
 8000de0:	4601      	mov	r1, r0
 8000de2:	4620      	mov	r0, r4
 8000de4:	f7ff ffb0 	bl	8000d48 <__NVIC_SetPriority>
}
 8000de8:	bd10      	pop	{r4, pc}
 8000dea:	bf00      	nop
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df0:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000df2:	f7ff ff9b 	bl	8000d2c <__NVIC_EnableIRQ>
}
 8000df6:	bd08      	pop	{r3, pc}

08000df8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df8:	3801      	subs	r0, #1
 8000dfa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000dfe:	d20b      	bcs.n	8000e18 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e00:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000e04:	6158      	str	r0, [r3, #20]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e06:	4a05      	ldr	r2, [pc, #20]	@ (8000e1c <HAL_SYSTICK_Config+0x24>)
 8000e08:	21f0      	movs	r1, #240	@ 0xf0
 8000e0a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e0e:	2000      	movs	r0, #0
 8000e10:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e12:	2207      	movs	r2, #7
 8000e14:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e16:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000e18:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e1a:	4770      	bx	lr
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <HAL_MPU_Disable>:
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000e20:	f3bf 8f5f 	dmb	sy
{
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000e24:	4b04      	ldr	r3, [pc, #16]	@ (8000e38 <HAL_MPU_Disable+0x18>)
 8000e26:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e28:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000e2c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
}
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop
 8000e38:	e000ed00 	.word	0xe000ed00

08000e3c <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000e3c:	f040 0001 	orr.w	r0, r0, #1
 8000e40:	4b05      	ldr	r3, [pc, #20]	@ (8000e58 <HAL_MPU_Enable+0x1c>)
 8000e42:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000e46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000e48:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000e4c:	625a      	str	r2, [r3, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000e4e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000e52:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000e56:	4770      	bx	lr
 8000e58:	e000ed00 	.word	0xe000ed00

08000e5c <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000e5c:	7843      	ldrb	r3, [r0, #1]
 8000e5e:	4a14      	ldr	r2, [pc, #80]	@ (8000eb0 <HAL_MPU_ConfigRegion+0x54>)
 8000e60:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000e64:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 8000e68:	f023 0301 	bic.w	r3, r3, #1
 8000e6c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000e70:	6843      	ldr	r3, [r0, #4]
 8000e72:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e76:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000e78:	7ac3      	ldrb	r3, [r0, #11]
 8000e7a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000e7c:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000e80:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000e82:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000e86:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000e88:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000e8c:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000e8e:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000e92:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000e94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000e98:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000e9a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000e9e:	7a01      	ldrb	r1, [r0, #8]
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000ea0:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000ea4:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000ea6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ea8:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8000eb4:	b430      	push	{r4, r5}
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8000eb6:	6b41      	ldr	r1, [r0, #52]	@ 0x34

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8000eb8:	6804      	ldr	r4, [r0, #0]
 8000eba:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000ebe:	4a6f      	ldr	r2, [pc, #444]	@ (800107c <FDCAN_CalcultateRamBlockAddresses+0x1c8>)
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8000ec6:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8000eca:	6804      	ldr	r4, [r0, #0]
 8000ecc:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8000ed0:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000ed4:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8000ed6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 8000eda:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8000ede:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000ee0:	440b      	add	r3, r1
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8000ee2:	6804      	ldr	r4, [r0, #0]
 8000ee4:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000ee8:	4011      	ands	r1, r2
 8000eea:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000eee:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8000ef2:	6804      	ldr	r4, [r0, #0]
 8000ef4:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8000ef8:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000efc:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8000efe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f02:	f8c4 1088 	str.w	r1, [r4, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8000f06:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000f08:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8000f0c:	6804      	ldr	r4, [r0, #0]
 8000f0e:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000f12:	4011      	ands	r1, r2
 8000f14:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000f18:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8000f1c:	6804      	ldr	r4, [r0, #0]
 8000f1e:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8000f22:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000f26:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8000f28:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f2c:	f8c4 10a0 	str.w	r1, [r4, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8000f30:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000f32:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000f34:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8000f38:	6804      	ldr	r4, [r0, #0]
 8000f3a:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000f3e:	4011      	ands	r1, r2
 8000f40:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000f44:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8000f48:	6804      	ldr	r4, [r0, #0]
 8000f4a:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8000f4e:	f421 01fe 	bic.w	r1, r1, #8323072	@ 0x7f0000
 8000f52:	6c85      	ldr	r5, [r0, #72]	@ 0x48
 8000f54:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f58:	f8c4 10b0 	str.w	r1, [r4, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8000f5c:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8000f5e:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 8000f60:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8000f64:	6804      	ldr	r4, [r0, #0]
 8000f66:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 8000f6a:	4011      	ands	r1, r2
 8000f6c:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000f70:	f8c4 10ac 	str.w	r1, [r4, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8000f74:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8000f76:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8000f78:	fb04 3301 	mla	r3, r4, r1, r3
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8000f7c:	6804      	ldr	r4, [r0, #0]
 8000f7e:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000f82:	4011      	ands	r1, r2
 8000f84:	ea41 0183 	orr.w	r1, r1, r3, lsl #2
 8000f88:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8000f8c:	6804      	ldr	r4, [r0, #0]
 8000f8e:	f8d4 10f0 	ldr.w	r1, [r4, #240]	@ 0xf0
 8000f92:	f421 117c 	bic.w	r1, r1, #4128768	@ 0x3f0000
 8000f96:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8000f98:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f9c:	f8c4 10f0 	str.w	r1, [r4, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8000fa0:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8000fa2:	eb03 0341 	add.w	r3, r3, r1, lsl #1
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8000fa6:	6804      	ldr	r4, [r0, #0]
 8000fa8:	f8d4 10c0 	ldr.w	r1, [r4, #192]	@ 0xc0
 8000fac:	400a      	ands	r2, r1
 8000fae:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
 8000fb2:	f8c4 30c0 	str.w	r3, [r4, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8000fb6:	6802      	ldr	r2, [r0, #0]
 8000fb8:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000fbc:	f423 137c 	bic.w	r3, r3, #4128768	@ 0x3f0000
 8000fc0:	6dc1      	ldr	r1, [r0, #92]	@ 0x5c
 8000fc2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fc6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8000fca:	6802      	ldr	r2, [r0, #0]
 8000fcc:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000fd0:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8000fd4:	6e01      	ldr	r1, [r0, #96]	@ 0x60
 8000fd6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000fda:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8000fde:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8000fe0:	4a27      	ldr	r2, [pc, #156]	@ (8001080 <FDCAN_CalcultateRamBlockAddresses+0x1cc>)
 8000fe2:	441a      	add	r2, r3
 8000fe4:	0092      	lsls	r2, r2, #2
 8000fe6:	66c2      	str	r2, [r0, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8000fe8:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8000fea:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8000fee:	6703      	str	r3, [r0, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8000ff0:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8000ff2:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8000ff6:	6743      	str	r3, [r0, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8000ff8:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8000ffa:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000ffc:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8001000:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8001004:	6783      	str	r3, [r0, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8001006:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8001008:	6cc4      	ldr	r4, [r0, #76]	@ 0x4c
 800100a:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800100e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8001012:	67c3      	str	r3, [r0, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8001014:	6d01      	ldr	r1, [r0, #80]	@ 0x50
 8001016:	6d44      	ldr	r4, [r0, #84]	@ 0x54
 8001018:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800101c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8001020:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8001024:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8001026:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800102a:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800102e:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 8001030:	6dc4      	ldr	r4, [r0, #92]	@ 0x5c
 8001032:	fb01 fc04 	mul.w	ip, r1, r4
 8001036:	eb03 038c 	add.w	r3, r3, ip, lsl #2
 800103a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800103e:	6e04      	ldr	r4, [r0, #96]	@ 0x60
 8001040:	fb04 f101 	mul.w	r1, r4, r1
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001044:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8001048:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 800104c:	490d      	ldr	r1, [pc, #52]	@ (8001084 <FDCAN_CalcultateRamBlockAddresses+0x1d0>)
 800104e:	428b      	cmp	r3, r1
 8001050:	d90d      	bls.n	800106e <FDCAN_CalcultateRamBlockAddresses+0x1ba>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001052:	f8d0 309c 	ldr.w	r3, [r0, #156]	@ 0x9c
 8001056:	f043 0320 	orr.w	r3, r3, #32
 800105a:	f8c0 309c 	str.w	r3, [r0, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800105e:	2303      	movs	r3, #3
 8001060:	f880 3098 	strb.w	r3, [r0, #152]	@ 0x98

    return HAL_ERROR;
 8001064:	2001      	movs	r0, #1
 8001066:	e007      	b.n	8001078 <FDCAN_CalcultateRamBlockAddresses+0x1c4>
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8001068:	2300      	movs	r3, #0
 800106a:	f842 3b04 	str.w	r3, [r2], #4
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800106e:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8001072:	4293      	cmp	r3, r2
 8001074:	d8f8      	bhi.n	8001068 <FDCAN_CalcultateRamBlockAddresses+0x1b4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8001076:	2000      	movs	r0, #0
}
 8001078:	bc30      	pop	{r4, r5}
 800107a:	4770      	bx	lr
 800107c:	ffff0003 	.word	0xffff0003
 8001080:	10002b00 	.word	0x10002b00
 8001084:	4000d3fc 	.word	0x4000d3fc

08001088 <HAL_FDCAN_Init>:
{
 8001088:	b530      	push	{r4, r5, lr}
 800108a:	b095      	sub	sp, #84	@ 0x54
 800108c:	4604      	mov	r4, r0
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800108e:	224c      	movs	r2, #76	@ 0x4c
 8001090:	49a0      	ldr	r1, [pc, #640]	@ (8001314 <HAL_FDCAN_Init+0x28c>)
 8001092:	a801      	add	r0, sp, #4
 8001094:	f006 ff1b 	bl	8007ece <memcpy>
  if (hfdcan == NULL)
 8001098:	2c00      	cmp	r4, #0
 800109a:	f000 8138 	beq.w	800130e <HAL_FDCAN_Init+0x286>
  if (hfdcan->Instance == FDCAN1)
 800109e:	6823      	ldr	r3, [r4, #0]
 80010a0:	4a9d      	ldr	r2, [pc, #628]	@ (8001318 <HAL_FDCAN_Init+0x290>)
 80010a2:	4293      	cmp	r3, r2
 80010a4:	d020      	beq.n	80010e8 <HAL_FDCAN_Init+0x60>
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80010a6:	f894 3098 	ldrb.w	r3, [r4, #152]	@ 0x98
 80010aa:	b30b      	cbz	r3, 80010f0 <HAL_FDCAN_Init+0x68>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80010ac:	6822      	ldr	r2, [r4, #0]
 80010ae:	6993      	ldr	r3, [r2, #24]
 80010b0:	f023 0310 	bic.w	r3, r3, #16
 80010b4:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 80010b6:	f7ff fe19 	bl	8000cec <HAL_GetTick>
 80010ba:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80010bc:	6823      	ldr	r3, [r4, #0]
 80010be:	699a      	ldr	r2, [r3, #24]
 80010c0:	f012 0f08 	tst.w	r2, #8
 80010c4:	d01a      	beq.n	80010fc <HAL_FDCAN_Init+0x74>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80010c6:	f7ff fe11 	bl	8000cec <HAL_GetTick>
 80010ca:	1b43      	subs	r3, r0, r5
 80010cc:	2b0a      	cmp	r3, #10
 80010ce:	d9f5      	bls.n	80010bc <HAL_FDCAN_Init+0x34>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80010d0:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 80010d4:	f043 0301 	orr.w	r3, r3, #1
 80010d8:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80010dc:	2303      	movs	r3, #3
 80010de:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 80010e2:	2001      	movs	r0, #1
}
 80010e4:	b015      	add	sp, #84	@ 0x54
 80010e6:	bd30      	pop	{r4, r5, pc}
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80010e8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80010ec:	6063      	str	r3, [r4, #4]
 80010ee:	e7da      	b.n	80010a6 <HAL_FDCAN_Init+0x1e>
    hfdcan->Lock = HAL_UNLOCKED;
 80010f0:	f884 3099 	strb.w	r3, [r4, #153]	@ 0x99
    HAL_FDCAN_MspInit(hfdcan);
 80010f4:	4620      	mov	r0, r4
 80010f6:	f000 fa39 	bl	800156c <HAL_FDCAN_MspInit>
 80010fa:	e7d7      	b.n	80010ac <HAL_FDCAN_Init+0x24>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80010fc:	699a      	ldr	r2, [r3, #24]
 80010fe:	f042 0201 	orr.w	r2, r2, #1
 8001102:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8001104:	f7ff fdf2 	bl	8000cec <HAL_GetTick>
 8001108:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800110a:	6823      	ldr	r3, [r4, #0]
 800110c:	699a      	ldr	r2, [r3, #24]
 800110e:	f012 0f01 	tst.w	r2, #1
 8001112:	d10f      	bne.n	8001134 <HAL_FDCAN_Init+0xac>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001114:	f7ff fdea 	bl	8000cec <HAL_GetTick>
 8001118:	1b40      	subs	r0, r0, r5
 800111a:	280a      	cmp	r0, #10
 800111c:	d9f5      	bls.n	800110a <HAL_FDCAN_Init+0x82>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800111e:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800112a:	2303      	movs	r3, #3
 800112c:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
      return HAL_ERROR;
 8001130:	2001      	movs	r0, #1
 8001132:	e7d7      	b.n	80010e4 <HAL_FDCAN_Init+0x5c>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001134:	699a      	ldr	r2, [r3, #24]
 8001136:	f042 0202 	orr.w	r2, r2, #2
 800113a:	619a      	str	r2, [r3, #24]
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800113c:	7c23      	ldrb	r3, [r4, #16]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d040      	beq.n	80011c4 <HAL_FDCAN_Init+0x13c>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001142:	6822      	ldr	r2, [r4, #0]
 8001144:	6993      	ldr	r3, [r2, #24]
 8001146:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800114a:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 800114c:	7c63      	ldrb	r3, [r4, #17]
 800114e:	2b01      	cmp	r3, #1
 8001150:	d03e      	beq.n	80011d0 <HAL_FDCAN_Init+0x148>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001152:	6822      	ldr	r2, [r4, #0]
 8001154:	6993      	ldr	r3, [r2, #24]
 8001156:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800115a:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 800115c:	7ca3      	ldrb	r3, [r4, #18]
 800115e:	2b01      	cmp	r3, #1
 8001160:	d03c      	beq.n	80011dc <HAL_FDCAN_Init+0x154>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001162:	6822      	ldr	r2, [r4, #0]
 8001164:	6993      	ldr	r3, [r2, #24]
 8001166:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800116a:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800116c:	6822      	ldr	r2, [r4, #0]
 800116e:	6993      	ldr	r3, [r2, #24]
 8001170:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001174:	68a1      	ldr	r1, [r4, #8]
 8001176:	430b      	orrs	r3, r1
 8001178:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800117a:	6822      	ldr	r2, [r4, #0]
 800117c:	6993      	ldr	r3, [r2, #24]
 800117e:	f023 03a4 	bic.w	r3, r3, #164	@ 0xa4
 8001182:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001184:	6822      	ldr	r2, [r4, #0]
 8001186:	6913      	ldr	r3, [r2, #16]
 8001188:	f023 0310 	bic.w	r3, r3, #16
 800118c:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800118e:	68e3      	ldr	r3, [r4, #12]
 8001190:	2b01      	cmp	r3, #1
 8001192:	d029      	beq.n	80011e8 <HAL_FDCAN_Init+0x160>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001194:	2b00      	cmp	r3, #0
 8001196:	d02c      	beq.n	80011f2 <HAL_FDCAN_Init+0x16a>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001198:	2b02      	cmp	r3, #2
 800119a:	f000 809b 	beq.w	80012d4 <HAL_FDCAN_Init+0x24c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800119e:	6822      	ldr	r2, [r4, #0]
 80011a0:	6993      	ldr	r3, [r2, #24]
 80011a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011a6:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80011a8:	6822      	ldr	r2, [r4, #0]
 80011aa:	6913      	ldr	r3, [r2, #16]
 80011ac:	f043 0310 	orr.w	r3, r3, #16
 80011b0:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80011b2:	68e3      	ldr	r3, [r4, #12]
 80011b4:	2b03      	cmp	r3, #3
 80011b6:	d11c      	bne.n	80011f2 <HAL_FDCAN_Init+0x16a>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80011b8:	6822      	ldr	r2, [r4, #0]
 80011ba:	6993      	ldr	r3, [r2, #24]
 80011bc:	f043 0320 	orr.w	r3, r3, #32
 80011c0:	6193      	str	r3, [r2, #24]
 80011c2:	e016      	b.n	80011f2 <HAL_FDCAN_Init+0x16a>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80011c4:	6822      	ldr	r2, [r4, #0]
 80011c6:	6993      	ldr	r3, [r2, #24]
 80011c8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80011cc:	6193      	str	r3, [r2, #24]
 80011ce:	e7bd      	b.n	800114c <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80011d0:	6822      	ldr	r2, [r4, #0]
 80011d2:	6993      	ldr	r3, [r2, #24]
 80011d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011d8:	6193      	str	r3, [r2, #24]
 80011da:	e7bf      	b.n	800115c <HAL_FDCAN_Init+0xd4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80011dc:	6822      	ldr	r2, [r4, #0]
 80011de:	6993      	ldr	r3, [r2, #24]
 80011e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80011e4:	6193      	str	r3, [r2, #24]
 80011e6:	e7c1      	b.n	800116c <HAL_FDCAN_Init+0xe4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80011e8:	6822      	ldr	r2, [r4, #0]
 80011ea:	6993      	ldr	r3, [r2, #24]
 80011ec:	f043 0304 	orr.w	r3, r3, #4
 80011f0:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011f2:	69a3      	ldr	r3, [r4, #24]
 80011f4:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80011f6:	69e3      	ldr	r3, [r4, #28]
 80011f8:	3b01      	subs	r3, #1
 80011fa:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80011fc:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001200:	6a22      	ldr	r2, [r4, #32]
 8001202:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001204:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001206:	6962      	ldr	r2, [r4, #20]
 8001208:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800120a:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800120c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001210:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001212:	68a3      	ldr	r3, [r4, #8]
 8001214:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001218:	d062      	beq.n	80012e0 <HAL_FDCAN_Init+0x258>
  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800121a:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 800121c:	b133      	cbz	r3, 800122c <HAL_FDCAN_Init+0x1a4>
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800121e:	6822      	ldr	r2, [r4, #0]
 8001220:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8001224:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8001226:	430b      	orrs	r3, r1
 8001228:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800122c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800122e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8001230:	42d3      	cmn	r3, r2
 8001232:	d00d      	beq.n	8001250 <HAL_FDCAN_Init+0x1c8>
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001234:	6821      	ldr	r1, [r4, #0]
 8001236:	f8d1 30c8 	ldr.w	r3, [r1, #200]	@ 0xc8
 800123a:	f023 0307 	bic.w	r3, r3, #7
 800123e:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8001240:	a814      	add	r0, sp, #80	@ 0x50
 8001242:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001246:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800124a:	4313      	orrs	r3, r2
 800124c:	f8c1 30c8 	str.w	r3, [r1, #200]	@ 0xc8
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001250:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001252:	b16b      	cbz	r3, 8001270 <HAL_FDCAN_Init+0x1e8>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8001254:	6821      	ldr	r1, [r4, #0]
 8001256:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 800125a:	f023 0307 	bic.w	r3, r3, #7
 800125e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001260:	a814      	add	r0, sp, #80	@ 0x50
 8001262:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001266:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800126a:	4313      	orrs	r3, r2
 800126c:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8001270:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001272:	b173      	cbz	r3, 8001292 <HAL_FDCAN_Init+0x20a>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001274:	6821      	ldr	r1, [r4, #0]
 8001276:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 800127a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800127e:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8001280:	a814      	add	r0, sp, #80	@ 0x50
 8001282:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001286:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 800128a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800128e:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001292:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001294:	b173      	cbz	r3, 80012b4 <HAL_FDCAN_Init+0x22c>
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001296:	6821      	ldr	r1, [r4, #0]
 8001298:	f8d1 30bc 	ldr.w	r3, [r1, #188]	@ 0xbc
 800129c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80012a0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80012a2:	a814      	add	r0, sp, #80	@ 0x50
 80012a4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012a8:	f852 2c4c 	ldr.w	r2, [r2, #-76]
 80012ac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80012b0:	f8c1 30bc 	str.w	r3, [r1, #188]	@ 0xbc
  if (hfdcan->Instance == FDCAN1)
 80012b4:	6822      	ldr	r2, [r4, #0]
 80012b6:	4b18      	ldr	r3, [pc, #96]	@ (8001318 <HAL_FDCAN_Init+0x290>)
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d022      	beq.n	8001302 <HAL_FDCAN_Init+0x27a>
  hfdcan->LatestTxFifoQRequest = 0U;
 80012bc:	2300      	movs	r3, #0
 80012be:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80012c2:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80012c6:	2301      	movs	r3, #1
 80012c8:	f884 3098 	strb.w	r3, [r4, #152]	@ 0x98
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80012cc:	4620      	mov	r0, r4
 80012ce:	f7ff fdf1 	bl	8000eb4 <FDCAN_CalcultateRamBlockAddresses>
  return status;
 80012d2:	e707      	b.n	80010e4 <HAL_FDCAN_Init+0x5c>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80012d4:	6822      	ldr	r2, [r4, #0]
 80012d6:	6993      	ldr	r3, [r2, #24]
 80012d8:	f043 0320 	orr.w	r3, r3, #32
 80012dc:	6193      	str	r3, [r2, #24]
 80012de:	e788      	b.n	80011f2 <HAL_FDCAN_Init+0x16a>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012e0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80012e2:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80012e4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80012e6:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012e8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80012ec:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80012ee:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80012f0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80012f4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80012f6:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012f8:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80012fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80012fe:	60cb      	str	r3, [r1, #12]
 8001300:	e78b      	b.n	800121a <HAL_FDCAN_Init+0x192>
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001302:	6862      	ldr	r2, [r4, #4]
 8001304:	6893      	ldr	r3, [r2, #8]
 8001306:	f023 0303 	bic.w	r3, r3, #3
 800130a:	6093      	str	r3, [r2, #8]
 800130c:	e7d6      	b.n	80012bc <HAL_FDCAN_Init+0x234>
    return HAL_ERROR;
 800130e:	2001      	movs	r0, #1
 8001310:	e6e8      	b.n	80010e4 <HAL_FDCAN_Init+0x5c>
 8001312:	bf00      	nop
 8001314:	08008da4 	.word	0x08008da4
 8001318:	4000a000 	.word	0x4000a000

0800131c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800131c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800131e:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8001320:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001322:	e06b      	b.n	80013fc <HAL_GPIO_Init+0xe0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001324:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001326:	005e      	lsls	r6, r3, #1
 8001328:	2403      	movs	r4, #3
 800132a:	40b4      	lsls	r4, r6
 800132c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001330:	68cc      	ldr	r4, [r1, #12]
 8001332:	40b4      	lsls	r4, r6
 8001334:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001336:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001338:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800133a:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800133e:	684c      	ldr	r4, [r1, #4]
 8001340:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8001344:	409c      	lsls	r4, r3
 8001346:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001348:	6044      	str	r4, [r0, #4]
 800134a:	e069      	b.n	8001420 <HAL_GPIO_Init+0x104>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800134c:	08dd      	lsrs	r5, r3, #3
 800134e:	3508      	adds	r5, #8
 8001350:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001354:	f003 0c07 	and.w	ip, r3, #7
 8001358:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800135c:	f04f 0e0f 	mov.w	lr, #15
 8001360:	fa0e fe0c 	lsl.w	lr, lr, ip
 8001364:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001368:	690c      	ldr	r4, [r1, #16]
 800136a:	fa04 f40c 	lsl.w	r4, r4, ip
 800136e:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001372:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8001376:	e06b      	b.n	8001450 <HAL_GPIO_Init+0x134>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001378:	2409      	movs	r4, #9
 800137a:	e000      	b.n	800137e <HAL_GPIO_Init+0x62>
 800137c:	2400      	movs	r4, #0
 800137e:	fa04 f40e 	lsl.w	r4, r4, lr
 8001382:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001384:	f10c 0c02 	add.w	ip, ip, #2
 8001388:	4d69      	ldr	r5, [pc, #420]	@ (8001530 <HAL_GPIO_Init+0x214>)
 800138a:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800138e:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
 8001392:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001394:	43d4      	mvns	r4, r2
 8001396:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800139a:	684f      	ldr	r7, [r1, #4]
 800139c:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 80013a0:	d001      	beq.n	80013a6 <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 80013a2:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80013a6:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80013aa:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80013ac:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80013ae:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013b2:	684f      	ldr	r7, [r1, #4]
 80013b4:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 80013b8:	d001      	beq.n	80013be <HAL_GPIO_Init+0xa2>
        {
          temp |= iocurrent;
 80013ba:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80013be:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80013c2:	606e      	str	r6, [r5, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80013c4:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 80013c8:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013cc:	684f      	ldr	r7, [r1, #4]
 80013ce:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 80013d2:	d001      	beq.n	80013d8 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80013d4:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80013d8:	f04f 45b0 	mov.w	r5, #1476395008	@ 0x58000000
 80013dc:	f8c5 6084 	str.w	r6, [r5, #132]	@ 0x84

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80013e0:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 80013e4:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013e6:	684e      	ldr	r6, [r1, #4]
 80013e8:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 80013ec:	d001      	beq.n	80013f2 <HAL_GPIO_Init+0xd6>
        {
          temp |= iocurrent;
 80013ee:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80013f2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80013f6:	f8c2 4080 	str.w	r4, [r2, #128]	@ 0x80
      }
    }

    position++;
 80013fa:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80013fc:	680a      	ldr	r2, [r1, #0]
 80013fe:	fa32 f403 	lsrs.w	r4, r2, r3
 8001402:	f000 8092 	beq.w	800152a <HAL_GPIO_Init+0x20e>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001406:	f04f 0c01 	mov.w	ip, #1
 800140a:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00U)
 800140e:	ea1c 0202 	ands.w	r2, ip, r2
 8001412:	d0f2      	beq.n	80013fa <HAL_GPIO_Init+0xde>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001414:	684c      	ldr	r4, [r1, #4]
 8001416:	f004 0403 	and.w	r4, r4, #3
 800141a:	3c01      	subs	r4, #1
 800141c:	2c01      	cmp	r4, #1
 800141e:	d981      	bls.n	8001324 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001420:	684c      	ldr	r4, [r1, #4]
 8001422:	f004 0403 	and.w	r4, r4, #3
 8001426:	2c03      	cmp	r4, #3
 8001428:	d00c      	beq.n	8001444 <HAL_GPIO_Init+0x128>
      temp = GPIOx->PUPDR;
 800142a:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800142c:	005d      	lsls	r5, r3, #1
 800142e:	f04f 0c03 	mov.w	ip, #3
 8001432:	fa0c fc05 	lsl.w	ip, ip, r5
 8001436:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800143a:	688c      	ldr	r4, [r1, #8]
 800143c:	40ac      	lsls	r4, r5
 800143e:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->PUPDR = temp;
 8001442:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001444:	684c      	ldr	r4, [r1, #4]
 8001446:	f004 0403 	and.w	r4, r4, #3
 800144a:	2c02      	cmp	r4, #2
 800144c:	f43f af7e 	beq.w	800134c <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8001450:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001452:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001456:	f04f 0c03 	mov.w	ip, #3
 800145a:	fa0c fc0e 	lsl.w	ip, ip, lr
 800145e:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001462:	684c      	ldr	r4, [r1, #4]
 8001464:	f004 0403 	and.w	r4, r4, #3
 8001468:	fa04 f40e 	lsl.w	r4, r4, lr
 800146c:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8001470:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001472:	684c      	ldr	r4, [r1, #4]
 8001474:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8001478:	d0bf      	beq.n	80013fa <HAL_GPIO_Init+0xde>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800147a:	4c2e      	ldr	r4, [pc, #184]	@ (8001534 <HAL_GPIO_Init+0x218>)
 800147c:	f8d4 50f4 	ldr.w	r5, [r4, #244]	@ 0xf4
 8001480:	f045 0502 	orr.w	r5, r5, #2
 8001484:	f8c4 50f4 	str.w	r5, [r4, #244]	@ 0xf4
 8001488:	f8d4 40f4 	ldr.w	r4, [r4, #244]	@ 0xf4
 800148c:	f004 0402 	and.w	r4, r4, #2
 8001490:	9401      	str	r4, [sp, #4]
 8001492:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001494:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8001498:	f10c 0502 	add.w	r5, ip, #2
 800149c:	4c24      	ldr	r4, [pc, #144]	@ (8001530 <HAL_GPIO_Init+0x214>)
 800149e:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80014a2:	f003 0e03 	and.w	lr, r3, #3
 80014a6:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80014aa:	240f      	movs	r4, #15
 80014ac:	fa04 f40e 	lsl.w	r4, r4, lr
 80014b0:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80014b4:	4c20      	ldr	r4, [pc, #128]	@ (8001538 <HAL_GPIO_Init+0x21c>)
 80014b6:	42a0      	cmp	r0, r4
 80014b8:	f43f af60 	beq.w	800137c <HAL_GPIO_Init+0x60>
 80014bc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014c0:	42a0      	cmp	r0, r4
 80014c2:	d022      	beq.n	800150a <HAL_GPIO_Init+0x1ee>
 80014c4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014c8:	42a0      	cmp	r0, r4
 80014ca:	d020      	beq.n	800150e <HAL_GPIO_Init+0x1f2>
 80014cc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014d0:	42a0      	cmp	r0, r4
 80014d2:	d01e      	beq.n	8001512 <HAL_GPIO_Init+0x1f6>
 80014d4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014d8:	42a0      	cmp	r0, r4
 80014da:	d01c      	beq.n	8001516 <HAL_GPIO_Init+0x1fa>
 80014dc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014e0:	42a0      	cmp	r0, r4
 80014e2:	d01a      	beq.n	800151a <HAL_GPIO_Init+0x1fe>
 80014e4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014e8:	42a0      	cmp	r0, r4
 80014ea:	d018      	beq.n	800151e <HAL_GPIO_Init+0x202>
 80014ec:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014f0:	42a0      	cmp	r0, r4
 80014f2:	d016      	beq.n	8001522 <HAL_GPIO_Init+0x206>
 80014f4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014f8:	42a0      	cmp	r0, r4
 80014fa:	d014      	beq.n	8001526 <HAL_GPIO_Init+0x20a>
 80014fc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8001500:	42a0      	cmp	r0, r4
 8001502:	f43f af39 	beq.w	8001378 <HAL_GPIO_Init+0x5c>
 8001506:	240a      	movs	r4, #10
 8001508:	e739      	b.n	800137e <HAL_GPIO_Init+0x62>
 800150a:	2401      	movs	r4, #1
 800150c:	e737      	b.n	800137e <HAL_GPIO_Init+0x62>
 800150e:	2402      	movs	r4, #2
 8001510:	e735      	b.n	800137e <HAL_GPIO_Init+0x62>
 8001512:	2403      	movs	r4, #3
 8001514:	e733      	b.n	800137e <HAL_GPIO_Init+0x62>
 8001516:	2404      	movs	r4, #4
 8001518:	e731      	b.n	800137e <HAL_GPIO_Init+0x62>
 800151a:	2405      	movs	r4, #5
 800151c:	e72f      	b.n	800137e <HAL_GPIO_Init+0x62>
 800151e:	2406      	movs	r4, #6
 8001520:	e72d      	b.n	800137e <HAL_GPIO_Init+0x62>
 8001522:	2407      	movs	r4, #7
 8001524:	e72b      	b.n	800137e <HAL_GPIO_Init+0x62>
 8001526:	2408      	movs	r4, #8
 8001528:	e729      	b.n	800137e <HAL_GPIO_Init+0x62>
  }
}
 800152a:	b003      	add	sp, #12
 800152c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800152e:	bf00      	nop
 8001530:	58000400 	.word	0x58000400
 8001534:	58024400 	.word	0x58024400
 8001538:	58020000 	.word	0x58020000

0800153c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800153c:	b10a      	cbz	r2, 8001542 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800153e:	6181      	str	r1, [r0, #24]
 8001540:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001542:	0409      	lsls	r1, r1, #16
 8001544:	6181      	str	r1, [r0, #24]
  }
}
 8001546:	4770      	bx	lr

08001548 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001548:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800154a:	4b07      	ldr	r3, [pc, #28]	@ (8001568 <HAL_MspInit+0x20>)
 800154c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8001550:	f042 0202 	orr.w	r2, r2, #2
 8001554:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8001558:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	9301      	str	r3, [sp, #4]
 8001562:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001564:	b002      	add	sp, #8
 8001566:	4770      	bx	lr
 8001568:	58024400 	.word	0x58024400

0800156c <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 800156c:	b510      	push	{r4, lr}
 800156e:	b0b8      	sub	sp, #224	@ 0xe0
 8001570:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001572:	2100      	movs	r1, #0
 8001574:	9133      	str	r1, [sp, #204]	@ 0xcc
 8001576:	9134      	str	r1, [sp, #208]	@ 0xd0
 8001578:	9135      	str	r1, [sp, #212]	@ 0xd4
 800157a:	9136      	str	r1, [sp, #216]	@ 0xd8
 800157c:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800157e:	22c0      	movs	r2, #192	@ 0xc0
 8001580:	a802      	add	r0, sp, #8
 8001582:	f006 fc29 	bl	8007dd8 <memset>
  if(hfdcan->Instance==FDCAN1)
 8001586:	6822      	ldr	r2, [r4, #0]
 8001588:	4b1d      	ldr	r3, [pc, #116]	@ (8001600 <HAL_FDCAN_MspInit+0x94>)
 800158a:	429a      	cmp	r2, r3
 800158c:	d001      	beq.n	8001592 <HAL_FDCAN_MspInit+0x26>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800158e:	b038      	add	sp, #224	@ 0xe0
 8001590:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001592:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001596:	2300      	movs	r3, #0
 8001598:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 800159c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80015a0:	931e      	str	r3, [sp, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015a2:	a802      	add	r0, sp, #8
 80015a4:	f002 f82c 	bl	8003600 <HAL_RCCEx_PeriphCLKConfig>
 80015a8:	bb30      	cbnz	r0, 80015f8 <HAL_FDCAN_MspInit+0x8c>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 80015aa:	4b16      	ldr	r3, [pc, #88]	@ (8001604 <HAL_FDCAN_MspInit+0x98>)
 80015ac:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 80015b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80015b4:	f8c3 20ec 	str.w	r2, [r3, #236]	@ 0xec
 80015b8:	f8d3 20ec 	ldr.w	r2, [r3, #236]	@ 0xec
 80015bc:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 80015c0:	9200      	str	r2, [sp, #0]
 80015c2:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015c4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80015c8:	f042 0208 	orr.w	r2, r2, #8
 80015cc:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80015d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d4:	f003 0308 	and.w	r3, r3, #8
 80015d8:	9301      	str	r3, [sp, #4]
 80015da:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = MPU_CAN_RX_Pin|MPU_CAN_TX_Pin;
 80015dc:	2303      	movs	r3, #3
 80015de:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015e0:	2302      	movs	r3, #2
 80015e2:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	9335      	str	r3, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e8:	9336      	str	r3, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80015ea:	2309      	movs	r3, #9
 80015ec:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015ee:	a933      	add	r1, sp, #204	@ 0xcc
 80015f0:	4805      	ldr	r0, [pc, #20]	@ (8001608 <HAL_FDCAN_MspInit+0x9c>)
 80015f2:	f7ff fe93 	bl	800131c <HAL_GPIO_Init>
}
 80015f6:	e7ca      	b.n	800158e <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 80015f8:	f7ff f896 	bl	8000728 <Error_Handler>
 80015fc:	e7d5      	b.n	80015aa <HAL_FDCAN_MspInit+0x3e>
 80015fe:	bf00      	nop
 8001600:	4000a000 	.word	0x4000a000
 8001604:	58024400 	.word	0x58024400
 8001608:	58020c00 	.word	0x58020c00

0800160c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800160c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800160e:	b0c3      	sub	sp, #268	@ 0x10c
 8001610:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001612:	2100      	movs	r1, #0
 8001614:	913d      	str	r1, [sp, #244]	@ 0xf4
 8001616:	913e      	str	r1, [sp, #248]	@ 0xf8
 8001618:	913f      	str	r1, [sp, #252]	@ 0xfc
 800161a:	9140      	str	r1, [sp, #256]	@ 0x100
 800161c:	9141      	str	r1, [sp, #260]	@ 0x104
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800161e:	22c0      	movs	r2, #192	@ 0xc0
 8001620:	a80c      	add	r0, sp, #48	@ 0x30
 8001622:	f006 fbd9 	bl	8007dd8 <memset>
  if(hspi->Instance==SPI1)
 8001626:	6823      	ldr	r3, [r4, #0]
 8001628:	4a92      	ldr	r2, [pc, #584]	@ (8001874 <HAL_SPI_MspInit+0x268>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d00c      	beq.n	8001648 <HAL_SPI_MspInit+0x3c>

    /* USER CODE BEGIN SPI1_MspInit 1 */

    /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hspi->Instance==SPI3)
 800162e:	4a92      	ldr	r2, [pc, #584]	@ (8001878 <HAL_SPI_MspInit+0x26c>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d054      	beq.n	80016de <HAL_SPI_MspInit+0xd2>

    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }
  else if(hspi->Instance==SPI4)
 8001634:	4a91      	ldr	r2, [pc, #580]	@ (800187c <HAL_SPI_MspInit+0x270>)
 8001636:	4293      	cmp	r3, r2
 8001638:	f000 809e 	beq.w	8001778 <HAL_SPI_MspInit+0x16c>

    /* USER CODE BEGIN SPI4_MspInit 1 */

    /* USER CODE END SPI4_MspInit 1 */
  }
  else if(hspi->Instance==SPI6)
 800163c:	4a90      	ldr	r2, [pc, #576]	@ (8001880 <HAL_SPI_MspInit+0x274>)
 800163e:	4293      	cmp	r3, r2
 8001640:	f000 80cd 	beq.w	80017de <HAL_SPI_MspInit+0x1d2>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 8001644:	b043      	add	sp, #268	@ 0x10c
 8001646:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001648:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800164c:	2300      	movs	r3, #0
 800164e:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001652:	a80c      	add	r0, sp, #48	@ 0x30
 8001654:	f001 ffd4 	bl	8003600 <HAL_RCCEx_PeriphCLKConfig>
 8001658:	2800      	cmp	r0, #0
 800165a:	d13d      	bne.n	80016d8 <HAL_SPI_MspInit+0xcc>
    __HAL_RCC_SPI1_CLK_ENABLE();
 800165c:	4b89      	ldr	r3, [pc, #548]	@ (8001884 <HAL_SPI_MspInit+0x278>)
 800165e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001662:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001666:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 800166a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800166e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001672:	9201      	str	r2, [sp, #4]
 8001674:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001676:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800167a:	f042 0201 	orr.w	r2, r2, #1
 800167e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001682:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001686:	f002 0201 	and.w	r2, r2, #1
 800168a:	9202      	str	r2, [sp, #8]
 800168c:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800168e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001692:	f042 0208 	orr.w	r2, r2, #8
 8001696:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800169a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800169e:	f003 0308 	and.w	r3, r3, #8
 80016a2:	9303      	str	r3, [sp, #12]
 80016a4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = IMU_SCK_Pin|IMU_MISO_Pin;
 80016a6:	2360      	movs	r3, #96	@ 0x60
 80016a8:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016aa:	2702      	movs	r7, #2
 80016ac:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ae:	2400      	movs	r4, #0
 80016b0:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b2:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016b4:	2605      	movs	r6, #5
 80016b6:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b8:	ad3d      	add	r5, sp, #244	@ 0xf4
 80016ba:	4629      	mov	r1, r5
 80016bc:	4872      	ldr	r0, [pc, #456]	@ (8001888 <HAL_SPI_MspInit+0x27c>)
 80016be:	f7ff fe2d 	bl	800131c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IMU_MOSI_Pin;
 80016c2:	2380      	movs	r3, #128	@ 0x80
 80016c4:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c6:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016ca:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80016cc:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(IMU_MOSI_GPIO_Port, &GPIO_InitStruct);
 80016ce:	4629      	mov	r1, r5
 80016d0:	486e      	ldr	r0, [pc, #440]	@ (800188c <HAL_SPI_MspInit+0x280>)
 80016d2:	f7ff fe23 	bl	800131c <HAL_GPIO_Init>
 80016d6:	e7b5      	b.n	8001644 <HAL_SPI_MspInit+0x38>
      Error_Handler();
 80016d8:	f7ff f826 	bl	8000728 <Error_Handler>
 80016dc:	e7be      	b.n	800165c <HAL_SPI_MspInit+0x50>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80016de:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016e2:	2300      	movs	r3, #0
 80016e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016e8:	a80c      	add	r0, sp, #48	@ 0x30
 80016ea:	f001 ff89 	bl	8003600 <HAL_RCCEx_PeriphCLKConfig>
 80016ee:	2800      	cmp	r0, #0
 80016f0:	d13f      	bne.n	8001772 <HAL_SPI_MspInit+0x166>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80016f2:	4b64      	ldr	r3, [pc, #400]	@ (8001884 <HAL_SPI_MspInit+0x278>)
 80016f4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80016f8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80016fc:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 8001700:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001704:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 8001708:	9204      	str	r2, [sp, #16]
 800170a:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800170c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001710:	f042 0202 	orr.w	r2, r2, #2
 8001714:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001718:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800171c:	f002 0202 	and.w	r2, r2, #2
 8001720:	9205      	str	r2, [sp, #20]
 8001722:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001724:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001728:	f042 0204 	orr.w	r2, r2, #4
 800172c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001730:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001734:	f003 0304 	and.w	r3, r3, #4
 8001738:	9306      	str	r3, [sp, #24]
 800173a:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = MAG_MOSI_Pin;
 800173c:	2304      	movs	r3, #4
 800173e:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001740:	2602      	movs	r6, #2
 8001742:	963e      	str	r6, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	2400      	movs	r4, #0
 8001746:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001748:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 800174a:	2307      	movs	r3, #7
 800174c:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(MAG_MOSI_GPIO_Port, &GPIO_InitStruct);
 800174e:	ad3d      	add	r5, sp, #244	@ 0xf4
 8001750:	4629      	mov	r1, r5
 8001752:	484f      	ldr	r0, [pc, #316]	@ (8001890 <HAL_SPI_MspInit+0x284>)
 8001754:	f7ff fde2 	bl	800131c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MAG_SCK_Pin|MAG_MISO_Pin;
 8001758:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800175c:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800175e:	963e      	str	r6, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001762:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001764:	2306      	movs	r3, #6
 8001766:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001768:	4629      	mov	r1, r5
 800176a:	484a      	ldr	r0, [pc, #296]	@ (8001894 <HAL_SPI_MspInit+0x288>)
 800176c:	f7ff fdd6 	bl	800131c <HAL_GPIO_Init>
 8001770:	e768      	b.n	8001644 <HAL_SPI_MspInit+0x38>
      Error_Handler();
 8001772:	f7fe ffd9 	bl	8000728 <Error_Handler>
 8001776:	e7bc      	b.n	80016f2 <HAL_SPI_MspInit+0xe6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8001778:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800177c:	2300      	movs	r3, #0
 800177e:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001782:	a80c      	add	r0, sp, #48	@ 0x30
 8001784:	f001 ff3c 	bl	8003600 <HAL_RCCEx_PeriphCLKConfig>
 8001788:	bb30      	cbnz	r0, 80017d8 <HAL_SPI_MspInit+0x1cc>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800178a:	4b3e      	ldr	r3, [pc, #248]	@ (8001884 <HAL_SPI_MspInit+0x278>)
 800178c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001790:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001794:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001798:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 800179c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80017a0:	9207      	str	r2, [sp, #28]
 80017a2:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80017a4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80017a8:	f042 0210 	orr.w	r2, r2, #16
 80017ac:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80017b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017b4:	f003 0310 	and.w	r3, r3, #16
 80017b8:	9308      	str	r3, [sp, #32]
 80017ba:	9b08      	ldr	r3, [sp, #32]
    GPIO_InitStruct.Pin = BAR_SCK_Pin|BAR_MISO_Pin|BAR_MOSI_Pin;
 80017bc:	2364      	movs	r3, #100	@ 0x64
 80017be:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c0:	2302      	movs	r3, #2
 80017c2:	933e      	str	r3, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c4:	2300      	movs	r3, #0
 80017c6:	933f      	str	r3, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c8:	9340      	str	r3, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80017ca:	2305      	movs	r3, #5
 80017cc:	9341      	str	r3, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80017ce:	a93d      	add	r1, sp, #244	@ 0xf4
 80017d0:	4831      	ldr	r0, [pc, #196]	@ (8001898 <HAL_SPI_MspInit+0x28c>)
 80017d2:	f7ff fda3 	bl	800131c <HAL_GPIO_Init>
 80017d6:	e735      	b.n	8001644 <HAL_SPI_MspInit+0x38>
      Error_Handler();
 80017d8:	f7fe ffa6 	bl	8000728 <Error_Handler>
 80017dc:	e7d5      	b.n	800178a <HAL_SPI_MspInit+0x17e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 80017de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017e2:	2300      	movs	r3, #0
 80017e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017e8:	a80c      	add	r0, sp, #48	@ 0x30
 80017ea:	f001 ff09 	bl	8003600 <HAL_RCCEx_PeriphCLKConfig>
 80017ee:	2800      	cmp	r0, #0
 80017f0:	d13d      	bne.n	800186e <HAL_SPI_MspInit+0x262>
    __HAL_RCC_SPI6_CLK_ENABLE();
 80017f2:	4b24      	ldr	r3, [pc, #144]	@ (8001884 <HAL_SPI_MspInit+0x278>)
 80017f4:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 80017f8:	f042 0220 	orr.w	r2, r2, #32
 80017fc:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8001800:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8001804:	f002 0220 	and.w	r2, r2, #32
 8001808:	9209      	str	r2, [sp, #36]	@ 0x24
 800180a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800180c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001810:	f042 0201 	orr.w	r2, r2, #1
 8001814:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001818:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800181c:	f002 0201 	and.w	r2, r2, #1
 8001820:	920a      	str	r2, [sp, #40]	@ 0x28
 8001822:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001824:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001828:	f042 0202 	orr.w	r2, r2, #2
 800182c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001830:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001834:	f003 0302 	and.w	r3, r3, #2
 8001838:	930b      	str	r3, [sp, #44]	@ 0x2c
 800183a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Pin = MCU_MOSI_Pin;
 800183c:	2380      	movs	r3, #128	@ 0x80
 800183e:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001840:	2702      	movs	r7, #2
 8001842:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	2400      	movs	r4, #0
 8001846:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001848:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 800184a:	2608      	movs	r6, #8
 800184c:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(MCU_MOSI_GPIO_Port, &GPIO_InitStruct);
 800184e:	ad3d      	add	r5, sp, #244	@ 0xf4
 8001850:	4629      	mov	r1, r5
 8001852:	480d      	ldr	r0, [pc, #52]	@ (8001888 <HAL_SPI_MspInit+0x27c>)
 8001854:	f7ff fd62 	bl	800131c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MCU_SCK_Pin|MCU_MISO_Pin;
 8001858:	2318      	movs	r3, #24
 800185a:	933d      	str	r3, [sp, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185c:	973e      	str	r7, [sp, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	943f      	str	r4, [sp, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001860:	9440      	str	r4, [sp, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_SPI6;
 8001862:	9641      	str	r6, [sp, #260]	@ 0x104
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001864:	4629      	mov	r1, r5
 8001866:	480a      	ldr	r0, [pc, #40]	@ (8001890 <HAL_SPI_MspInit+0x284>)
 8001868:	f7ff fd58 	bl	800131c <HAL_GPIO_Init>
}
 800186c:	e6ea      	b.n	8001644 <HAL_SPI_MspInit+0x38>
      Error_Handler();
 800186e:	f7fe ff5b 	bl	8000728 <Error_Handler>
 8001872:	e7be      	b.n	80017f2 <HAL_SPI_MspInit+0x1e6>
 8001874:	40013000 	.word	0x40013000
 8001878:	40003c00 	.word	0x40003c00
 800187c:	40013400 	.word	0x40013400
 8001880:	58001400 	.word	0x58001400
 8001884:	58024400 	.word	0x58024400
 8001888:	58020000 	.word	0x58020000
 800188c:	58020c00 	.word	0x58020c00
 8001890:	58020400 	.word	0x58020400
 8001894:	58020800 	.word	0x58020800
 8001898:	58021000 	.word	0x58021000

0800189c <HAL_TIM_PWM_MspInit>:
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 800189c:	6802      	ldr	r2, [r0, #0]
 800189e:	4b0a      	ldr	r3, [pc, #40]	@ (80018c8 <HAL_TIM_PWM_MspInit+0x2c>)
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d000      	beq.n	80018a6 <HAL_TIM_PWM_MspInit+0xa>
 80018a4:	4770      	bx	lr
{
 80018a6:	b082      	sub	sp, #8
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018a8:	4b08      	ldr	r3, [pc, #32]	@ (80018cc <HAL_TIM_PWM_MspInit+0x30>)
 80018aa:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80018ae:	f042 0201 	orr.w	r2, r2, #1
 80018b2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 80018b6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	9301      	str	r3, [sp, #4]
 80018c0:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80018c2:	b002      	add	sp, #8
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	40010000 	.word	0x40010000
 80018cc:	58024400 	.word	0x58024400

080018d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018d0:	b500      	push	{lr}
 80018d2:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d4:	2300      	movs	r3, #0
 80018d6:	9301      	str	r3, [sp, #4]
 80018d8:	9302      	str	r3, [sp, #8]
 80018da:	9303      	str	r3, [sp, #12]
 80018dc:	9304      	str	r3, [sp, #16]
 80018de:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 80018e0:	6802      	ldr	r2, [r0, #0]
 80018e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <HAL_TIM_MspPostInit+0x50>)
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d002      	beq.n	80018ee <HAL_TIM_MspPostInit+0x1e>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80018e8:	b007      	add	sp, #28
 80018ea:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80018ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001924 <HAL_TIM_MspPostInit+0x54>)
 80018f0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80018f4:	f042 0210 	orr.w	r2, r2, #16
 80018f8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80018fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001900:	f003 0310 	and.w	r3, r3, #16
 8001904:	9300      	str	r3, [sp, #0]
 8001906:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = IMU_FSYNC_Pin;
 8001908:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800190c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190e:	2302      	movs	r3, #2
 8001910:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001912:	2301      	movs	r3, #1
 8001914:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(IMU_FSYNC_GPIO_Port, &GPIO_InitStruct);
 8001916:	a901      	add	r1, sp, #4
 8001918:	4803      	ldr	r0, [pc, #12]	@ (8001928 <HAL_TIM_MspPostInit+0x58>)
 800191a:	f7ff fcff 	bl	800131c <HAL_GPIO_Init>
}
 800191e:	e7e3      	b.n	80018e8 <HAL_TIM_MspPostInit+0x18>
 8001920:	40010000 	.word	0x40010000
 8001924:	58024400 	.word	0x58024400
 8001928:	58021000 	.word	0x58021000

0800192c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800192c:	b510      	push	{r4, lr}
 800192e:	b0bc      	sub	sp, #240	@ 0xf0
 8001930:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001932:	2100      	movs	r1, #0
 8001934:	9137      	str	r1, [sp, #220]	@ 0xdc
 8001936:	9138      	str	r1, [sp, #224]	@ 0xe0
 8001938:	9139      	str	r1, [sp, #228]	@ 0xe4
 800193a:	913a      	str	r1, [sp, #232]	@ 0xe8
 800193c:	913b      	str	r1, [sp, #236]	@ 0xec
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800193e:	22c0      	movs	r2, #192	@ 0xc0
 8001940:	a806      	add	r0, sp, #24
 8001942:	f006 fa49 	bl	8007dd8 <memset>
  if(huart->Instance==UART4)
 8001946:	6823      	ldr	r3, [r4, #0]
 8001948:	4a50      	ldr	r2, [pc, #320]	@ (8001a8c <HAL_UART_MspInit+0x160>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d007      	beq.n	800195e <HAL_UART_MspInit+0x32>

    /* USER CODE BEGIN UART4_MspInit 1 */

    /* USER CODE END UART4_MspInit 1 */
  }
  else if(huart->Instance==UART8)
 800194e:	4a50      	ldr	r2, [pc, #320]	@ (8001a90 <HAL_UART_MspInit+0x164>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d036      	beq.n	80019c2 <HAL_UART_MspInit+0x96>

    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 8001954:	4a4f      	ldr	r2, [pc, #316]	@ (8001a94 <HAL_UART_MspInit+0x168>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d065      	beq.n	8001a26 <HAL_UART_MspInit+0xfa>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 800195a:	b03c      	add	sp, #240	@ 0xf0
 800195c:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800195e:	2202      	movs	r2, #2
 8001960:	2300      	movs	r3, #0
 8001962:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001966:	a806      	add	r0, sp, #24
 8001968:	f001 fe4a 	bl	8003600 <HAL_RCCEx_PeriphCLKConfig>
 800196c:	bb30      	cbnz	r0, 80019bc <HAL_UART_MspInit+0x90>
    __HAL_RCC_UART4_CLK_ENABLE();
 800196e:	4b4a      	ldr	r3, [pc, #296]	@ (8001a98 <HAL_UART_MspInit+0x16c>)
 8001970:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001974:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8001978:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800197c:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8001980:	f402 2200 	and.w	r2, r2, #524288	@ 0x80000
 8001984:	9200      	str	r2, [sp, #0]
 8001986:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001988:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800198c:	f042 0201 	orr.w	r2, r2, #1
 8001990:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001994:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	9301      	str	r3, [sp, #4]
 800199e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = TPU_TX_Pin|TPU_RX_Pin;
 80019a0:	2303      	movs	r3, #3
 80019a2:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019a4:	2312      	movs	r3, #18
 80019a6:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ac:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80019ae:	2308      	movs	r3, #8
 80019b0:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019b2:	a937      	add	r1, sp, #220	@ 0xdc
 80019b4:	4839      	ldr	r0, [pc, #228]	@ (8001a9c <HAL_UART_MspInit+0x170>)
 80019b6:	f7ff fcb1 	bl	800131c <HAL_GPIO_Init>
 80019ba:	e7ce      	b.n	800195a <HAL_UART_MspInit+0x2e>
      Error_Handler();
 80019bc:	f7fe feb4 	bl	8000728 <Error_Handler>
 80019c0:	e7d5      	b.n	800196e <HAL_UART_MspInit+0x42>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 80019c2:	2202      	movs	r2, #2
 80019c4:	2300      	movs	r3, #0
 80019c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019ca:	a806      	add	r0, sp, #24
 80019cc:	f001 fe18 	bl	8003600 <HAL_RCCEx_PeriphCLKConfig>
 80019d0:	bb30      	cbnz	r0, 8001a20 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_UART8_CLK_ENABLE();
 80019d2:	4b31      	ldr	r3, [pc, #196]	@ (8001a98 <HAL_UART_MspInit+0x16c>)
 80019d4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80019d8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80019dc:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 80019e0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 80019e4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80019e8:	9202      	str	r2, [sp, #8]
 80019ea:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019ec:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 80019f0:	f042 0210 	orr.w	r2, r2, #16
 80019f4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 80019f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019fc:	f003 0310 	and.w	r3, r3, #16
 8001a00:	9303      	str	r3, [sp, #12]
 8001a02:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = SPU_RX_Pin|SPU_TX_Pin;
 8001a04:	2303      	movs	r3, #3
 8001a06:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a08:	2312      	movs	r3, #18
 8001a0a:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a10:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8001a12:	2308      	movs	r3, #8
 8001a14:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a16:	a937      	add	r1, sp, #220	@ 0xdc
 8001a18:	4821      	ldr	r0, [pc, #132]	@ (8001aa0 <HAL_UART_MspInit+0x174>)
 8001a1a:	f7ff fc7f 	bl	800131c <HAL_GPIO_Init>
 8001a1e:	e79c      	b.n	800195a <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001a20:	f7fe fe82 	bl	8000728 <Error_Handler>
 8001a24:	e7d5      	b.n	80019d2 <HAL_UART_MspInit+0xa6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001a26:	2201      	movs	r2, #1
 8001a28:	2300      	movs	r3, #0
 8001a2a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a2e:	a806      	add	r0, sp, #24
 8001a30:	f001 fde6 	bl	8003600 <HAL_RCCEx_PeriphCLKConfig>
 8001a34:	bb38      	cbnz	r0, 8001a86 <HAL_UART_MspInit+0x15a>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a36:	4b18      	ldr	r3, [pc, #96]	@ (8001a98 <HAL_UART_MspInit+0x16c>)
 8001a38:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001a3c:	f042 0210 	orr.w	r2, r2, #16
 8001a40:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
 8001a44:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001a48:	f002 0210 	and.w	r2, r2, #16
 8001a4c:	9204      	str	r2, [sp, #16]
 8001a4e:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a50:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8001a54:	f042 0201 	orr.w	r2, r2, #1
 8001a58:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 8001a5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a60:	f003 0301 	and.w	r3, r3, #1
 8001a64:	9305      	str	r3, [sp, #20]
 8001a66:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = MPU_TX_EX_Pin|MPU_RX_EX_Pin;
 8001a68:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001a6c:	9337      	str	r3, [sp, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6e:	2302      	movs	r3, #2
 8001a70:	9338      	str	r3, [sp, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a72:	2300      	movs	r3, #0
 8001a74:	9339      	str	r3, [sp, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a76:	933a      	str	r3, [sp, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a78:	2307      	movs	r3, #7
 8001a7a:	933b      	str	r3, [sp, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a7c:	a937      	add	r1, sp, #220	@ 0xdc
 8001a7e:	4807      	ldr	r0, [pc, #28]	@ (8001a9c <HAL_UART_MspInit+0x170>)
 8001a80:	f7ff fc4c 	bl	800131c <HAL_GPIO_Init>
}
 8001a84:	e769      	b.n	800195a <HAL_UART_MspInit+0x2e>
      Error_Handler();
 8001a86:	f7fe fe4f 	bl	8000728 <Error_Handler>
 8001a8a:	e7d4      	b.n	8001a36 <HAL_UART_MspInit+0x10a>
 8001a8c:	40004c00 	.word	0x40004c00
 8001a90:	40007c00 	.word	0x40007c00
 8001a94:	40011000 	.word	0x40011000
 8001a98:	58024400 	.word	0x58024400
 8001a9c:	58020000 	.word	0x58020000
 8001aa0:	58021000 	.word	0x58021000

08001aa4 <HAL_WWDG_MspInit>:
  * @param hwwdg: WWDG handle pointer
  * @retval None
  */
void HAL_WWDG_MspInit(WWDG_HandleTypeDef* hwwdg)
{
  if(hwwdg->Instance==WWDG1)
 8001aa4:	6802      	ldr	r2, [r0, #0]
 8001aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad8 <HAL_WWDG_MspInit+0x34>)
 8001aa8:	429a      	cmp	r2, r3
 8001aaa:	d000      	beq.n	8001aae <HAL_WWDG_MspInit+0xa>
 8001aac:	4770      	bx	lr
{
 8001aae:	b500      	push	{lr}
 8001ab0:	b083      	sub	sp, #12
  {
    /* USER CODE BEGIN WWDG1_MspInit 0 */

    /* USER CODE END WWDG1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCCEx_WWDGxSysResetConfig(RCC_WWDG1);
 8001ab2:	2001      	movs	r0, #1
 8001ab4:	f002 fd12 	bl	80044dc <HAL_RCCEx_WWDGxSysResetConfig>
    __HAL_RCC_WWDG1_CLK_ENABLE();
 8001ab8:	4b08      	ldr	r3, [pc, #32]	@ (8001adc <HAL_WWDG_MspInit+0x38>)
 8001aba:	f8d3 20e4 	ldr.w	r2, [r3, #228]	@ 0xe4
 8001abe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ac2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8001ac6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001aca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ace:	9301      	str	r3, [sp, #4]
 8001ad0:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END WWDG1_MspInit 1 */

  }

}
 8001ad2:	b003      	add	sp, #12
 8001ad4:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ad8:	50003000 	.word	0x50003000
 8001adc:	58024400 	.word	0x58024400

08001ae0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001ae0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ae4:	b083      	sub	sp, #12
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001ae6:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8001aea:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8001aee:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8001af2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001af6:	429a      	cmp	r2, r3
 8001af8:	d854      	bhi.n	8001ba4 <PCD_WriteEmptyTxFifo+0xc4>
 8001afa:	4607      	mov	r7, r0
 8001afc:	460c      	mov	r4, r1
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 8001afe:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 8001b00:	eb01 02c1 	add.w	r2, r1, r1, lsl #3
 8001b04:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8001b08:	69d2      	ldr	r2, [r2, #28]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d300      	bcc.n	8001b10 <PCD_WriteEmptyTxFifo+0x30>
  len = ep->xfer_len - ep->xfer_count;
 8001b0e:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 8001b10:	f102 0903 	add.w	r9, r2, #3
 8001b14:	ea4f 0999 	mov.w	r9, r9, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001b18:	e015      	b.n	8001b46 <PCD_WriteEmptyTxFifo+0x66>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8001b1a:	f106 0903 	add.w	r9, r6, #3
 8001b1e:	ea4f 0999 	mov.w	r9, r9, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
                          (uint8_t)hpcd->Init.dma_enable);
 8001b22:	79bb      	ldrb	r3, [r7, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8001b24:	eb04 05c4 	add.w	r5, r4, r4, lsl #3
 8001b28:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8001b2c:	6a29      	ldr	r1, [r5, #32]
 8001b2e:	9300      	str	r3, [sp, #0]
 8001b30:	b2b3      	uxth	r3, r6
 8001b32:	b2e2      	uxtb	r2, r4
 8001b34:	4640      	mov	r0, r8
 8001b36:	f004 f9d8 	bl	8005eea <USB_WritePacket>

    ep->xfer_buff  += len;
 8001b3a:	6a2b      	ldr	r3, [r5, #32]
 8001b3c:	4433      	add	r3, r6
 8001b3e:	622b      	str	r3, [r5, #32]
    ep->xfer_count += len;
 8001b40:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8001b42:	4433      	add	r3, r6
 8001b44:	62ab      	str	r3, [r5, #40]	@ 0x28
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001b46:	eb08 1344 	add.w	r3, r8, r4, lsl #5
 8001b4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001b52:	454b      	cmp	r3, r9
 8001b54:	d312      	bcc.n	8001b7c <PCD_WriteEmptyTxFifo+0x9c>
 8001b56:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8001b5a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8001b5e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8001b62:	429a      	cmp	r2, r3
 8001b64:	d20a      	bcs.n	8001b7c <PCD_WriteEmptyTxFifo+0x9c>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8001b66:	b14b      	cbz	r3, 8001b7c <PCD_WriteEmptyTxFifo+0x9c>
    len = ep->xfer_len - ep->xfer_count;
 8001b68:	1a9b      	subs	r3, r3, r2
    if (len > ep->maxpacket)
 8001b6a:	eb04 02c4 	add.w	r2, r4, r4, lsl #3
 8001b6e:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8001b72:	69d6      	ldr	r6, [r2, #28]
 8001b74:	429e      	cmp	r6, r3
 8001b76:	d3d0      	bcc.n	8001b1a <PCD_WriteEmptyTxFifo+0x3a>
    len = ep->xfer_len - ep->xfer_count;
 8001b78:	461e      	mov	r6, r3
 8001b7a:	e7ce      	b.n	8001b1a <PCD_WriteEmptyTxFifo+0x3a>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8001b7c:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
 8001b80:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8001b84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d80f      	bhi.n	8001bac <PCD_WriteEmptyTxFifo+0xcc>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001b8c:	f004 040f 	and.w	r4, r4, #15
 8001b90:	2201      	movs	r2, #1
 8001b92:	40a2      	lsls	r2, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001b94:	f8d8 3834 	ldr.w	r3, [r8, #2100]	@ 0x834
 8001b98:	ea23 0302 	bic.w	r3, r3, r2
 8001b9c:	f8c8 3834 	str.w	r3, [r8, #2100]	@ 0x834
  }

  return HAL_OK;
 8001ba0:	2000      	movs	r0, #0
 8001ba2:	e000      	b.n	8001ba6 <PCD_WriteEmptyTxFifo+0xc6>
    return HAL_ERROR;
 8001ba4:	2001      	movs	r0, #1
}
 8001ba6:	b003      	add	sp, #12
 8001ba8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 8001bac:	2000      	movs	r0, #0
 8001bae:	e7fa      	b.n	8001ba6 <PCD_WriteEmptyTxFifo+0xc6>

08001bb0 <HAL_PCD_Init>:
{
 8001bb0:	b530      	push	{r4, r5, lr}
 8001bb2:	b083      	sub	sp, #12
  if (hpcd == NULL)
 8001bb4:	2800      	cmp	r0, #0
 8001bb6:	d07a      	beq.n	8001cae <HAL_PCD_Init+0xfe>
 8001bb8:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001bba:	f890 3495 	ldrb.w	r3, [r0, #1173]	@ 0x495
 8001bbe:	b1ab      	cbz	r3, 8001bec <HAL_PCD_Init+0x3c>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  __HAL_PCD_DISABLE(hpcd);
 8001bc6:	6820      	ldr	r0, [r4, #0]
 8001bc8:	f003 ff44 	bl	8005a54 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001bcc:	7c23      	ldrb	r3, [r4, #16]
 8001bce:	f88d 3000 	strb.w	r3, [sp]
 8001bd2:	1d23      	adds	r3, r4, #4
 8001bd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bd6:	6820      	ldr	r0, [r4, #0]
 8001bd8:	f003 fe72 	bl	80058c0 <USB_CoreInit>
 8001bdc:	b158      	cbz	r0, 8001bf6 <HAL_PCD_Init+0x46>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001bde:	2302      	movs	r3, #2
 8001be0:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001be4:	2501      	movs	r5, #1
}
 8001be6:	4628      	mov	r0, r5
 8001be8:	b003      	add	sp, #12
 8001bea:	bd30      	pop	{r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 8001bec:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
    HAL_PCD_MspInit(hpcd);
 8001bf0:	f004 ff88 	bl	8006b04 <HAL_PCD_MspInit>
 8001bf4:	e7e4      	b.n	8001bc0 <HAL_PCD_Init+0x10>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	6820      	ldr	r0, [r4, #0]
 8001bfa:	f004 fb8c 	bl	8006316 <USB_SetCurrentMode>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	b9b8      	cbnz	r0, 8001c32 <HAL_PCD_Init+0x82>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c02:	4603      	mov	r3, r0
 8001c04:	7920      	ldrb	r0, [r4, #4]
 8001c06:	4298      	cmp	r0, r3
 8001c08:	d918      	bls.n	8001c3c <HAL_PCD_Init+0x8c>
    hpcd->IN_ep[i].is_in = 1U;
 8001c0a:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001c0e:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001c12:	2001      	movs	r0, #1
 8001c14:	7548      	strb	r0, [r1, #21]
    hpcd->IN_ep[i].num = i;
 8001c16:	750b      	strb	r3, [r1, #20]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001c18:	85cb      	strh	r3, [r1, #46]	@ 0x2e
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001c1a:	2000      	movs	r0, #0
 8001c1c:	7608      	strb	r0, [r1, #24]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001c1e:	61c8      	str	r0, [r1, #28]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001c20:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001c22:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 8001c26:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8001c2a:	6248      	str	r0, [r1, #36]	@ 0x24
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	e7e8      	b.n	8001c04 <HAL_PCD_Init+0x54>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c32:	2302      	movs	r3, #2
 8001c34:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001c38:	2501      	movs	r5, #1
 8001c3a:	e7d4      	b.n	8001be6 <HAL_PCD_Init+0x36>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c3c:	4290      	cmp	r0, r2
 8001c3e:	d917      	bls.n	8001c70 <HAL_PCD_Init+0xc0>
    hpcd->OUT_ep[i].is_in = 0U;
 8001c40:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001c44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001c48:	2100      	movs	r1, #0
 8001c4a:	f883 1255 	strb.w	r1, [r3, #597]	@ 0x255
    hpcd->OUT_ep[i].num = i;
 8001c4e:	f883 2254 	strb.w	r2, [r3, #596]	@ 0x254
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001c52:	f883 1258 	strb.w	r1, [r3, #600]	@ 0x258
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001c56:	f8c3 125c 	str.w	r1, [r3, #604]	@ 0x25c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c5a:	f8c3 1260 	str.w	r1, [r3, #608]	@ 0x260
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001c5e:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
 8001c62:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001c66:	f8c3 1264 	str.w	r1, [r3, #612]	@ 0x264
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c6a:	3201      	adds	r2, #1
 8001c6c:	b2d2      	uxtb	r2, r2
 8001c6e:	e7e5      	b.n	8001c3c <HAL_PCD_Init+0x8c>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c70:	7c23      	ldrb	r3, [r4, #16]
 8001c72:	f88d 3000 	strb.w	r3, [sp]
 8001c76:	1d23      	adds	r3, r4, #4
 8001c78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c7a:	6820      	ldr	r0, [r4, #0]
 8001c7c:	f003 ff40 	bl	8005b00 <USB_DevInit>
 8001c80:	4605      	mov	r5, r0
 8001c82:	b958      	cbnz	r0, 8001c9c <HAL_PCD_Init+0xec>
  hpcd->USB_Address = 0U;
 8001c84:	2300      	movs	r3, #0
 8001c86:	7463      	strb	r3, [r4, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
  if (hpcd->Init.lpm_enable == 1U)
 8001c8e:	7b23      	ldrb	r3, [r4, #12]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d008      	beq.n	8001ca6 <HAL_PCD_Init+0xf6>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001c94:	6820      	ldr	r0, [r4, #0]
 8001c96:	f004 fafd 	bl	8006294 <USB_DevDisconnect>
  return HAL_OK;
 8001c9a:	e7a4      	b.n	8001be6 <HAL_PCD_Init+0x36>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	f884 3495 	strb.w	r3, [r4, #1173]	@ 0x495
    return HAL_ERROR;
 8001ca2:	2501      	movs	r5, #1
 8001ca4:	e79f      	b.n	8001be6 <HAL_PCD_Init+0x36>
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001ca6:	4620      	mov	r0, r4
 8001ca8:	f000 fd76 	bl	8002798 <HAL_PCDEx_ActivateLPM>
 8001cac:	e7f2      	b.n	8001c94 <HAL_PCD_Init+0xe4>
    return HAL_ERROR;
 8001cae:	2501      	movs	r5, #1
 8001cb0:	e799      	b.n	8001be6 <HAL_PCD_Init+0x36>

08001cb2 <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001cb2:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hpcd);
 8001cb4:	f890 2494 	ldrb.w	r2, [r0, #1172]	@ 0x494
 8001cb8:	2a01      	cmp	r2, #1
 8001cba:	d01a      	beq.n	8001cf2 <HAL_PCD_Start+0x40>
{
 8001cbc:	b510      	push	{r4, lr}
 8001cbe:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001cc0:	2201      	movs	r2, #1
 8001cc2:	f880 2494 	strb.w	r2, [r0, #1172]	@ 0x494
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001cc6:	68da      	ldr	r2, [r3, #12]
 8001cc8:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8001ccc:	d002      	beq.n	8001cd4 <HAL_PCD_Start+0x22>
      (hpcd->Init.battery_charging_enable == 1U))
 8001cce:	7b42      	ldrb	r2, [r0, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001cd0:	2a01      	cmp	r2, #1
 8001cd2:	d009      	beq.n	8001ce8 <HAL_PCD_Start+0x36>
  __HAL_PCD_ENABLE(hpcd);
 8001cd4:	6820      	ldr	r0, [r4, #0]
 8001cd6:	f003 feb7 	bl	8005a48 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001cda:	6820      	ldr	r0, [r4, #0]
 8001cdc:	f004 facc 	bl	8006278 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001ce6:	bd10      	pop	{r4, pc}
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001ce8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001cea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001cee:	639a      	str	r2, [r3, #56]	@ 0x38
 8001cf0:	e7f0      	b.n	8001cd4 <HAL_PCD_Start+0x22>
  __HAL_LOCK(hpcd);
 8001cf2:	2002      	movs	r0, #2
}
 8001cf4:	4770      	bx	lr
	...

08001cf8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001cf8:	b570      	push	{r4, r5, r6, lr}
 8001cfa:	4604      	mov	r4, r0
 8001cfc:	460d      	mov	r5, r1
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001cfe:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001d00:	6c06      	ldr	r6, [r0, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001d02:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8001d06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d0a:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 8001d0c:	79a1      	ldrb	r1, [r4, #6]
 8001d0e:	2901      	cmp	r1, #1
 8001d10:	d011      	beq.n	8001d36 <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8001d12:	4938      	ldr	r1, [pc, #224]	@ (8001df4 <PCD_EP_OutXfrComplete_int+0xfc>)
 8001d14:	428e      	cmp	r6, r1
 8001d16:	d056      	beq.n	8001dc6 <PCD_EP_OutXfrComplete_int+0xce>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8001d18:	b93d      	cbnz	r5, 8001d2a <PCD_EP_OutXfrComplete_int+0x32>
 8001d1a:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 8001d1e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8001d22:	f8d3 3264 	ldr.w	r3, [r3, #612]	@ 0x264
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d05e      	beq.n	8001de8 <PCD_EP_OutXfrComplete_int+0xf0>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001d2a:	b2e9      	uxtb	r1, r5
 8001d2c:	4620      	mov	r0, r4
 8001d2e:	f004 ff4b 	bl	8006bc8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 8001d32:	2000      	movs	r0, #0
 8001d34:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8001d36:	f012 0f08 	tst.w	r2, #8
 8001d3a:	d009      	beq.n	8001d50 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001d3c:	492e      	ldr	r1, [pc, #184]	@ (8001df8 <PCD_EP_OutXfrComplete_int+0x100>)
 8001d3e:	428e      	cmp	r6, r1
 8001d40:	d9f7      	bls.n	8001d32 <PCD_EP_OutXfrComplete_int+0x3a>
 8001d42:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001d46:	d0f4      	beq.n	8001d32 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001d48:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d4c:	609a      	str	r2, [r3, #8]
 8001d4e:	e7f0      	b.n	8001d32 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8001d50:	f012 0f20 	tst.w	r2, #32
 8001d54:	d002      	beq.n	8001d5c <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001d56:	2220      	movs	r2, #32
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	e7ea      	b.n	8001d32 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8001d5c:	f012 0f28 	tst.w	r2, #40	@ 0x28
 8001d60:	d1e7      	bne.n	8001d32 <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001d62:	4925      	ldr	r1, [pc, #148]	@ (8001df8 <PCD_EP_OutXfrComplete_int+0x100>)
 8001d64:	428e      	cmp	r6, r1
 8001d66:	d906      	bls.n	8001d76 <PCD_EP_OutXfrComplete_int+0x7e>
 8001d68:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001d6c:	d003      	beq.n	8001d76 <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001d6e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001d72:	609a      	str	r2, [r3, #8]
 8001d74:	e7dd      	b.n	8001d32 <PCD_EP_OutXfrComplete_int+0x3a>
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8001d76:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001d7a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001d7e:	f8d2 1274 	ldr.w	r1, [r2, #628]	@ 0x274
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d88:	1acb      	subs	r3, r1, r3
 8001d8a:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        if (epnum == 0U)
 8001d8e:	b97d      	cbnz	r5, 8001db0 <PCD_EP_OutXfrComplete_int+0xb8>
          if (ep->xfer_len == 0U)
 8001d90:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001d94:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001d98:	f8d2 2264 	ldr.w	r2, [r2, #612]	@ 0x264
 8001d9c:	b16a      	cbz	r2, 8001dba <PCD_EP_OutXfrComplete_int+0xc2>
            ep->xfer_buff += ep->xfer_count;
 8001d9e:	eb05 02c5 	add.w	r2, r5, r5, lsl #3
 8001da2:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8001da6:	f8d2 1260 	ldr.w	r1, [r2, #608]	@ 0x260
 8001daa:	4419      	add	r1, r3
 8001dac:	f8c2 1260 	str.w	r1, [r2, #608]	@ 0x260
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001db0:	b2e9      	uxtb	r1, r5
 8001db2:	4620      	mov	r0, r4
 8001db4:	f004 ff08 	bl	8006bc8 <HAL_PCD_DataOutStageCallback>
 8001db8:	e7bb      	b.n	8001d32 <PCD_EP_OutXfrComplete_int+0x3a>
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001dba:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	f004 fae8 	bl	8006394 <USB_EP0_OutStart>
 8001dc4:	e7f4      	b.n	8001db0 <PCD_EP_OutXfrComplete_int+0xb8>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8001dc6:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8001dca:	d003      	beq.n	8001dd4 <PCD_EP_OutXfrComplete_int+0xdc>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001dcc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001dd0:	609a      	str	r2, [r3, #8]
 8001dd2:	e7ae      	b.n	8001d32 <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001dd4:	f012 0f20 	tst.w	r2, #32
 8001dd8:	d001      	beq.n	8001dde <PCD_EP_OutXfrComplete_int+0xe6>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001dda:	2220      	movs	r2, #32
 8001ddc:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8001dde:	b2e9      	uxtb	r1, r5
 8001de0:	4620      	mov	r0, r4
 8001de2:	f004 fef1 	bl	8006bc8 <HAL_PCD_DataOutStageCallback>
 8001de6:	e7a4      	b.n	8001d32 <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8001de8:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001dec:	2100      	movs	r1, #0
 8001dee:	f004 fad1 	bl	8006394 <USB_EP0_OutStart>
 8001df2:	e79a      	b.n	8001d2a <PCD_EP_OutXfrComplete_int+0x32>
 8001df4:	4f54310a 	.word	0x4f54310a
 8001df8:	4f54300a 	.word	0x4f54300a

08001dfc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8001dfc:	b538      	push	{r3, r4, r5, lr}
 8001dfe:	4604      	mov	r4, r0
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e00:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8001e02:	6c1d      	ldr	r5, [r3, #64]	@ 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8001e04:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8001e08:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	@ 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8001e0c:	4a0e      	ldr	r2, [pc, #56]	@ (8001e48 <PCD_EP_OutSetupPacket_int+0x4c>)
 8001e0e:	4295      	cmp	r5, r2
 8001e10:	d907      	bls.n	8001e22 <PCD_EP_OutSetupPacket_int+0x26>
 8001e12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e16:	f411 4f00 	tst.w	r1, #32768	@ 0x8000
 8001e1a:	d002      	beq.n	8001e22 <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8001e1c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001e20:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8001e22:	4620      	mov	r0, r4
 8001e24:	f004 fec8 	bl	8006bb8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8001e28:	4b07      	ldr	r3, [pc, #28]	@ (8001e48 <PCD_EP_OutSetupPacket_int+0x4c>)
 8001e2a:	429d      	cmp	r5, r3
 8001e2c:	d902      	bls.n	8001e34 <PCD_EP_OutSetupPacket_int+0x38>
 8001e2e:	79a3      	ldrb	r3, [r4, #6]
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d001      	beq.n	8001e38 <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8001e34:	2000      	movs	r0, #0
 8001e36:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001e38:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8001e3c:	2101      	movs	r1, #1
 8001e3e:	6820      	ldr	r0, [r4, #0]
 8001e40:	f004 faa8 	bl	8006394 <USB_EP0_OutStart>
 8001e44:	e7f6      	b.n	8001e34 <PCD_EP_OutSetupPacket_int+0x38>
 8001e46:	bf00      	nop
 8001e48:	4f54300a 	.word	0x4f54300a

08001e4c <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8001e4c:	f890 3494 	ldrb.w	r3, [r0, #1172]	@ 0x494
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d00c      	beq.n	8001e6e <HAL_PCD_SetAddress+0x22>
{
 8001e54:	b510      	push	{r4, lr}
 8001e56:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001e58:	2301      	movs	r3, #1
 8001e5a:	f880 3494 	strb.w	r3, [r0, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001e5e:	7441      	strb	r1, [r0, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001e60:	6800      	ldr	r0, [r0, #0]
 8001e62:	f004 f9f9 	bl	8006258 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001e66:	2000      	movs	r0, #0
 8001e68:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001e6c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001e6e:	2002      	movs	r0, #2
}
 8001e70:	4770      	bx	lr

08001e72 <HAL_PCD_EP_Open>:
{
 8001e72:	b538      	push	{r3, r4, r5, lr}
 8001e74:	4605      	mov	r5, r0
 8001e76:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001e78:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001e7c:	d12b      	bne.n	8001ed6 <HAL_PCD_EP_Open+0x64>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001e7e:	f001 0e0f 	and.w	lr, r1, #15
 8001e82:	eb0e 04ce 	add.w	r4, lr, lr, lsl #3
 8001e86:	00a4      	lsls	r4, r4, #2
 8001e88:	f504 7414 	add.w	r4, r4, #592	@ 0x250
 8001e8c:	4404      	add	r4, r0
 8001e8e:	1d21      	adds	r1, r4, #4
    ep->is_in = 0U;
 8001e90:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8001e94:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001e98:	2000      	movs	r0, #0
 8001e9a:	f88e 0255 	strb.w	r0, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e9e:	f00c 0c0f 	and.w	ip, ip, #15
 8001ea2:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001ea6:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001eaa:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8001eac:	710b      	strb	r3, [r1, #4]
  if (ep->is_in != 0U)
 8001eae:	784a      	ldrb	r2, [r1, #1]
 8001eb0:	b10a      	cbz	r2, 8001eb6 <HAL_PCD_EP_Open+0x44>
    ep->tx_fifo_num = ep->num;
 8001eb2:	f8a1 c01a 	strh.w	ip, [r1, #26]
  if (ep_type == EP_TYPE_BULK)
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	d01c      	beq.n	8001ef4 <HAL_PCD_EP_Open+0x82>
  __HAL_LOCK(hpcd);
 8001eba:	f895 3494 	ldrb.w	r3, [r5, #1172]	@ 0x494
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d01b      	beq.n	8001efa <HAL_PCD_EP_Open+0x88>
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	f885 3494 	strb.w	r3, [r5, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001ec8:	6828      	ldr	r0, [r5, #0]
 8001eca:	f003 fef3 	bl	8005cb4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001ece:	2000      	movs	r0, #0
 8001ed0:	f885 0494 	strb.w	r0, [r5, #1172]	@ 0x494
}
 8001ed4:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ed6:	f001 000f 	and.w	r0, r1, #15
 8001eda:	eb00 01c0 	add.w	r1, r0, r0, lsl #3
 8001ede:	0089      	lsls	r1, r1, #2
 8001ee0:	3110      	adds	r1, #16
 8001ee2:	4429      	add	r1, r5
 8001ee4:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8001ee6:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001eea:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8001eee:	2401      	movs	r4, #1
 8001ef0:	7544      	strb	r4, [r0, #21]
 8001ef2:	e7d4      	b.n	8001e9e <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	714b      	strb	r3, [r1, #5]
 8001ef8:	e7df      	b.n	8001eba <HAL_PCD_EP_Open+0x48>
  __HAL_LOCK(hpcd);
 8001efa:	2002      	movs	r0, #2
 8001efc:	e7ea      	b.n	8001ed4 <HAL_PCD_EP_Open+0x62>

08001efe <HAL_PCD_EP_Close>:
{
 8001efe:	b510      	push	{r4, lr}
 8001f00:	4604      	mov	r4, r0
 8001f02:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001f04:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001f08:	d120      	bne.n	8001f4c <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f0a:	f001 000f 	and.w	r0, r1, #15
 8001f0e:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f18:	4423      	add	r3, r4
 8001f1a:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8001f1c:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001f20:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001f24:	2300      	movs	r3, #0
 8001f26:	f880 3255 	strb.w	r3, [r0, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f2a:	f002 020f 	and.w	r2, r2, #15
 8001f2e:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8001f30:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d018      	beq.n	8001f6a <HAL_PCD_EP_Close+0x6c>
 8001f38:	2301      	movs	r3, #1
 8001f3a:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001f3e:	6820      	ldr	r0, [r4, #0]
 8001f40:	f003 ff04 	bl	8005d4c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f44:	2000      	movs	r0, #0
 8001f46:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8001f4a:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f4c:	f001 000f 	and.w	r0, r1, #15
 8001f50:	eb00 03c0 	add.w	r3, r0, r0, lsl #3
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	3310      	adds	r3, #16
 8001f58:	4423      	add	r3, r4
 8001f5a:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8001f5c:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
 8001f60:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001f64:	2301      	movs	r3, #1
 8001f66:	7543      	strb	r3, [r0, #21]
 8001f68:	e7df      	b.n	8001f2a <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 8001f6a:	2002      	movs	r0, #2
 8001f6c:	e7ed      	b.n	8001f4a <HAL_PCD_EP_Close+0x4c>

08001f6e <HAL_PCD_EP_Receive>:
{
 8001f6e:	b510      	push	{r4, lr}
 8001f70:	4614      	mov	r4, r2
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f72:	f001 0c0f 	and.w	ip, r1, #15
 8001f76:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8001f7a:	0089      	lsls	r1, r1, #2
 8001f7c:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8001f80:	4401      	add	r1, r0
 8001f82:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001f84:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8001f88:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001f8c:	f8ce 2260 	str.w	r2, [lr, #608]	@ 0x260
  ep->xfer_len = len;
 8001f90:	f8ce 3264 	str.w	r3, [lr, #612]	@ 0x264
  ep->xfer_count = 0U;
 8001f94:	2300      	movs	r3, #0
 8001f96:	f8ce 3268 	str.w	r3, [lr, #616]	@ 0x268
  ep->is_in = 0U;
 8001f9a:	f88e 3255 	strb.w	r3, [lr, #597]	@ 0x255
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f9e:	f88e c254 	strb.w	ip, [lr, #596]	@ 0x254
  if (hpcd->Init.dma_enable == 1U)
 8001fa2:	7982      	ldrb	r2, [r0, #6]
 8001fa4:	2a01      	cmp	r2, #1
 8001fa6:	d004      	beq.n	8001fb2 <HAL_PCD_EP_Receive+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001fa8:	6800      	ldr	r0, [r0, #0]
 8001faa:	f003 ffb5 	bl	8005f18 <USB_EPStartXfer>
}
 8001fae:	2000      	movs	r0, #0
 8001fb0:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8001fb2:	f8ce 4270 	str.w	r4, [lr, #624]	@ 0x270
 8001fb6:	e7f7      	b.n	8001fa8 <HAL_PCD_EP_Receive+0x3a>

08001fb8 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001fb8:	f001 010f 	and.w	r1, r1, #15
 8001fbc:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8001fc0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
}
 8001fc4:	f8d0 0268 	ldr.w	r0, [r0, #616]	@ 0x268
 8001fc8:	4770      	bx	lr

08001fca <HAL_PCD_EP_Transmit>:
{
 8001fca:	b510      	push	{r4, lr}
 8001fcc:	4614      	mov	r4, r2
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fce:	f001 0c0f 	and.w	ip, r1, #15
 8001fd2:	eb0c 01cc 	add.w	r1, ip, ip, lsl #3
 8001fd6:	0089      	lsls	r1, r1, #2
 8001fd8:	3110      	adds	r1, #16
 8001fda:	4401      	add	r1, r0
 8001fdc:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8001fde:	eb0c 0ecc 	add.w	lr, ip, ip, lsl #3
 8001fe2:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8001fe6:	f8ce 2020 	str.w	r2, [lr, #32]
  ep->xfer_len = len;
 8001fea:	f8ce 3024 	str.w	r3, [lr, #36]	@ 0x24
  ep->xfer_count = 0U;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	f8ce 3028 	str.w	r3, [lr, #40]	@ 0x28
  ep->is_in = 1U;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	f88e 3015 	strb.w	r3, [lr, #21]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ffa:	f88e c014 	strb.w	ip, [lr, #20]
  if (hpcd->Init.dma_enable == 1U)
 8001ffe:	7982      	ldrb	r2, [r0, #6]
 8002000:	429a      	cmp	r2, r3
 8002002:	d004      	beq.n	800200e <HAL_PCD_EP_Transmit+0x44>
  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002004:	6800      	ldr	r0, [r0, #0]
 8002006:	f003 ff87 	bl	8005f18 <USB_EPStartXfer>
}
 800200a:	2000      	movs	r0, #0
 800200c:	bd10      	pop	{r4, pc}
    ep->dma_addr = (uint32_t)pBuf;
 800200e:	f8ce 4030 	str.w	r4, [lr, #48]	@ 0x30
 8002012:	e7f7      	b.n	8002004 <HAL_PCD_EP_Transmit+0x3a>

08002014 <HAL_PCD_EP_SetStall>:
{
 8002014:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002016:	f001 050f 	and.w	r5, r1, #15
 800201a:	7902      	ldrb	r2, [r0, #4]
 800201c:	42aa      	cmp	r2, r5
 800201e:	d338      	bcc.n	8002092 <HAL_PCD_EP_SetStall+0x7e>
 8002020:	4604      	mov	r4, r0
 8002022:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8002024:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002028:	d11f      	bne.n	800206a <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 800202a:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800202e:	0089      	lsls	r1, r1, #2
 8002030:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8002034:	4401      	add	r1, r0
 8002036:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8002038:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 800203c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8002040:	2200      	movs	r2, #0
 8002042:	f883 2255 	strb.w	r2, [r3, #597]	@ 0x255
  ep->is_stall = 1U;
 8002046:	2301      	movs	r3, #1
 8002048:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800204a:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 800204c:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 8002050:	2b01      	cmp	r3, #1
 8002052:	d020      	beq.n	8002096 <HAL_PCD_EP_SetStall+0x82>
 8002054:	2301      	movs	r3, #1
 8002056:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800205a:	6820      	ldr	r0, [r4, #0]
 800205c:	f004 f8a1 	bl	80061a2 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002060:	b185      	cbz	r5, 8002084 <HAL_PCD_EP_SetStall+0x70>
  __HAL_UNLOCK(hpcd);
 8002062:	2000      	movs	r0, #0
 8002064:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 8002068:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800206a:	eb05 01c5 	add.w	r1, r5, r5, lsl #3
 800206e:	0089      	lsls	r1, r1, #2
 8002070:	3110      	adds	r1, #16
 8002072:	4401      	add	r1, r0
 8002074:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8002076:	eb05 03c5 	add.w	r3, r5, r5, lsl #3
 800207a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800207e:	2201      	movs	r2, #1
 8002080:	755a      	strb	r2, [r3, #21]
 8002082:	e7e0      	b.n	8002046 <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002084:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 8002088:	79a1      	ldrb	r1, [r4, #6]
 800208a:	6820      	ldr	r0, [r4, #0]
 800208c:	f004 f982 	bl	8006394 <USB_EP0_OutStart>
 8002090:	e7e7      	b.n	8002062 <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 8002092:	2001      	movs	r0, #1
 8002094:	e7e8      	b.n	8002068 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 8002096:	2002      	movs	r0, #2
 8002098:	e7e6      	b.n	8002068 <HAL_PCD_EP_SetStall+0x54>

0800209a <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800209a:	f001 030f 	and.w	r3, r1, #15
 800209e:	7902      	ldrb	r2, [r0, #4]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d330      	bcc.n	8002106 <HAL_PCD_EP_ClrStall+0x6c>
{
 80020a4:	b510      	push	{r4, lr}
 80020a6:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80020a8:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80020ac:	d11e      	bne.n	80020ec <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020ae:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80020b2:	0089      	lsls	r1, r1, #2
 80020b4:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 80020b8:	4401      	add	r1, r0
 80020ba:	3104      	adds	r1, #4
    ep->is_in = 0U;
 80020bc:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80020c0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80020c4:	2000      	movs	r0, #0
 80020c6:	f882 0255 	strb.w	r0, [r2, #597]	@ 0x255
  ep->is_stall = 0U;
 80020ca:	2200      	movs	r2, #0
 80020cc:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020ce:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80020d0:	f894 3494 	ldrb.w	r3, [r4, #1172]	@ 0x494
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d018      	beq.n	800210a <HAL_PCD_EP_ClrStall+0x70>
 80020d8:	2301      	movs	r3, #1
 80020da:	f884 3494 	strb.w	r3, [r4, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80020de:	6820      	ldr	r0, [r4, #0]
 80020e0:	f004 f88c 	bl	80061fc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80020e4:	2000      	movs	r0, #0
 80020e6:	f884 0494 	strb.w	r0, [r4, #1172]	@ 0x494
}
 80020ea:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020ec:	eb03 01c3 	add.w	r1, r3, r3, lsl #3
 80020f0:	0089      	lsls	r1, r1, #2
 80020f2:	3110      	adds	r1, #16
 80020f4:	4401      	add	r1, r0
 80020f6:	3104      	adds	r1, #4
    ep->is_in = 1U;
 80020f8:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80020fc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8002100:	2001      	movs	r0, #1
 8002102:	7550      	strb	r0, [r2, #21]
 8002104:	e7e1      	b.n	80020ca <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 8002106:	2001      	movs	r0, #1
}
 8002108:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 800210a:	2002      	movs	r0, #2
 800210c:	e7ed      	b.n	80020ea <HAL_PCD_EP_ClrStall+0x50>

0800210e <HAL_PCD_EP_Abort>:
{
 800210e:	b508      	push	{r3, lr}
  if ((0x80U & ep_addr) == 0x80U)
 8002110:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8002114:	d10c      	bne.n	8002130 <HAL_PCD_EP_Abort+0x22>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002116:	f001 010f 	and.w	r1, r1, #15
 800211a:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 800211e:	0089      	lsls	r1, r1, #2
 8002120:	f501 7114 	add.w	r1, r1, #592	@ 0x250
 8002124:	4401      	add	r1, r0
 8002126:	3104      	adds	r1, #4
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002128:	6800      	ldr	r0, [r0, #0]
 800212a:	f003 fe7f 	bl	8005e2c <USB_EPStopXfer>
}
 800212e:	bd08      	pop	{r3, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002130:	f001 010f 	and.w	r1, r1, #15
 8002134:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8002138:	0089      	lsls	r1, r1, #2
 800213a:	3110      	adds	r1, #16
 800213c:	4401      	add	r1, r0
 800213e:	3104      	adds	r1, #4
 8002140:	e7f2      	b.n	8002128 <HAL_PCD_EP_Abort+0x1a>

08002142 <HAL_PCD_IRQHandler>:
{
 8002142:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002146:	b083      	sub	sp, #12
 8002148:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800214a:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800214c:	4628      	mov	r0, r5
 800214e:	f004 f8de 	bl	800630e <USB_GetMode>
 8002152:	b110      	cbz	r0, 800215a <HAL_PCD_IRQHandler+0x18>
}
 8002154:	b003      	add	sp, #12
 8002156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800215a:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800215c:	6820      	ldr	r0, [r4, #0]
 800215e:	f004 f8a7 	bl	80062b0 <USB_ReadInterrupts>
 8002162:	2800      	cmp	r0, #0
 8002164:	d0f6      	beq.n	8002154 <HAL_PCD_IRQHandler+0x12>
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002166:	f505 6700 	add.w	r7, r5, #2048	@ 0x800
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	f3c3 230d 	ubfx	r3, r3, #8, #14
 8002170:	f8c4 34d4 	str.w	r3, [r4, #1236]	@ 0x4d4
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002174:	6820      	ldr	r0, [r4, #0]
 8002176:	f004 f89b 	bl	80062b0 <USB_ReadInterrupts>
 800217a:	f010 0f02 	tst.w	r0, #2
 800217e:	d004      	beq.n	800218a <HAL_PCD_IRQHandler+0x48>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002180:	6822      	ldr	r2, [r4, #0]
 8002182:	6953      	ldr	r3, [r2, #20]
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800218a:	6820      	ldr	r0, [r4, #0]
 800218c:	f004 f890 	bl	80062b0 <USB_ReadInterrupts>
 8002190:	f010 0f10 	tst.w	r0, #16
 8002194:	d016      	beq.n	80021c4 <HAL_PCD_IRQHandler+0x82>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002196:	6822      	ldr	r2, [r4, #0]
 8002198:	6993      	ldr	r3, [r2, #24]
 800219a:	f023 0310 	bic.w	r3, r3, #16
 800219e:	6193      	str	r3, [r2, #24]
      RegVal = USBx->GRXSTSP;
 80021a0:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80021a4:	f008 090f 	and.w	r9, r8, #15
      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80021a8:	f408 13f0 	and.w	r3, r8, #1966080	@ 0x1e0000
 80021ac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80021b0:	d06a      	beq.n	8002288 <HAL_PCD_IRQHandler+0x146>
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80021b2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80021b6:	f000 808d 	beq.w	80022d4 <HAL_PCD_IRQHandler+0x192>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80021ba:	6822      	ldr	r2, [r4, #0]
 80021bc:	6993      	ldr	r3, [r2, #24]
 80021be:	f043 0310 	orr.w	r3, r3, #16
 80021c2:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80021c4:	6820      	ldr	r0, [r4, #0]
 80021c6:	f004 f873 	bl	80062b0 <USB_ReadInterrupts>
 80021ca:	f410 2f00 	tst.w	r0, #524288	@ 0x80000
 80021ce:	f040 8093 	bne.w	80022f8 <HAL_PCD_IRQHandler+0x1b6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80021d2:	6820      	ldr	r0, [r4, #0]
 80021d4:	f004 f86c 	bl	80062b0 <USB_ReadInterrupts>
 80021d8:	f410 2f80 	tst.w	r0, #262144	@ 0x40000
 80021dc:	f040 80fc 	bne.w	80023d8 <HAL_PCD_IRQHandler+0x296>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80021e0:	6820      	ldr	r0, [r4, #0]
 80021e2:	f004 f865 	bl	80062b0 <USB_ReadInterrupts>
 80021e6:	2800      	cmp	r0, #0
 80021e8:	f2c0 817d 	blt.w	80024e6 <HAL_PCD_IRQHandler+0x3a4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80021ec:	6820      	ldr	r0, [r4, #0]
 80021ee:	f004 f85f 	bl	80062b0 <USB_ReadInterrupts>
 80021f2:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 80021f6:	d009      	beq.n	800220c <HAL_PCD_IRQHandler+0xca>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	f013 0f01 	tst.w	r3, #1
 80021fe:	f040 818a 	bne.w	8002516 <HAL_PCD_IRQHandler+0x3d4>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002202:	6822      	ldr	r2, [r4, #0]
 8002204:	6953      	ldr	r3, [r2, #20]
 8002206:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800220a:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800220c:	6820      	ldr	r0, [r4, #0]
 800220e:	f004 f84f 	bl	80062b0 <USB_ReadInterrupts>
 8002212:	f010 6f00 	tst.w	r0, #134217728	@ 0x8000000
 8002216:	d015      	beq.n	8002244 <HAL_PCD_IRQHandler+0x102>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002218:	6822      	ldr	r2, [r4, #0]
 800221a:	6953      	ldr	r3, [r2, #20]
 800221c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002220:	6153      	str	r3, [r2, #20]
      if (hpcd->LPM_State == LPM_L0)
 8002222:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 8002226:	2b00      	cmp	r3, #0
 8002228:	f040 8179 	bne.w	800251e <HAL_PCD_IRQHandler+0x3dc>
        hpcd->LPM_State = LPM_L1;
 800222c:	2101      	movs	r1, #1
 800222e:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002232:	6823      	ldr	r3, [r4, #0]
 8002234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002236:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800223a:	f8c4 34d0 	str.w	r3, [r4, #1232]	@ 0x4d0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800223e:	4620      	mov	r0, r4
 8002240:	f000 fabe 	bl	80027c0 <HAL_PCDEx_LPM_Callback>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002244:	6820      	ldr	r0, [r4, #0]
 8002246:	f004 f833 	bl	80062b0 <USB_ReadInterrupts>
 800224a:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 800224e:	f040 816a 	bne.w	8002526 <HAL_PCD_IRQHandler+0x3e4>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002252:	6820      	ldr	r0, [r4, #0]
 8002254:	f004 f82c 	bl	80062b0 <USB_ReadInterrupts>
 8002258:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 800225c:	f040 81b6 	bne.w	80025cc <HAL_PCD_IRQHandler+0x48a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002260:	6820      	ldr	r0, [r4, #0]
 8002262:	f004 f825 	bl	80062b0 <USB_ReadInterrupts>
 8002266:	f010 0f08 	tst.w	r0, #8
 800226a:	f040 81c7 	bne.w	80025fc <HAL_PCD_IRQHandler+0x4ba>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800226e:	6820      	ldr	r0, [r4, #0]
 8002270:	f004 f81e 	bl	80062b0 <USB_ReadInterrupts>
 8002274:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8002278:	f000 81da 	beq.w	8002630 <HAL_PCD_IRQHandler+0x4ee>
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800227c:	69ab      	ldr	r3, [r5, #24]
 800227e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002282:	61ab      	str	r3, [r5, #24]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002284:	2601      	movs	r6, #1
 8002286:	e1c3      	b.n	8002610 <HAL_PCD_IRQHandler+0x4ce>
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002288:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800228c:	ea18 0f03 	tst.w	r8, r3
 8002290:	d093      	beq.n	80021ba <HAL_PCD_IRQHandler+0x78>
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002292:	ea4f 1a18 	mov.w	sl, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002296:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800229a:	9301      	str	r3, [sp, #4]
 800229c:	eb09 0bc9 	add.w	fp, r9, r9, lsl #3
 80022a0:	eb04 0b8b 	add.w	fp, r4, fp, lsl #2
 80022a4:	f3c8 120a 	ubfx	r2, r8, #4, #11
 80022a8:	f8db 1260 	ldr.w	r1, [fp, #608]	@ 0x260
 80022ac:	4628      	mov	r0, r5
 80022ae:	f003 ff55 	bl	800615c <USB_ReadPacket>
          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80022b2:	f8db 3260 	ldr.w	r3, [fp, #608]	@ 0x260
 80022b6:	f3ca 0a0a 	ubfx	sl, sl, #0, #11
 80022ba:	4453      	add	r3, sl
 80022bc:	f8cb 3260 	str.w	r3, [fp, #608]	@ 0x260
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80022c0:	f8db 3268 	ldr.w	r3, [fp, #616]	@ 0x268
 80022c4:	9a01      	ldr	r2, [sp, #4]
 80022c6:	444a      	add	r2, r9
 80022c8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80022cc:	4453      	add	r3, sl
 80022ce:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
 80022d2:	e772      	b.n	80021ba <HAL_PCD_IRQHandler+0x78>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80022d4:	2208      	movs	r2, #8
 80022d6:	f204 419c 	addw	r1, r4, #1180	@ 0x49c
 80022da:	4628      	mov	r0, r5
 80022dc:	f003 ff3e 	bl	800615c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80022e0:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80022e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80022e8:	f8d3 2268 	ldr.w	r2, [r3, #616]	@ 0x268
 80022ec:	f3c8 180a 	ubfx	r8, r8, #4, #11
 80022f0:	4442      	add	r2, r8
 80022f2:	f8c3 2268 	str.w	r2, [r3, #616]	@ 0x268
 80022f6:	e760      	b.n	80021ba <HAL_PCD_IRQHandler+0x78>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80022f8:	6820      	ldr	r0, [r4, #0]
 80022fa:	f003 ffdd 	bl	80062b8 <USB_ReadDevAllOutEpInterrupt>
 80022fe:	4680      	mov	r8, r0
      epnum = 0U;
 8002300:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8002302:	e035      	b.n	8002370 <HAL_PCD_IRQHandler+0x22e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002304:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002308:	2201      	movs	r2, #1
 800230a:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800230e:	4649      	mov	r1, r9
 8002310:	4620      	mov	r0, r4
 8002312:	f7ff fcf1 	bl	8001cf8 <PCD_EP_OutXfrComplete_int>
 8002316:	e03c      	b.n	8002392 <HAL_PCD_IRQHandler+0x250>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002318:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 800231c:	2208      	movs	r2, #8
 800231e:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002322:	4649      	mov	r1, r9
 8002324:	4620      	mov	r0, r4
 8002326:	f7ff fd69 	bl	8001dfc <PCD_EP_OutSetupPacket_int>
 800232a:	e035      	b.n	8002398 <HAL_PCD_IRQHandler+0x256>
            if (ep->is_iso_incomplete == 1U)
 800232c:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002330:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002334:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8002338:	2b01      	cmp	r3, #1
 800233a:	d041      	beq.n	80023c0 <HAL_PCD_IRQHandler+0x27e>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800233c:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002340:	2202      	movs	r2, #2
 8002342:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002346:	f01a 0f20 	tst.w	sl, #32
 800234a:	d004      	beq.n	8002356 <HAL_PCD_IRQHandler+0x214>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800234c:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002350:	2220      	movs	r2, #32
 8002352:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002356:	f41a 5f00 	tst.w	sl, #8192	@ 0x2000
 800235a:	d005      	beq.n	8002368 <HAL_PCD_IRQHandler+0x226>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800235c:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002360:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002364:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
        epnum++;
 8002368:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 800236c:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8002370:	f1b8 0f00 	cmp.w	r8, #0
 8002374:	f43f af2d 	beq.w	80021d2 <HAL_PCD_IRQHandler+0x90>
        if ((ep_intr & 0x1U) != 0U)
 8002378:	f018 0f01 	tst.w	r8, #1
 800237c:	d0f4      	beq.n	8002368 <HAL_PCD_IRQHandler+0x226>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800237e:	fa5f fb89 	uxtb.w	fp, r9
 8002382:	4659      	mov	r1, fp
 8002384:	6820      	ldr	r0, [r4, #0]
 8002386:	f003 ffa7 	bl	80062d8 <USB_ReadDevOutEPInterrupt>
 800238a:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800238c:	f010 0f01 	tst.w	r0, #1
 8002390:	d1b8      	bne.n	8002304 <HAL_PCD_IRQHandler+0x1c2>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002392:	f01a 0f08 	tst.w	sl, #8
 8002396:	d1bf      	bne.n	8002318 <HAL_PCD_IRQHandler+0x1d6>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002398:	f01a 0f10 	tst.w	sl, #16
 800239c:	d004      	beq.n	80023a8 <HAL_PCD_IRQHandler+0x266>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800239e:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80023a2:	2210      	movs	r2, #16
 80023a4:	f8c3 2b08 	str.w	r2, [r3, #2824]	@ 0xb08
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80023a8:	f01a 0f02 	tst.w	sl, #2
 80023ac:	d0cb      	beq.n	8002346 <HAL_PCD_IRQHandler+0x204>
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80023ae:	696b      	ldr	r3, [r5, #20]
 80023b0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80023b4:	d0ba      	beq.n	800232c <HAL_PCD_IRQHandler+0x1ea>
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023bc:	607b      	str	r3, [r7, #4]
 80023be:	e7b5      	b.n	800232c <HAL_PCD_IRQHandler+0x1ea>
              ep->is_iso_incomplete = 0U;
 80023c0:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80023c4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2257 	strb.w	r2, [r3, #599]	@ 0x257
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80023ce:	4659      	mov	r1, fp
 80023d0:	4620      	mov	r0, r4
 80023d2:	f004 fc49 	bl	8006c68 <HAL_PCD_ISOOUTIncompleteCallback>
 80023d6:	e7b1      	b.n	800233c <HAL_PCD_IRQHandler+0x1fa>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80023d8:	6820      	ldr	r0, [r4, #0]
 80023da:	f003 ff75 	bl	80062c8 <USB_ReadDevAllInEpInterrupt>
 80023de:	4680      	mov	r8, r0
      epnum = 0U;
 80023e0:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 80023e2:	e025      	b.n	8002430 <HAL_PCD_IRQHandler+0x2ee>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80023e4:	4659      	mov	r1, fp
 80023e6:	4620      	mov	r0, r4
 80023e8:	f004 fbfa 	bl	8006be0 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80023ec:	f01a 0f08 	tst.w	sl, #8
 80023f0:	d004      	beq.n	80023fc <HAL_PCD_IRQHandler+0x2ba>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80023f2:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80023f6:	2208      	movs	r2, #8
 80023f8:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80023fc:	f01a 0f10 	tst.w	sl, #16
 8002400:	d004      	beq.n	800240c <HAL_PCD_IRQHandler+0x2ca>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002402:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002406:	2210      	movs	r2, #16
 8002408:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800240c:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 8002410:	d004      	beq.n	800241c <HAL_PCD_IRQHandler+0x2da>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002412:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002416:	2240      	movs	r2, #64	@ 0x40
 8002418:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800241c:	f01a 0f02 	tst.w	sl, #2
 8002420:	d140      	bne.n	80024a4 <HAL_PCD_IRQHandler+0x362>
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002422:	f01a 0f80 	tst.w	sl, #128	@ 0x80
 8002426:	d159      	bne.n	80024dc <HAL_PCD_IRQHandler+0x39a>
        epnum++;
 8002428:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 800242c:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8002430:	f1b8 0f00 	cmp.w	r8, #0
 8002434:	f43f aed4 	beq.w	80021e0 <HAL_PCD_IRQHandler+0x9e>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002438:	f018 0f01 	tst.w	r8, #1
 800243c:	d0f4      	beq.n	8002428 <HAL_PCD_IRQHandler+0x2e6>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800243e:	fa5f fb89 	uxtb.w	fp, r9
 8002442:	4659      	mov	r1, fp
 8002444:	6820      	ldr	r0, [r4, #0]
 8002446:	f003 ff50 	bl	80062ea <USB_ReadDevInEPInterrupt>
 800244a:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800244c:	f010 0f01 	tst.w	r0, #1
 8002450:	d0cc      	beq.n	80023ec <HAL_PCD_IRQHandler+0x2aa>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002452:	f009 020f 	and.w	r2, r9, #15
 8002456:	2101      	movs	r1, #1
 8002458:	fa01 f202 	lsl.w	r2, r1, r2
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800245c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800245e:	ea23 0302 	bic.w	r3, r3, r2
 8002462:	637b      	str	r3, [r7, #52]	@ 0x34
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002464:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 8002468:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
            if (hpcd->Init.dma_enable == 1U)
 800246c:	79a3      	ldrb	r3, [r4, #6]
 800246e:	428b      	cmp	r3, r1
 8002470:	d1b8      	bne.n	80023e4 <HAL_PCD_IRQHandler+0x2a2>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002472:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 8002476:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800247a:	6a1a      	ldr	r2, [r3, #32]
 800247c:	69d9      	ldr	r1, [r3, #28]
 800247e:	440a      	add	r2, r1
 8002480:	621a      	str	r2, [r3, #32]
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002482:	f1b9 0f00 	cmp.w	r9, #0
 8002486:	d1ad      	bne.n	80023e4 <HAL_PCD_IRQHandler+0x2a2>
 8002488:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 800248c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1a6      	bne.n	80023e4 <HAL_PCD_IRQHandler+0x2a2>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002496:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 800249a:	2101      	movs	r1, #1
 800249c:	6820      	ldr	r0, [r4, #0]
 800249e:	f003 ff79 	bl	8006394 <USB_EP0_OutStart>
 80024a2:	e79f      	b.n	80023e4 <HAL_PCD_IRQHandler+0x2a2>
            (void)USB_FlushTxFifo(USBx, epnum);
 80024a4:	4649      	mov	r1, r9
 80024a6:	4628      	mov	r0, r5
 80024a8:	f003 fada 	bl	8005a60 <USB_FlushTxFifo>
            if (ep->is_iso_incomplete == 1U)
 80024ac:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80024b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80024b4:	7ddb      	ldrb	r3, [r3, #23]
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d005      	beq.n	80024c6 <HAL_PCD_IRQHandler+0x384>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80024ba:	eb05 1349 	add.w	r3, r5, r9, lsl #5
 80024be:	2202      	movs	r2, #2
 80024c0:	f8c3 2908 	str.w	r2, [r3, #2312]	@ 0x908
 80024c4:	e7ad      	b.n	8002422 <HAL_PCD_IRQHandler+0x2e0>
              ep->is_iso_incomplete = 0U;
 80024c6:	eb09 03c9 	add.w	r3, r9, r9, lsl #3
 80024ca:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80024ce:	2200      	movs	r2, #0
 80024d0:	75da      	strb	r2, [r3, #23]
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80024d2:	4659      	mov	r1, fp
 80024d4:	4620      	mov	r0, r4
 80024d6:	f004 fbcd 	bl	8006c74 <HAL_PCD_ISOINIncompleteCallback>
 80024da:	e7ee      	b.n	80024ba <HAL_PCD_IRQHandler+0x378>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80024dc:	4649      	mov	r1, r9
 80024de:	4620      	mov	r0, r4
 80024e0:	f7ff fafe 	bl	8001ae0 <PCD_WriteEmptyTxFifo>
 80024e4:	e7a0      	b.n	8002428 <HAL_PCD_IRQHandler+0x2e6>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f023 0301 	bic.w	r3, r3, #1
 80024ec:	607b      	str	r3, [r7, #4]
      if (hpcd->LPM_State == LPM_L1)
 80024ee:	f894 34cc 	ldrb.w	r3, [r4, #1228]	@ 0x4cc
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d008      	beq.n	8002508 <HAL_PCD_IRQHandler+0x3c6>
        HAL_PCD_ResumeCallback(hpcd);
 80024f6:	4620      	mov	r0, r4
 80024f8:	f004 fbb0 	bl	8006c5c <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80024fc:	6822      	ldr	r2, [r4, #0]
 80024fe:	6953      	ldr	r3, [r2, #20]
 8002500:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002504:	6153      	str	r3, [r2, #20]
 8002506:	e671      	b.n	80021ec <HAL_PCD_IRQHandler+0xaa>
        hpcd->LPM_State = LPM_L0;
 8002508:	2100      	movs	r1, #0
 800250a:	f884 14cc 	strb.w	r1, [r4, #1228]	@ 0x4cc
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800250e:	4620      	mov	r0, r4
 8002510:	f000 f956 	bl	80027c0 <HAL_PCDEx_LPM_Callback>
 8002514:	e7f2      	b.n	80024fc <HAL_PCD_IRQHandler+0x3ba>
        HAL_PCD_SuspendCallback(hpcd);
 8002516:	4620      	mov	r0, r4
 8002518:	f004 fb88 	bl	8006c2c <HAL_PCD_SuspendCallback>
 800251c:	e671      	b.n	8002202 <HAL_PCD_IRQHandler+0xc0>
        HAL_PCD_SuspendCallback(hpcd);
 800251e:	4620      	mov	r0, r4
 8002520:	f004 fb84 	bl	8006c2c <HAL_PCD_SuspendCallback>
 8002524:	e68e      	b.n	8002244 <HAL_PCD_IRQHandler+0x102>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f023 0301 	bic.w	r3, r3, #1
 800252c:	607b      	str	r3, [r7, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800252e:	2110      	movs	r1, #16
 8002530:	6820      	ldr	r0, [r4, #0]
 8002532:	f003 fa95 	bl	8005a60 <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002536:	e01a      	b.n	800256e <HAL_PCD_IRQHandler+0x42c>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002538:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 800253c:	f64f 317f 	movw	r1, #64383	@ 0xfb7f
 8002540:	f8c3 1908 	str.w	r1, [r3, #2312]	@ 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002544:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8002548:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 800254c:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002550:	f8c3 1b08 	str.w	r1, [r3, #2824]	@ 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002554:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8002558:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 800255c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002560:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8002564:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8002568:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800256c:	3601      	adds	r6, #1
 800256e:	7923      	ldrb	r3, [r4, #4]
 8002570:	42b3      	cmp	r3, r6
 8002572:	d8e1      	bhi.n	8002538 <HAL_PCD_IRQHandler+0x3f6>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002574:	69fb      	ldr	r3, [r7, #28]
 8002576:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800257a:	61fb      	str	r3, [r7, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800257c:	7be3      	ldrb	r3, [r4, #15]
 800257e:	b1db      	cbz	r3, 80025b8 <HAL_PCD_IRQHandler+0x476>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002580:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002584:	f043 030b 	orr.w	r3, r3, #11
 8002588:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800258c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800258e:	f043 030b 	orr.w	r3, r3, #11
 8002592:	647b      	str	r3, [r7, #68]	@ 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002594:	f8d5 3800 	ldr.w	r3, [r5, #2048]	@ 0x800
 8002598:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800259c:	f8c5 3800 	str.w	r3, [r5, #2048]	@ 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80025a0:	f204 429c 	addw	r2, r4, #1180	@ 0x49c
 80025a4:	79a1      	ldrb	r1, [r4, #6]
 80025a6:	6820      	ldr	r0, [r4, #0]
 80025a8:	f003 fef4 	bl	8006394 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80025ac:	6822      	ldr	r2, [r4, #0]
 80025ae:	6953      	ldr	r3, [r2, #20]
 80025b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025b4:	6153      	str	r3, [r2, #20]
 80025b6:	e64c      	b.n	8002252 <HAL_PCD_IRQHandler+0x110>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80025b8:	697a      	ldr	r2, [r7, #20]
 80025ba:	f242 032b 	movw	r3, #8235	@ 0x202b
 80025be:	4313      	orrs	r3, r2
 80025c0:	617b      	str	r3, [r7, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	f043 030b 	orr.w	r3, r3, #11
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	e7e3      	b.n	8002594 <HAL_PCD_IRQHandler+0x452>
      (void)USB_ActivateSetup(hpcd->Instance);
 80025cc:	6820      	ldr	r0, [r4, #0]
 80025ce:	f003 fed3 	bl	8006378 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80025d2:	6820      	ldr	r0, [r4, #0]
 80025d4:	f003 fb5c 	bl	8005c90 <USB_GetDevSpeed>
 80025d8:	71e0      	strb	r0, [r4, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80025da:	6826      	ldr	r6, [r4, #0]
 80025dc:	f000 fec2 	bl	8003364 <HAL_RCC_GetHCLKFreq>
 80025e0:	4601      	mov	r1, r0
 80025e2:	79e2      	ldrb	r2, [r4, #7]
 80025e4:	4630      	mov	r0, r6
 80025e6:	f003 f9bd 	bl	8005964 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 80025ea:	4620      	mov	r0, r4
 80025ec:	f004 fb09 	bl	8006c02 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80025f0:	6822      	ldr	r2, [r4, #0]
 80025f2:	6953      	ldr	r3, [r2, #20]
 80025f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025f8:	6153      	str	r3, [r2, #20]
 80025fa:	e631      	b.n	8002260 <HAL_PCD_IRQHandler+0x11e>
      HAL_PCD_SOFCallback(hpcd);
 80025fc:	4620      	mov	r0, r4
 80025fe:	f004 fafa 	bl	8006bf6 <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002602:	6822      	ldr	r2, [r4, #0]
 8002604:	6953      	ldr	r3, [r2, #20]
 8002606:	f003 0308 	and.w	r3, r3, #8
 800260a:	6153      	str	r3, [r2, #20]
 800260c:	e62f      	b.n	800226e <HAL_PCD_IRQHandler+0x12c>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800260e:	3601      	adds	r6, #1
 8002610:	7923      	ldrb	r3, [r4, #4]
 8002612:	42b3      	cmp	r3, r6
 8002614:	d90c      	bls.n	8002630 <HAL_PCD_IRQHandler+0x4ee>
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002616:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 800261a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800261e:	f893 3257 	ldrb.w	r3, [r3, #599]	@ 0x257
 8002622:	2b01      	cmp	r3, #1
 8002624:	d1f3      	bne.n	800260e <HAL_PCD_IRQHandler+0x4cc>
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002626:	b2f1      	uxtb	r1, r6
 8002628:	4620      	mov	r0, r4
 800262a:	f7ff fd70 	bl	800210e <HAL_PCD_EP_Abort>
 800262e:	e7ee      	b.n	800260e <HAL_PCD_IRQHandler+0x4cc>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002630:	6820      	ldr	r0, [r4, #0]
 8002632:	f003 fe3d 	bl	80062b0 <USB_ReadInterrupts>
 8002636:	f410 1f80 	tst.w	r0, #1048576	@ 0x100000
 800263a:	d125      	bne.n	8002688 <HAL_PCD_IRQHandler+0x546>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800263c:	6820      	ldr	r0, [r4, #0]
 800263e:	f003 fe37 	bl	80062b0 <USB_ReadInterrupts>
 8002642:	f410 1f00 	tst.w	r0, #2097152	@ 0x200000
 8002646:	d058      	beq.n	80026fa <HAL_PCD_IRQHandler+0x5b8>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002648:	2301      	movs	r3, #1
 800264a:	e026      	b.n	800269a <HAL_PCD_IRQHandler+0x558>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800264c:	3601      	adds	r6, #1
 800264e:	7923      	ldrb	r3, [r4, #4]
 8002650:	42b3      	cmp	r3, r6
 8002652:	d91b      	bls.n	800268c <HAL_PCD_IRQHandler+0x54a>
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002654:	eb05 1346 	add.w	r3, r5, r6, lsl #5
 8002658:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800265c:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8002660:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002664:	7e1b      	ldrb	r3, [r3, #24]
 8002666:	2b01      	cmp	r3, #1
 8002668:	d1f0      	bne.n	800264c <HAL_PCD_IRQHandler+0x50a>
 800266a:	2a00      	cmp	r2, #0
 800266c:	daee      	bge.n	800264c <HAL_PCD_IRQHandler+0x50a>
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800266e:	eb06 03c6 	add.w	r3, r6, r6, lsl #3
 8002672:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002676:	2201      	movs	r2, #1
 8002678:	75da      	strb	r2, [r3, #23]
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800267a:	f066 017f 	orn	r1, r6, #127	@ 0x7f
 800267e:	b2c9      	uxtb	r1, r1
 8002680:	4620      	mov	r0, r4
 8002682:	f7ff fd44 	bl	800210e <HAL_PCD_EP_Abort>
 8002686:	e7e1      	b.n	800264c <HAL_PCD_IRQHandler+0x50a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002688:	2601      	movs	r6, #1
 800268a:	e7e0      	b.n	800264e <HAL_PCD_IRQHandler+0x50c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800268c:	6822      	ldr	r2, [r4, #0]
 800268e:	6953      	ldr	r3, [r2, #20]
 8002690:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002694:	6153      	str	r3, [r2, #20]
 8002696:	e7d1      	b.n	800263c <HAL_PCD_IRQHandler+0x4fa>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002698:	3301      	adds	r3, #1
 800269a:	7922      	ldrb	r2, [r4, #4]
 800269c:	429a      	cmp	r2, r3
 800269e:	d927      	bls.n	80026f0 <HAL_PCD_IRQHandler+0x5ae>
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80026a0:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 80026a4:	f8d2 1b00 	ldr.w	r1, [r2, #2816]	@ 0xb00
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80026a8:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80026ac:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80026b0:	f892 2258 	ldrb.w	r2, [r2, #600]	@ 0x258
 80026b4:	2a01      	cmp	r2, #1
 80026b6:	d1ef      	bne.n	8002698 <HAL_PCD_IRQHandler+0x556>
 80026b8:	2900      	cmp	r1, #0
 80026ba:	daed      	bge.n	8002698 <HAL_PCD_IRQHandler+0x556>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80026bc:	f8d4 24d4 	ldr.w	r2, [r4, #1236]	@ 0x4d4
 80026c0:	ea82 4211 	eor.w	r2, r2, r1, lsr #16
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80026c4:	f012 0f01 	tst.w	r2, #1
 80026c8:	d1e6      	bne.n	8002698 <HAL_PCD_IRQHandler+0x556>
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80026ca:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80026ce:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80026d2:	2101      	movs	r1, #1
 80026d4:	f882 1257 	strb.w	r1, [r2, #599]	@ 0x257
          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80026d8:	69aa      	ldr	r2, [r5, #24]
 80026da:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80026de:	61aa      	str	r2, [r5, #24]
          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80026e0:	696a      	ldr	r2, [r5, #20]
 80026e2:	f012 0f80 	tst.w	r2, #128	@ 0x80
 80026e6:	d1d7      	bne.n	8002698 <HAL_PCD_IRQHandler+0x556>
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026ee:	607b      	str	r3, [r7, #4]
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80026f0:	6822      	ldr	r2, [r4, #0]
 80026f2:	6953      	ldr	r3, [r2, #20]
 80026f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026f8:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80026fa:	6820      	ldr	r0, [r4, #0]
 80026fc:	f003 fdd8 	bl	80062b0 <USB_ReadInterrupts>
 8002700:	f010 4f80 	tst.w	r0, #1073741824	@ 0x40000000
 8002704:	d110      	bne.n	8002728 <HAL_PCD_IRQHandler+0x5e6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002706:	6820      	ldr	r0, [r4, #0]
 8002708:	f003 fdd2 	bl	80062b0 <USB_ReadInterrupts>
 800270c:	f010 0f04 	tst.w	r0, #4
 8002710:	f43f ad20 	beq.w	8002154 <HAL_PCD_IRQHandler+0x12>
      RegVal = hpcd->Instance->GOTGINT;
 8002714:	6823      	ldr	r3, [r4, #0]
 8002716:	685d      	ldr	r5, [r3, #4]
      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002718:	f015 0f04 	tst.w	r5, #4
 800271c:	d10d      	bne.n	800273a <HAL_PCD_IRQHandler+0x5f8>
      hpcd->Instance->GOTGINT |= RegVal;
 800271e:	6822      	ldr	r2, [r4, #0]
 8002720:	6853      	ldr	r3, [r2, #4]
 8002722:	432b      	orrs	r3, r5
 8002724:	6053      	str	r3, [r2, #4]
 8002726:	e515      	b.n	8002154 <HAL_PCD_IRQHandler+0x12>
      HAL_PCD_ConnectCallback(hpcd);
 8002728:	4620      	mov	r0, r4
 800272a:	f004 faa9 	bl	8006c80 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800272e:	6822      	ldr	r2, [r4, #0]
 8002730:	6953      	ldr	r3, [r2, #20]
 8002732:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002736:	6153      	str	r3, [r2, #20]
 8002738:	e7e5      	b.n	8002706 <HAL_PCD_IRQHandler+0x5c4>
        HAL_PCD_DisconnectCallback(hpcd);
 800273a:	4620      	mov	r0, r4
 800273c:	f004 faa6 	bl	8006c8c <HAL_PCD_DisconnectCallback>
 8002740:	e7ed      	b.n	800271e <HAL_PCD_IRQHandler+0x5dc>

08002742 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002742:	b410      	push	{r4}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002744:	6804      	ldr	r4, [r0, #0]
 8002746:	6a60      	ldr	r0, [r4, #36]	@ 0x24

  if (fifo == 0U)
 8002748:	b931      	cbnz	r1, 8002758 <HAL_PCDEx_SetTxFiFo+0x16>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800274a:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800274e:	62a0      	str	r0, [r4, #40]	@ 0x28
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
  }

  return HAL_OK;
}
 8002750:	2000      	movs	r0, #0
 8002752:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002756:	4770      	bx	lr
 8002758:	468c      	mov	ip, r1
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800275a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800275c:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8002760:	2300      	movs	r3, #0
 8002762:	e008      	b.n	8002776 <HAL_PCDEx_SetTxFiFo+0x34>
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002764:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 8002768:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800276c:	6849      	ldr	r1, [r1, #4]
 800276e:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8002772:	3301      	adds	r3, #1
 8002774:	b2db      	uxtb	r3, r3
 8002776:	f10c 31ff 	add.w	r1, ip, #4294967295
 800277a:	428b      	cmp	r3, r1
 800277c:	d3f2      	bcc.n	8002764 <HAL_PCDEx_SetTxFiFo+0x22>
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800277e:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8002782:	f10c 013f 	add.w	r1, ip, #63	@ 0x3f
 8002786:	eb04 0481 	add.w	r4, r4, r1, lsl #2
 800278a:	6060      	str	r0, [r4, #4]
 800278c:	e7e0      	b.n	8002750 <HAL_PCDEx_SetTxFiFo+0xe>

0800278e <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 800278e:	6803      	ldr	r3, [r0, #0]
 8002790:	6259      	str	r1, [r3, #36]	@ 0x24

  return HAL_OK;
}
 8002792:	2000      	movs	r0, #0
 8002794:	4770      	bx	lr
	...

08002798 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002798:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800279a:	6802      	ldr	r2, [r0, #0]

  hpcd->lpm_active = 1U;
 800279c:	2101      	movs	r1, #1
 800279e:	f8c0 14d8 	str.w	r1, [r0, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80027a2:	2000      	movs	r0, #0
 80027a4:	f883 04cc 	strb.w	r0, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80027a8:	6993      	ldr	r3, [r2, #24]
 80027aa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80027ae:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80027b0:	6d51      	ldr	r1, [r2, #84]	@ 0x54
 80027b2:	4b02      	ldr	r3, [pc, #8]	@ (80027bc <HAL_PCDEx_ActivateLPM+0x24>)
 80027b4:	430b      	orrs	r3, r1
 80027b6:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	10000003 	.word	0x10000003

080027c0 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80027c0:	4770      	bx	lr
	...

080027c4 <HAL_PWREx_ConfigSupply>:
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80027c4:	4b13      	ldr	r3, [pc, #76]	@ (8002814 <HAL_PWREx_ConfigSupply+0x50>)
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	f013 0f04 	tst.w	r3, #4
 80027cc:	d107      	bne.n	80027de <HAL_PWREx_ConfigSupply+0x1a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80027ce:	4b11      	ldr	r3, [pc, #68]	@ (8002814 <HAL_PWREx_ConfigSupply+0x50>)
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	4283      	cmp	r3, r0
 80027d8:	d01a      	beq.n	8002810 <HAL_PWREx_ConfigSupply+0x4c>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80027da:	2001      	movs	r0, #1
 80027dc:	4770      	bx	lr
{
 80027de:	b510      	push	{r4, lr}
      return HAL_OK;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80027e0:	4a0c      	ldr	r2, [pc, #48]	@ (8002814 <HAL_PWREx_ConfigSupply+0x50>)
 80027e2:	68d3      	ldr	r3, [r2, #12]
 80027e4:	f023 0307 	bic.w	r3, r3, #7
 80027e8:	4303      	orrs	r3, r0
 80027ea:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80027ec:	f7fe fa7e 	bl	8000cec <HAL_GetTick>
 80027f0:	4604      	mov	r4, r0

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80027f2:	4b08      	ldr	r3, [pc, #32]	@ (8002814 <HAL_PWREx_ConfigSupply+0x50>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80027fa:	d107      	bne.n	800280c <HAL_PWREx_ConfigSupply+0x48>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80027fc:	f7fe fa76 	bl	8000cec <HAL_GetTick>
 8002800:	1b00      	subs	r0, r0, r4
 8002802:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002806:	d9f4      	bls.n	80027f2 <HAL_PWREx_ConfigSupply+0x2e>
    {
      return HAL_ERROR;
 8002808:	2001      	movs	r0, #1
 800280a:	e000      	b.n	800280e <HAL_PWREx_ConfigSupply+0x4a>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800280c:	2000      	movs	r0, #0
}
 800280e:	bd10      	pop	{r4, pc}
      return HAL_OK;
 8002810:	2000      	movs	r0, #0
}
 8002812:	4770      	bx	lr
 8002814:	58024800 	.word	0x58024800

08002818 <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002818:	4a02      	ldr	r2, [pc, #8]	@ (8002824 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800281a:	68d3      	ldr	r3, [r2, #12]
 800281c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002820:	60d3      	str	r3, [r2, #12]
}
 8002822:	4770      	bx	lr
 8002824:	58024800 	.word	0x58024800

08002828 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002828:	2800      	cmp	r0, #0
 800282a:	f000 8339 	beq.w	8002ea0 <HAL_RCC_OscConfig+0x678>
{
 800282e:	b538      	push	{r3, r4, r5, lr}
 8002830:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002832:	6803      	ldr	r3, [r0, #0]
 8002834:	f013 0f01 	tst.w	r3, #1
 8002838:	d025      	beq.n	8002886 <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800283a:	4a94      	ldr	r2, [pc, #592]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 800283c:	6913      	ldr	r3, [r2, #16]
 800283e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002842:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002844:	2b10      	cmp	r3, #16
 8002846:	d015      	beq.n	8002874 <HAL_RCC_OscConfig+0x4c>
 8002848:	2b18      	cmp	r3, #24
 800284a:	d00f      	beq.n	800286c <HAL_RCC_OscConfig+0x44>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800284c:	6863      	ldr	r3, [r4, #4]
 800284e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002852:	d03f      	beq.n	80028d4 <HAL_RCC_OscConfig+0xac>
 8002854:	2b00      	cmp	r3, #0
 8002856:	d153      	bne.n	8002900 <HAL_RCC_OscConfig+0xd8>
 8002858:	4b8c      	ldr	r3, [pc, #560]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002860:	601a      	str	r2, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002868:	601a      	str	r2, [r3, #0]
 800286a:	e038      	b.n	80028de <HAL_RCC_OscConfig+0xb6>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800286c:	f002 0203 	and.w	r2, r2, #3
 8002870:	2a02      	cmp	r2, #2
 8002872:	d1eb      	bne.n	800284c <HAL_RCC_OscConfig+0x24>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002874:	4b85      	ldr	r3, [pc, #532]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800287c:	d003      	beq.n	8002886 <HAL_RCC_OscConfig+0x5e>
 800287e:	6863      	ldr	r3, [r4, #4]
 8002880:	2b00      	cmp	r3, #0
 8002882:	f000 830f 	beq.w	8002ea4 <HAL_RCC_OscConfig+0x67c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002886:	6823      	ldr	r3, [r4, #0]
 8002888:	f013 0f02 	tst.w	r3, #2
 800288c:	f000 80a1 	beq.w	80029d2 <HAL_RCC_OscConfig+0x1aa>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002890:	4a7e      	ldr	r2, [pc, #504]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002892:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002894:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002896:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 800289a:	d05a      	beq.n	8002952 <HAL_RCC_OscConfig+0x12a>
 800289c:	2b18      	cmp	r3, #24
 800289e:	d055      	beq.n	800294c <HAL_RCC_OscConfig+0x124>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80028a0:	68e3      	ldr	r3, [r4, #12]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	f000 80de 	beq.w	8002a64 <HAL_RCC_OscConfig+0x23c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80028a8:	4978      	ldr	r1, [pc, #480]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 80028aa:	680a      	ldr	r2, [r1, #0]
 80028ac:	f022 0219 	bic.w	r2, r2, #25
 80028b0:	4313      	orrs	r3, r2
 80028b2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028b4:	f7fe fa1a 	bl	8000cec <HAL_GetTick>
 80028b8:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80028ba:	4b74      	ldr	r3, [pc, #464]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f013 0f04 	tst.w	r3, #4
 80028c2:	f040 80ad 	bne.w	8002a20 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028c6:	f7fe fa11 	bl	8000cec <HAL_GetTick>
 80028ca:	1b40      	subs	r0, r0, r5
 80028cc:	2802      	cmp	r0, #2
 80028ce:	d9f4      	bls.n	80028ba <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 80028d0:	2003      	movs	r0, #3
 80028d2:	e2ee      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028d4:	4a6d      	ldr	r2, [pc, #436]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 80028d6:	6813      	ldr	r3, [r2, #0]
 80028d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028dc:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028de:	6863      	ldr	r3, [r4, #4]
 80028e0:	b32b      	cbz	r3, 800292e <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 80028e2:	f7fe fa03 	bl	8000cec <HAL_GetTick>
 80028e6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028e8:	4b68      	ldr	r3, [pc, #416]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80028f0:	d1c9      	bne.n	8002886 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028f2:	f7fe f9fb 	bl	8000cec <HAL_GetTick>
 80028f6:	1b40      	subs	r0, r0, r5
 80028f8:	2864      	cmp	r0, #100	@ 0x64
 80028fa:	d9f5      	bls.n	80028e8 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 80028fc:	2003      	movs	r0, #3
 80028fe:	e2d8      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002900:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002904:	d009      	beq.n	800291a <HAL_RCC_OscConfig+0xf2>
 8002906:	4b61      	ldr	r3, [pc, #388]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	e7e1      	b.n	80028de <HAL_RCC_OscConfig+0xb6>
 800291a:	4b5c      	ldr	r3, [pc, #368]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800292a:	601a      	str	r2, [r3, #0]
 800292c:	e7d7      	b.n	80028de <HAL_RCC_OscConfig+0xb6>
        tickstart = HAL_GetTick();
 800292e:	f7fe f9dd 	bl	8000cec <HAL_GetTick>
 8002932:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002934:	4b55      	ldr	r3, [pc, #340]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800293c:	d0a3      	beq.n	8002886 <HAL_RCC_OscConfig+0x5e>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800293e:	f7fe f9d5 	bl	8000cec <HAL_GetTick>
 8002942:	1b40      	subs	r0, r0, r5
 8002944:	2864      	cmp	r0, #100	@ 0x64
 8002946:	d9f5      	bls.n	8002934 <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 8002948:	2003      	movs	r0, #3
 800294a:	e2b2      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800294c:	f012 0f03 	tst.w	r2, #3
 8002950:	d1a6      	bne.n	80028a0 <HAL_RCC_OscConfig+0x78>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002952:	4b4e      	ldr	r3, [pc, #312]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f013 0f04 	tst.w	r3, #4
 800295a:	d003      	beq.n	8002964 <HAL_RCC_OscConfig+0x13c>
 800295c:	68e3      	ldr	r3, [r4, #12]
 800295e:	2b00      	cmp	r3, #0
 8002960:	f000 82a2 	beq.w	8002ea8 <HAL_RCC_OscConfig+0x680>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002964:	4a49      	ldr	r2, [pc, #292]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002966:	6813      	ldr	r3, [r2, #0]
 8002968:	f023 0319 	bic.w	r3, r3, #25
 800296c:	68e1      	ldr	r1, [r4, #12]
 800296e:	430b      	orrs	r3, r1
 8002970:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002972:	f7fe f9bb 	bl	8000cec <HAL_GetTick>
 8002976:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002978:	4b44      	ldr	r3, [pc, #272]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f013 0f04 	tst.w	r3, #4
 8002980:	d106      	bne.n	8002990 <HAL_RCC_OscConfig+0x168>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002982:	f7fe f9b3 	bl	8000cec <HAL_GetTick>
 8002986:	1b40      	subs	r0, r0, r5
 8002988:	2802      	cmp	r0, #2
 800298a:	d9f5      	bls.n	8002978 <HAL_RCC_OscConfig+0x150>
            return HAL_TIMEOUT;
 800298c:	2003      	movs	r0, #3
 800298e:	e290      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002990:	f7fe f9c6 	bl	8000d20 <HAL_GetREVID>
 8002994:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002998:	4298      	cmp	r0, r3
 800299a:	d812      	bhi.n	80029c2 <HAL_RCC_OscConfig+0x19a>
 800299c:	6922      	ldr	r2, [r4, #16]
 800299e:	2a40      	cmp	r2, #64	@ 0x40
 80029a0:	d007      	beq.n	80029b2 <HAL_RCC_OscConfig+0x18a>
 80029a2:	493a      	ldr	r1, [pc, #232]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 80029a4:	684b      	ldr	r3, [r1, #4]
 80029a6:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80029aa:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 80029ae:	604b      	str	r3, [r1, #4]
 80029b0:	e00f      	b.n	80029d2 <HAL_RCC_OscConfig+0x1aa>
 80029b2:	4a36      	ldr	r2, [pc, #216]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 80029b4:	6853      	ldr	r3, [r2, #4]
 80029b6:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80029ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029be:	6053      	str	r3, [r2, #4]
 80029c0:	e007      	b.n	80029d2 <HAL_RCC_OscConfig+0x1aa>
 80029c2:	4a32      	ldr	r2, [pc, #200]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 80029c4:	6853      	ldr	r3, [r2, #4]
 80029c6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80029ca:	6921      	ldr	r1, [r4, #16]
 80029cc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80029d0:	6053      	str	r3, [r2, #4]
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80029d2:	6823      	ldr	r3, [r4, #0]
 80029d4:	f013 0f10 	tst.w	r3, #16
 80029d8:	f000 8088 	beq.w	8002aec <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80029dc:	4a2b      	ldr	r2, [pc, #172]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 80029de:	6913      	ldr	r3, [r2, #16]
 80029e0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80029e4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80029e6:	2b08      	cmp	r3, #8
 80029e8:	d056      	beq.n	8002a98 <HAL_RCC_OscConfig+0x270>
 80029ea:	2b18      	cmp	r3, #24
 80029ec:	d050      	beq.n	8002a90 <HAL_RCC_OscConfig+0x268>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80029ee:	69e3      	ldr	r3, [r4, #28]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	f000 80b8 	beq.w	8002b66 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80029f6:	4a25      	ldr	r2, [pc, #148]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 80029f8:	6813      	ldr	r3, [r2, #0]
 80029fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a00:	f7fe f974 	bl	8000cec <HAL_GetTick>
 8002a04:	4605      	mov	r5, r0

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002a06:	4b21      	ldr	r3, [pc, #132]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002a0e:	f040 8088 	bne.w	8002b22 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002a12:	f7fe f96b 	bl	8000cec <HAL_GetTick>
 8002a16:	1b40      	subs	r0, r0, r5
 8002a18:	2802      	cmp	r0, #2
 8002a1a:	d9f4      	bls.n	8002a06 <HAL_RCC_OscConfig+0x1de>
          {
            return HAL_TIMEOUT;
 8002a1c:	2003      	movs	r0, #3
 8002a1e:	e248      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a20:	f7fe f97e 	bl	8000d20 <HAL_GetREVID>
 8002a24:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002a28:	4298      	cmp	r0, r3
 8002a2a:	d812      	bhi.n	8002a52 <HAL_RCC_OscConfig+0x22a>
 8002a2c:	6922      	ldr	r2, [r4, #16]
 8002a2e:	2a40      	cmp	r2, #64	@ 0x40
 8002a30:	d007      	beq.n	8002a42 <HAL_RCC_OscConfig+0x21a>
 8002a32:	4916      	ldr	r1, [pc, #88]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002a34:	684b      	ldr	r3, [r1, #4]
 8002a36:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002a3a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8002a3e:	604b      	str	r3, [r1, #4]
 8002a40:	e7c7      	b.n	80029d2 <HAL_RCC_OscConfig+0x1aa>
 8002a42:	4a12      	ldr	r2, [pc, #72]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002a44:	6853      	ldr	r3, [r2, #4]
 8002a46:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002a4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a4e:	6053      	str	r3, [r2, #4]
 8002a50:	e7bf      	b.n	80029d2 <HAL_RCC_OscConfig+0x1aa>
 8002a52:	4a0e      	ldr	r2, [pc, #56]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002a54:	6853      	ldr	r3, [r2, #4]
 8002a56:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002a5a:	6921      	ldr	r1, [r4, #16]
 8002a5c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002a60:	6053      	str	r3, [r2, #4]
 8002a62:	e7b6      	b.n	80029d2 <HAL_RCC_OscConfig+0x1aa>
        __HAL_RCC_HSI_DISABLE();
 8002a64:	4a09      	ldr	r2, [pc, #36]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002a66:	6813      	ldr	r3, [r2, #0]
 8002a68:	f023 0301 	bic.w	r3, r3, #1
 8002a6c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002a6e:	f7fe f93d 	bl	8000cec <HAL_GetTick>
 8002a72:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a74:	4b05      	ldr	r3, [pc, #20]	@ (8002a8c <HAL_RCC_OscConfig+0x264>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f013 0f04 	tst.w	r3, #4
 8002a7c:	d0a9      	beq.n	80029d2 <HAL_RCC_OscConfig+0x1aa>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a7e:	f7fe f935 	bl	8000cec <HAL_GetTick>
 8002a82:	1b40      	subs	r0, r0, r5
 8002a84:	2802      	cmp	r0, #2
 8002a86:	d9f5      	bls.n	8002a74 <HAL_RCC_OscConfig+0x24c>
            return HAL_TIMEOUT;
 8002a88:	2003      	movs	r0, #3
 8002a8a:	e212      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
 8002a8c:	58024400 	.word	0x58024400
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002a90:	f002 0203 	and.w	r2, r2, #3
 8002a94:	2a01      	cmp	r2, #1
 8002a96:	d1aa      	bne.n	80029ee <HAL_RCC_OscConfig+0x1c6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002a98:	4ba1      	ldr	r3, [pc, #644]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002aa0:	d003      	beq.n	8002aaa <HAL_RCC_OscConfig+0x282>
 8002aa2:	69e3      	ldr	r3, [r4, #28]
 8002aa4:	2b80      	cmp	r3, #128	@ 0x80
 8002aa6:	f040 8201 	bne.w	8002eac <HAL_RCC_OscConfig+0x684>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002aaa:	f7fe f939 	bl	8000d20 <HAL_GetREVID>
 8002aae:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002ab2:	4298      	cmp	r0, r3
 8002ab4:	d812      	bhi.n	8002adc <HAL_RCC_OscConfig+0x2b4>
 8002ab6:	6a22      	ldr	r2, [r4, #32]
 8002ab8:	2a20      	cmp	r2, #32
 8002aba:	d007      	beq.n	8002acc <HAL_RCC_OscConfig+0x2a4>
 8002abc:	4998      	ldr	r1, [pc, #608]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002abe:	684b      	ldr	r3, [r1, #4]
 8002ac0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002ac4:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8002ac8:	604b      	str	r3, [r1, #4]
 8002aca:	e00f      	b.n	8002aec <HAL_RCC_OscConfig+0x2c4>
 8002acc:	4a94      	ldr	r2, [pc, #592]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002ace:	6853      	ldr	r3, [r2, #4]
 8002ad0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002ad4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002ad8:	6053      	str	r3, [r2, #4]
 8002ada:	e007      	b.n	8002aec <HAL_RCC_OscConfig+0x2c4>
 8002adc:	4a90      	ldr	r2, [pc, #576]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002ade:	68d3      	ldr	r3, [r2, #12]
 8002ae0:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8002ae4:	6a21      	ldr	r1, [r4, #32]
 8002ae6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002aea:	60d3      	str	r3, [r2, #12]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002aec:	6823      	ldr	r3, [r4, #0]
 8002aee:	f013 0f08 	tst.w	r3, #8
 8002af2:	d060      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002af4:	6963      	ldr	r3, [r4, #20]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d049      	beq.n	8002b8e <HAL_RCC_OscConfig+0x366>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002afa:	4a89      	ldr	r2, [pc, #548]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002afc:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8002afe:	f043 0301 	orr.w	r3, r3, #1
 8002b02:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b04:	f7fe f8f2 	bl	8000cec <HAL_GetTick>
 8002b08:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002b0a:	4b85      	ldr	r3, [pc, #532]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b0e:	f013 0f02 	tst.w	r3, #2
 8002b12:	d150      	bne.n	8002bb6 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b14:	f7fe f8ea 	bl	8000cec <HAL_GetTick>
 8002b18:	1b40      	subs	r0, r0, r5
 8002b1a:	2802      	cmp	r0, #2
 8002b1c:	d9f5      	bls.n	8002b0a <HAL_RCC_OscConfig+0x2e2>
        {
          return HAL_TIMEOUT;
 8002b1e:	2003      	movs	r0, #3
 8002b20:	e1c7      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b22:	f7fe f8fd 	bl	8000d20 <HAL_GetREVID>
 8002b26:	f241 0303 	movw	r3, #4099	@ 0x1003
 8002b2a:	4298      	cmp	r0, r3
 8002b2c:	d812      	bhi.n	8002b54 <HAL_RCC_OscConfig+0x32c>
 8002b2e:	6a22      	ldr	r2, [r4, #32]
 8002b30:	2a20      	cmp	r2, #32
 8002b32:	d007      	beq.n	8002b44 <HAL_RCC_OscConfig+0x31c>
 8002b34:	497a      	ldr	r1, [pc, #488]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002b36:	684b      	ldr	r3, [r1, #4]
 8002b38:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002b3c:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 8002b40:	604b      	str	r3, [r1, #4]
 8002b42:	e7d3      	b.n	8002aec <HAL_RCC_OscConfig+0x2c4>
 8002b44:	4a76      	ldr	r2, [pc, #472]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002b46:	6853      	ldr	r3, [r2, #4]
 8002b48:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002b4c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b50:	6053      	str	r3, [r2, #4]
 8002b52:	e7cb      	b.n	8002aec <HAL_RCC_OscConfig+0x2c4>
 8002b54:	4a72      	ldr	r2, [pc, #456]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002b56:	68d3      	ldr	r3, [r2, #12]
 8002b58:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 8002b5c:	6a21      	ldr	r1, [r4, #32]
 8002b5e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002b62:	60d3      	str	r3, [r2, #12]
 8002b64:	e7c2      	b.n	8002aec <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_CSI_DISABLE();
 8002b66:	4a6e      	ldr	r2, [pc, #440]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002b68:	6813      	ldr	r3, [r2, #0]
 8002b6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b6e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002b70:	f7fe f8bc 	bl	8000cec <HAL_GetTick>
 8002b74:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002b76:	4b6a      	ldr	r3, [pc, #424]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002b7e:	d0b5      	beq.n	8002aec <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002b80:	f7fe f8b4 	bl	8000cec <HAL_GetTick>
 8002b84:	1b40      	subs	r0, r0, r5
 8002b86:	2802      	cmp	r0, #2
 8002b88:	d9f5      	bls.n	8002b76 <HAL_RCC_OscConfig+0x34e>
            return HAL_TIMEOUT;
 8002b8a:	2003      	movs	r0, #3
 8002b8c:	e191      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b8e:	4a64      	ldr	r2, [pc, #400]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002b90:	6f53      	ldr	r3, [r2, #116]	@ 0x74
 8002b92:	f023 0301 	bic.w	r3, r3, #1
 8002b96:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b98:	f7fe f8a8 	bl	8000cec <HAL_GetTick>
 8002b9c:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b9e:	4b60      	ldr	r3, [pc, #384]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002ba0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ba2:	f013 0f02 	tst.w	r3, #2
 8002ba6:	d006      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x38e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ba8:	f7fe f8a0 	bl	8000cec <HAL_GetTick>
 8002bac:	1b40      	subs	r0, r0, r5
 8002bae:	2802      	cmp	r0, #2
 8002bb0:	d9f5      	bls.n	8002b9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002bb2:	2003      	movs	r0, #3
 8002bb4:	e17d      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002bb6:	6823      	ldr	r3, [r4, #0]
 8002bb8:	f013 0f20 	tst.w	r3, #32
 8002bbc:	d029      	beq.n	8002c12 <HAL_RCC_OscConfig+0x3ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002bbe:	69a3      	ldr	r3, [r4, #24]
 8002bc0:	b19b      	cbz	r3, 8002bea <HAL_RCC_OscConfig+0x3c2>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002bc2:	4a57      	ldr	r2, [pc, #348]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002bc4:	6813      	ldr	r3, [r2, #0]
 8002bc6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bca:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002bcc:	f7fe f88e 	bl	8000cec <HAL_GetTick>
 8002bd0:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002bd2:	4b53      	ldr	r3, [pc, #332]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002bda:	d11a      	bne.n	8002c12 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002bdc:	f7fe f886 	bl	8000cec <HAL_GetTick>
 8002be0:	1b40      	subs	r0, r0, r5
 8002be2:	2802      	cmp	r0, #2
 8002be4:	d9f5      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002be6:	2003      	movs	r0, #3
 8002be8:	e163      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002bea:	4a4d      	ldr	r2, [pc, #308]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002bec:	6813      	ldr	r3, [r2, #0]
 8002bee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002bf2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002bf4:	f7fe f87a 	bl	8000cec <HAL_GetTick>
 8002bf8:	4605      	mov	r5, r0

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002bfa:	4b49      	ldr	r3, [pc, #292]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002c02:	d006      	beq.n	8002c12 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002c04:	f7fe f872 	bl	8000cec <HAL_GetTick>
 8002c08:	1b40      	subs	r0, r0, r5
 8002c0a:	2802      	cmp	r0, #2
 8002c0c:	d9f5      	bls.n	8002bfa <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8002c0e:	2003      	movs	r0, #3
 8002c10:	e14f      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c12:	6823      	ldr	r3, [r4, #0]
 8002c14:	f013 0f04 	tst.w	r3, #4
 8002c18:	d121      	bne.n	8002c5e <HAL_RCC_OscConfig+0x436>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c1a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f000 8147 	beq.w	8002eb0 <HAL_RCC_OscConfig+0x688>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002c22:	4a3f      	ldr	r2, [pc, #252]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002c24:	6912      	ldr	r2, [r2, #16]
 8002c26:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002c2a:	2a18      	cmp	r2, #24
 8002c2c:	f000 80ee 	beq.w	8002e0c <HAL_RCC_OscConfig+0x5e4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d079      	beq.n	8002d28 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c34:	4a3a      	ldr	r2, [pc, #232]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002c36:	6813      	ldr	r3, [r2, #0]
 8002c38:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c3e:	f7fe f855 	bl	8000cec <HAL_GetTick>
 8002c42:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c44:	4b36      	ldr	r3, [pc, #216]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002c4c:	f000 80dc 	beq.w	8002e08 <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c50:	f7fe f84c 	bl	8000cec <HAL_GetTick>
 8002c54:	1b00      	subs	r0, r0, r4
 8002c56:	2802      	cmp	r0, #2
 8002c58:	d9f4      	bls.n	8002c44 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c5a:	2003      	movs	r0, #3
 8002c5c:	e129      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
    PWR->CR1 |= PWR_CR1_DBP;
 8002c5e:	4a31      	ldr	r2, [pc, #196]	@ (8002d24 <HAL_RCC_OscConfig+0x4fc>)
 8002c60:	6813      	ldr	r3, [r2, #0]
 8002c62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c66:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002c68:	f7fe f840 	bl	8000cec <HAL_GetTick>
 8002c6c:	4605      	mov	r5, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c6e:	4b2d      	ldr	r3, [pc, #180]	@ (8002d24 <HAL_RCC_OscConfig+0x4fc>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002c76:	d106      	bne.n	8002c86 <HAL_RCC_OscConfig+0x45e>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c78:	f7fe f838 	bl	8000cec <HAL_GetTick>
 8002c7c:	1b40      	subs	r0, r0, r5
 8002c7e:	2864      	cmp	r0, #100	@ 0x64
 8002c80:	d9f5      	bls.n	8002c6e <HAL_RCC_OscConfig+0x446>
        return HAL_TIMEOUT;
 8002c82:	2003      	movs	r0, #3
 8002c84:	e115      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c86:	68a3      	ldr	r3, [r4, #8]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d00a      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x47a>
 8002c8c:	bb0b      	cbnz	r3, 8002cd2 <HAL_RCC_OscConfig+0x4aa>
 8002c8e:	4b24      	ldr	r3, [pc, #144]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002c90:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002c92:	f022 0201 	bic.w	r2, r2, #1
 8002c96:	671a      	str	r2, [r3, #112]	@ 0x70
 8002c98:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002c9a:	f022 0204 	bic.w	r2, r2, #4
 8002c9e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002ca0:	e004      	b.n	8002cac <HAL_RCC_OscConfig+0x484>
 8002ca2:	4a1f      	ldr	r2, [pc, #124]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002ca4:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8002ca6:	f043 0301 	orr.w	r3, r3, #1
 8002caa:	6713      	str	r3, [r2, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002cac:	68a3      	ldr	r3, [r4, #8]
 8002cae:	b333      	cbz	r3, 8002cfe <HAL_RCC_OscConfig+0x4d6>
      tickstart = HAL_GetTick();
 8002cb0:	f7fe f81c 	bl	8000cec <HAL_GetTick>
 8002cb4:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cba:	f013 0f02 	tst.w	r3, #2
 8002cbe:	d1ac      	bne.n	8002c1a <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc0:	f7fe f814 	bl	8000cec <HAL_GetTick>
 8002cc4:	1b40      	subs	r0, r0, r5
 8002cc6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002cca:	4298      	cmp	r0, r3
 8002ccc:	d9f3      	bls.n	8002cb6 <HAL_RCC_OscConfig+0x48e>
          return HAL_TIMEOUT;
 8002cce:	2003      	movs	r0, #3
 8002cd0:	e0ef      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd2:	2b05      	cmp	r3, #5
 8002cd4:	d009      	beq.n	8002cea <HAL_RCC_OscConfig+0x4c2>
 8002cd6:	4b12      	ldr	r3, [pc, #72]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002cd8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002cda:	f022 0201 	bic.w	r2, r2, #1
 8002cde:	671a      	str	r2, [r3, #112]	@ 0x70
 8002ce0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002ce2:	f022 0204 	bic.w	r2, r2, #4
 8002ce6:	671a      	str	r2, [r3, #112]	@ 0x70
 8002ce8:	e7e0      	b.n	8002cac <HAL_RCC_OscConfig+0x484>
 8002cea:	4b0d      	ldr	r3, [pc, #52]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002cec:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002cee:	f042 0204 	orr.w	r2, r2, #4
 8002cf2:	671a      	str	r2, [r3, #112]	@ 0x70
 8002cf4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002cf6:	f042 0201 	orr.w	r2, r2, #1
 8002cfa:	671a      	str	r2, [r3, #112]	@ 0x70
 8002cfc:	e7d6      	b.n	8002cac <HAL_RCC_OscConfig+0x484>
      tickstart = HAL_GetTick();
 8002cfe:	f7fd fff5 	bl	8000cec <HAL_GetTick>
 8002d02:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002d04:	4b06      	ldr	r3, [pc, #24]	@ (8002d20 <HAL_RCC_OscConfig+0x4f8>)
 8002d06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d08:	f013 0f02 	tst.w	r3, #2
 8002d0c:	d085      	beq.n	8002c1a <HAL_RCC_OscConfig+0x3f2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d0e:	f7fd ffed 	bl	8000cec <HAL_GetTick>
 8002d12:	1b40      	subs	r0, r0, r5
 8002d14:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002d18:	4298      	cmp	r0, r3
 8002d1a:	d9f3      	bls.n	8002d04 <HAL_RCC_OscConfig+0x4dc>
          return HAL_TIMEOUT;
 8002d1c:	2003      	movs	r0, #3
 8002d1e:	e0c8      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
 8002d20:	58024400 	.word	0x58024400
 8002d24:	58024800 	.word	0x58024800
        __HAL_RCC_PLL_DISABLE();
 8002d28:	4a69      	ldr	r2, [pc, #420]	@ (8002ed0 <HAL_RCC_OscConfig+0x6a8>)
 8002d2a:	6813      	ldr	r3, [r2, #0]
 8002d2c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d30:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002d32:	f7fd ffdb 	bl	8000cec <HAL_GetTick>
 8002d36:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d38:	4b65      	ldr	r3, [pc, #404]	@ (8002ed0 <HAL_RCC_OscConfig+0x6a8>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002d40:	d006      	beq.n	8002d50 <HAL_RCC_OscConfig+0x528>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d42:	f7fd ffd3 	bl	8000cec <HAL_GetTick>
 8002d46:	1b40      	subs	r0, r0, r5
 8002d48:	2802      	cmp	r0, #2
 8002d4a:	d9f5      	bls.n	8002d38 <HAL_RCC_OscConfig+0x510>
            return HAL_TIMEOUT;
 8002d4c:	2003      	movs	r0, #3
 8002d4e:	e0b0      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d50:	4b5f      	ldr	r3, [pc, #380]	@ (8002ed0 <HAL_RCC_OscConfig+0x6a8>)
 8002d52:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002d54:	4a5f      	ldr	r2, [pc, #380]	@ (8002ed4 <HAL_RCC_OscConfig+0x6ac>)
 8002d56:	400a      	ands	r2, r1
 8002d58:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002d5a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002d5c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
 8002d60:	430a      	orrs	r2, r1
 8002d62:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d64:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002d66:	3a01      	subs	r2, #1
 8002d68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002d6e:	3901      	subs	r1, #1
 8002d70:	0249      	lsls	r1, r1, #9
 8002d72:	b289      	uxth	r1, r1
 8002d74:	430a      	orrs	r2, r1
 8002d76:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002d78:	3901      	subs	r1, #1
 8002d7a:	0409      	lsls	r1, r1, #16
 8002d7c:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8002d80:	430a      	orrs	r2, r1
 8002d82:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002d84:	3901      	subs	r1, #1
 8002d86:	0609      	lsls	r1, r1, #24
 8002d88:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	631a      	str	r2, [r3, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 8002d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d92:	f022 0201 	bic.w	r2, r2, #1
 8002d96:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002d98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d9a:	f36f 02cf 	bfc	r2, #3, #13
 8002d9e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002da0:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002da4:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002da6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002da8:	f022 020c 	bic.w	r2, r2, #12
 8002dac:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002dae:	430a      	orrs	r2, r1
 8002db0:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002db2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002db4:	f022 0202 	bic.w	r2, r2, #2
 8002db8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002dba:	430a      	orrs	r2, r1
 8002dbc:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002dbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dc0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002dc4:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002dc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dc8:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002dcc:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002dce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dd0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002dd4:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 8002dd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dd8:	f042 0201 	orr.w	r2, r2, #1
 8002ddc:	62da      	str	r2, [r3, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8002de4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002de6:	f7fd ff81 	bl	8000cec <HAL_GetTick>
 8002dea:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002dec:	4b38      	ldr	r3, [pc, #224]	@ (8002ed0 <HAL_RCC_OscConfig+0x6a8>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002df4:	d106      	bne.n	8002e04 <HAL_RCC_OscConfig+0x5dc>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002df6:	f7fd ff79 	bl	8000cec <HAL_GetTick>
 8002dfa:	1b00      	subs	r0, r0, r4
 8002dfc:	2802      	cmp	r0, #2
 8002dfe:	d9f5      	bls.n	8002dec <HAL_RCC_OscConfig+0x5c4>
            return HAL_TIMEOUT;
 8002e00:	2003      	movs	r0, #3
 8002e02:	e056      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 8002e04:	2000      	movs	r0, #0
 8002e06:	e054      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
 8002e08:	2000      	movs	r0, #0
 8002e0a:	e052      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002e0c:	4a30      	ldr	r2, [pc, #192]	@ (8002ed0 <HAL_RCC_OscConfig+0x6a8>)
 8002e0e:	6a91      	ldr	r1, [r2, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002e10:	6b10      	ldr	r0, [r2, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d04e      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x68c>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e16:	f001 0303 	and.w	r3, r1, #3
 8002e1a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d14b      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x690>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e20:	f3c1 1105 	ubfx	r1, r1, #4, #6
 8002e24:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e26:	4299      	cmp	r1, r3
 8002e28:	d148      	bne.n	8002ebc <HAL_RCC_OscConfig+0x694>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002e2a:	f3c0 0208 	ubfx	r2, r0, #0, #9
 8002e2e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002e30:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002e32:	429a      	cmp	r2, r3
 8002e34:	d144      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x698>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002e36:	f3c0 2246 	ubfx	r2, r0, #9, #7
 8002e3a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002e3c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d140      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x69c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002e42:	f3c0 4206 	ubfx	r2, r0, #16, #7
 8002e46:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002e48:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d13c      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x6a0>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002e4e:	f3c0 6006 	ubfx	r0, r0, #24, #7
 8002e52:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002e54:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002e56:	4298      	cmp	r0, r3
 8002e58:	d138      	bne.n	8002ecc <HAL_RCC_OscConfig+0x6a4>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002e5a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ed0 <HAL_RCC_OscConfig+0x6a8>)
 8002e5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e5e:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002e62:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d101      	bne.n	8002e6c <HAL_RCC_OscConfig+0x644>
  return HAL_OK;
 8002e68:	2000      	movs	r0, #0
 8002e6a:	e022      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
          __HAL_RCC_PLLFRACN_DISABLE();
 8002e6c:	4a18      	ldr	r2, [pc, #96]	@ (8002ed0 <HAL_RCC_OscConfig+0x6a8>)
 8002e6e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002e70:	f023 0301 	bic.w	r3, r3, #1
 8002e74:	62d3      	str	r3, [r2, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 8002e76:	f7fd ff39 	bl	8000cec <HAL_GetTick>
 8002e7a:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002e7c:	f7fd ff36 	bl	8000cec <HAL_GetTick>
 8002e80:	42a8      	cmp	r0, r5
 8002e82:	d0fb      	beq.n	8002e7c <HAL_RCC_OscConfig+0x654>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002e84:	4a12      	ldr	r2, [pc, #72]	@ (8002ed0 <HAL_RCC_OscConfig+0x6a8>)
 8002e86:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8002e88:	f36f 03cf 	bfc	r3, #3, #13
 8002e8c:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002e8e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002e92:	6353      	str	r3, [r2, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 8002e94:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002e96:	f043 0301 	orr.w	r3, r3, #1
 8002e9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  return HAL_OK;
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
    return HAL_ERROR;
 8002ea0:	2001      	movs	r0, #1
}
 8002ea2:	4770      	bx	lr
        return HAL_ERROR;
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	e004      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8002ea8:	2001      	movs	r0, #1
 8002eaa:	e002      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
        return HAL_ERROR;
 8002eac:	2001      	movs	r0, #1
 8002eae:	e000      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
  return HAL_OK;
 8002eb0:	2000      	movs	r0, #0
}
 8002eb2:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8002eb4:	2001      	movs	r0, #1
 8002eb6:	e7fc      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
 8002eb8:	2001      	movs	r0, #1
 8002eba:	e7fa      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
 8002ebc:	2001      	movs	r0, #1
 8002ebe:	e7f8      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
 8002ec0:	2001      	movs	r0, #1
 8002ec2:	e7f6      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
 8002ec4:	2001      	movs	r0, #1
 8002ec6:	e7f4      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
 8002ec8:	2001      	movs	r0, #1
 8002eca:	e7f2      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
 8002ecc:	2001      	movs	r0, #1
 8002ece:	e7f0      	b.n	8002eb2 <HAL_RCC_OscConfig+0x68a>
 8002ed0:	58024400 	.word	0x58024400
 8002ed4:	fffffc0c 	.word	0xfffffc0c

08002ed8 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ed8:	4b75      	ldr	r3, [pc, #468]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ee0:	2b10      	cmp	r3, #16
 8002ee2:	f000 80de 	beq.w	80030a2 <HAL_RCC_GetSysClockFreq+0x1ca>
 8002ee6:	2b18      	cmp	r3, #24
 8002ee8:	d00f      	beq.n	8002f0a <HAL_RCC_GetSysClockFreq+0x32>
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f040 80db 	bne.w	80030a6 <HAL_RCC_GetSysClockFreq+0x1ce>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ef0:	4b6f      	ldr	r3, [pc, #444]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f013 0f20 	tst.w	r3, #32
 8002ef8:	f000 80d7 	beq.w	80030aa <HAL_RCC_GetSysClockFreq+0x1d2>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002efc:	4b6c      	ldr	r3, [pc, #432]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8002f04:	486b      	ldr	r0, [pc, #428]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8002f06:	40d8      	lsrs	r0, r3
 8002f08:	4770      	bx	lr
{
 8002f0a:	b410      	push	{r4}
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002f0c:	4b68      	ldr	r3, [pc, #416]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002f0e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002f10:	f002 0203 	and.w	r2, r2, #3
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002f14:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 8002f16:	f3c4 1005 	ubfx	r0, r4, #4, #6
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002f1a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f1c:	f001 0101 	and.w	r1, r1, #1
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002f20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f22:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 8002f26:	fb01 f303 	mul.w	r3, r1, r3
 8002f2a:	ee07 3a90 	vmov	s15, r3
 8002f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15

      if (pllm != 0U)
 8002f32:	f414 7f7c 	tst.w	r4, #1008	@ 0x3f0
 8002f36:	d077      	beq.n	8003028 <HAL_RCC_GetSysClockFreq+0x150>
      {
        switch (pllsource)
 8002f38:	2a01      	cmp	r2, #1
 8002f3a:	d04a      	beq.n	8002fd2 <HAL_RCC_GetSysClockFreq+0xfa>
 8002f3c:	2a02      	cmp	r2, #2
 8002f3e:	d076      	beq.n	800302e <HAL_RCC_GetSysClockFreq+0x156>
 8002f40:	2a00      	cmp	r2, #0
 8002f42:	f040 8091 	bne.w	8003068 <HAL_RCC_GetSysClockFreq+0x190>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f46:	4b5a      	ldr	r3, [pc, #360]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f013 0f20 	tst.w	r3, #32
 8002f4e:	d023      	beq.n	8002f98 <HAL_RCC_GetSysClockFreq+0xc0>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002f50:	4957      	ldr	r1, [pc, #348]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002f52:	680a      	ldr	r2, [r1, #0]
 8002f54:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8002f58:	4b56      	ldr	r3, [pc, #344]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8002f5a:	40d3      	lsrs	r3, r2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f5c:	ee07 3a10 	vmov	s14, r3
 8002f60:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002f64:	ee07 0a10 	vmov	s14, r0
 8002f68:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8002f6c:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8002f70:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8002f72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f76:	ee06 3a90 	vmov	s13, r3
 8002f7a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002f7e:	ed9f 6a4e 	vldr	s12, [pc, #312]	@ 80030b8 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002f82:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002f86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f96:	e038      	b.n	800300a <HAL_RCC_GetSysClockFreq+0x132>
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f98:	ee07 0a10 	vmov	s14, r0
 8002f9c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002fa0:	ed9f 6a46 	vldr	s12, [pc, #280]	@ 80030bc <HAL_RCC_GetSysClockFreq+0x1e4>
 8002fa4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002fa8:	4b41      	ldr	r3, [pc, #260]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002faa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fb0:	ee06 3a90 	vmov	s13, r3
 8002fb4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002fb8:	ed9f 6a3f 	vldr	s12, [pc, #252]	@ 80030b8 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002fbc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002fc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002fc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fcc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fd0:	e01b      	b.n	800300a <HAL_RCC_GetSysClockFreq+0x132>
            }
            break;

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002fd2:	ee07 0a10 	vmov	s14, r0
 8002fd6:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8002fda:	ed9f 6a39 	vldr	s12, [pc, #228]	@ 80030c0 <HAL_RCC_GetSysClockFreq+0x1e8>
 8002fde:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8002fe2:	4b33      	ldr	r3, [pc, #204]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fea:	ee06 3a90 	vmov	s13, r3
 8002fee:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8002ff2:	ed9f 6a31 	vldr	s12, [pc, #196]	@ 80030b8 <HAL_RCC_GetSysClockFreq+0x1e0>
 8002ff6:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002ffa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002ffe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003002:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003006:	ee27 7a27 	vmul.f32	s14, s14, s15

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800300a:	4b29      	ldr	r3, [pc, #164]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800300e:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8003012:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003014:	ee07 3a90 	vmov	s15, r3
 8003018:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800301c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003020:	eefc 7ae6 	vcvt.u32.f32	s15, s13
 8003024:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8003028:	f85d 4b04 	ldr.w	r4, [sp], #4
 800302c:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800302e:	ee07 0a10 	vmov	s14, r0
 8003032:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003036:	ed9f 6a23 	vldr	s12, [pc, #140]	@ 80030c4 <HAL_RCC_GetSysClockFreq+0x1ec>
 800303a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800303e:	4b1c      	ldr	r3, [pc, #112]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003046:	ee06 3a90 	vmov	s13, r3
 800304a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800304e:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80030b8 <HAL_RCC_GetSysClockFreq+0x1e0>
 8003052:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800305a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800305e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003062:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 8003066:	e7d0      	b.n	800300a <HAL_RCC_GetSysClockFreq+0x132>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003068:	ee07 0a10 	vmov	s14, r0
 800306c:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8003070:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80030c0 <HAL_RCC_GetSysClockFreq+0x1e8>
 8003074:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8003078:	4b0d      	ldr	r3, [pc, #52]	@ (80030b0 <HAL_RCC_GetSysClockFreq+0x1d8>)
 800307a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003080:	ee06 3a90 	vmov	s13, r3
 8003084:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8003088:	ed9f 6a0b 	vldr	s12, [pc, #44]	@ 80030b8 <HAL_RCC_GetSysClockFreq+0x1e0>
 800308c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8003090:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003094:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003098:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800309c:	ee27 7a27 	vmul.f32	s14, s14, s15
            break;
 80030a0:	e7b3      	b.n	800300a <HAL_RCC_GetSysClockFreq+0x132>
      sysclockfreq = HSE_VALUE;
 80030a2:	4809      	ldr	r0, [pc, #36]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80030a4:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80030a6:	4809      	ldr	r0, [pc, #36]	@ (80030cc <HAL_RCC_GetSysClockFreq+0x1f4>)
 80030a8:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 80030aa:	4802      	ldr	r0, [pc, #8]	@ (80030b4 <HAL_RCC_GetSysClockFreq+0x1dc>)
}
 80030ac:	4770      	bx	lr
 80030ae:	bf00      	nop
 80030b0:	58024400 	.word	0x58024400
 80030b4:	03d09000 	.word	0x03d09000
 80030b8:	39000000 	.word	0x39000000
 80030bc:	4c742400 	.word	0x4c742400
 80030c0:	4a742400 	.word	0x4a742400
 80030c4:	4bbebc20 	.word	0x4bbebc20
 80030c8:	017d7840 	.word	0x017d7840
 80030cc:	003d0900 	.word	0x003d0900

080030d0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80030d0:	2800      	cmp	r0, #0
 80030d2:	f000 8132 	beq.w	800333a <HAL_RCC_ClockConfig+0x26a>
{
 80030d6:	b570      	push	{r4, r5, r6, lr}
 80030d8:	460d      	mov	r5, r1
 80030da:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030dc:	4b9b      	ldr	r3, [pc, #620]	@ (800334c <HAL_RCC_ClockConfig+0x27c>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 030f 	and.w	r3, r3, #15
 80030e4:	428b      	cmp	r3, r1
 80030e6:	d20b      	bcs.n	8003100 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030e8:	4a98      	ldr	r2, [pc, #608]	@ (800334c <HAL_RCC_ClockConfig+0x27c>)
 80030ea:	6813      	ldr	r3, [r2, #0]
 80030ec:	f023 030f 	bic.w	r3, r3, #15
 80030f0:	430b      	orrs	r3, r1
 80030f2:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030f4:	6813      	ldr	r3, [r2, #0]
 80030f6:	f003 030f 	and.w	r3, r3, #15
 80030fa:	428b      	cmp	r3, r1
 80030fc:	f040 811f 	bne.w	800333e <HAL_RCC_ClockConfig+0x26e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003100:	6823      	ldr	r3, [r4, #0]
 8003102:	f013 0f04 	tst.w	r3, #4
 8003106:	d00c      	beq.n	8003122 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003108:	6922      	ldr	r2, [r4, #16]
 800310a:	4b91      	ldr	r3, [pc, #580]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 800310c:	699b      	ldr	r3, [r3, #24]
 800310e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003112:	429a      	cmp	r2, r3
 8003114:	d905      	bls.n	8003122 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003116:	498e      	ldr	r1, [pc, #568]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 8003118:	698b      	ldr	r3, [r1, #24]
 800311a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800311e:	431a      	orrs	r2, r3
 8003120:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003122:	6823      	ldr	r3, [r4, #0]
 8003124:	f013 0f08 	tst.w	r3, #8
 8003128:	d00c      	beq.n	8003144 <HAL_RCC_ClockConfig+0x74>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800312a:	6962      	ldr	r2, [r4, #20]
 800312c:	4b88      	ldr	r3, [pc, #544]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 800312e:	69db      	ldr	r3, [r3, #28]
 8003130:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003134:	429a      	cmp	r2, r3
 8003136:	d905      	bls.n	8003144 <HAL_RCC_ClockConfig+0x74>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003138:	4985      	ldr	r1, [pc, #532]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 800313a:	69cb      	ldr	r3, [r1, #28]
 800313c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003140:	431a      	orrs	r2, r3
 8003142:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003144:	6823      	ldr	r3, [r4, #0]
 8003146:	f013 0f10 	tst.w	r3, #16
 800314a:	d00c      	beq.n	8003166 <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800314c:	69a2      	ldr	r2, [r4, #24]
 800314e:	4b80      	ldr	r3, [pc, #512]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 8003150:	69db      	ldr	r3, [r3, #28]
 8003152:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003156:	429a      	cmp	r2, r3
 8003158:	d905      	bls.n	8003166 <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800315a:	497d      	ldr	r1, [pc, #500]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 800315c:	69cb      	ldr	r3, [r1, #28]
 800315e:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003162:	431a      	orrs	r2, r3
 8003164:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003166:	6823      	ldr	r3, [r4, #0]
 8003168:	f013 0f20 	tst.w	r3, #32
 800316c:	d00c      	beq.n	8003188 <HAL_RCC_ClockConfig+0xb8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800316e:	69e2      	ldr	r2, [r4, #28]
 8003170:	4b77      	ldr	r3, [pc, #476]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 8003172:	6a1b      	ldr	r3, [r3, #32]
 8003174:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003178:	429a      	cmp	r2, r3
 800317a:	d905      	bls.n	8003188 <HAL_RCC_ClockConfig+0xb8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800317c:	4974      	ldr	r1, [pc, #464]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 800317e:	6a0b      	ldr	r3, [r1, #32]
 8003180:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003184:	431a      	orrs	r2, r3
 8003186:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003188:	6823      	ldr	r3, [r4, #0]
 800318a:	f013 0f02 	tst.w	r3, #2
 800318e:	d00c      	beq.n	80031aa <HAL_RCC_ClockConfig+0xda>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003190:	68e2      	ldr	r2, [r4, #12]
 8003192:	4b6f      	ldr	r3, [pc, #444]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 8003194:	699b      	ldr	r3, [r3, #24]
 8003196:	f003 030f 	and.w	r3, r3, #15
 800319a:	429a      	cmp	r2, r3
 800319c:	d905      	bls.n	80031aa <HAL_RCC_ClockConfig+0xda>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800319e:	496c      	ldr	r1, [pc, #432]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 80031a0:	698b      	ldr	r3, [r1, #24]
 80031a2:	f023 030f 	bic.w	r3, r3, #15
 80031a6:	431a      	orrs	r2, r3
 80031a8:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031aa:	6823      	ldr	r3, [r4, #0]
 80031ac:	f013 0f01 	tst.w	r3, #1
 80031b0:	d041      	beq.n	8003236 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80031b2:	4a67      	ldr	r2, [pc, #412]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 80031b4:	6993      	ldr	r3, [r2, #24]
 80031b6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80031ba:	68a1      	ldr	r1, [r4, #8]
 80031bc:	430b      	orrs	r3, r1
 80031be:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031c0:	6863      	ldr	r3, [r4, #4]
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d00a      	beq.n	80031dc <HAL_RCC_ClockConfig+0x10c>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031c6:	2b03      	cmp	r3, #3
 80031c8:	d027      	beq.n	800321a <HAL_RCC_ClockConfig+0x14a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80031ca:	2b01      	cmp	r3, #1
 80031cc:	d02c      	beq.n	8003228 <HAL_RCC_ClockConfig+0x158>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031ce:	4a60      	ldr	r2, [pc, #384]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 80031d0:	6812      	ldr	r2, [r2, #0]
 80031d2:	f012 0f04 	tst.w	r2, #4
 80031d6:	d106      	bne.n	80031e6 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 80031d8:	2001      	movs	r0, #1
 80031da:	e0ad      	b.n	8003338 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031dc:	6812      	ldr	r2, [r2, #0]
 80031de:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80031e2:	f000 80ae 	beq.w	8003342 <HAL_RCC_ClockConfig+0x272>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031e6:	495a      	ldr	r1, [pc, #360]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 80031e8:	690a      	ldr	r2, [r1, #16]
 80031ea:	f022 0207 	bic.w	r2, r2, #7
 80031ee:	4313      	orrs	r3, r2
 80031f0:	610b      	str	r3, [r1, #16]
    tickstart = HAL_GetTick();
 80031f2:	f7fd fd7b 	bl	8000cec <HAL_GetTick>
 80031f6:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031f8:	4b55      	ldr	r3, [pc, #340]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003200:	6862      	ldr	r2, [r4, #4]
 8003202:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8003206:	d016      	beq.n	8003236 <HAL_RCC_ClockConfig+0x166>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003208:	f7fd fd70 	bl	8000cec <HAL_GetTick>
 800320c:	1b80      	subs	r0, r0, r6
 800320e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003212:	4298      	cmp	r0, r3
 8003214:	d9f0      	bls.n	80031f8 <HAL_RCC_ClockConfig+0x128>
        return HAL_TIMEOUT;
 8003216:	2003      	movs	r0, #3
 8003218:	e08e      	b.n	8003338 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800321a:	4a4d      	ldr	r2, [pc, #308]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 800321c:	6812      	ldr	r2, [r2, #0]
 800321e:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8003222:	d1e0      	bne.n	80031e6 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8003224:	2001      	movs	r0, #1
 8003226:	e087      	b.n	8003338 <HAL_RCC_ClockConfig+0x268>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003228:	4a49      	ldr	r2, [pc, #292]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 800322a:	6812      	ldr	r2, [r2, #0]
 800322c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8003230:	d1d9      	bne.n	80031e6 <HAL_RCC_ClockConfig+0x116>
        return HAL_ERROR;
 8003232:	2001      	movs	r0, #1
 8003234:	e080      	b.n	8003338 <HAL_RCC_ClockConfig+0x268>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003236:	6823      	ldr	r3, [r4, #0]
 8003238:	f013 0f02 	tst.w	r3, #2
 800323c:	d00c      	beq.n	8003258 <HAL_RCC_ClockConfig+0x188>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800323e:	68e2      	ldr	r2, [r4, #12]
 8003240:	4b43      	ldr	r3, [pc, #268]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	f003 030f 	and.w	r3, r3, #15
 8003248:	429a      	cmp	r2, r3
 800324a:	d205      	bcs.n	8003258 <HAL_RCC_ClockConfig+0x188>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800324c:	4940      	ldr	r1, [pc, #256]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 800324e:	698b      	ldr	r3, [r1, #24]
 8003250:	f023 030f 	bic.w	r3, r3, #15
 8003254:	431a      	orrs	r2, r3
 8003256:	618a      	str	r2, [r1, #24]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003258:	4b3c      	ldr	r3, [pc, #240]	@ (800334c <HAL_RCC_ClockConfig+0x27c>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 030f 	and.w	r3, r3, #15
 8003260:	42ab      	cmp	r3, r5
 8003262:	d90a      	bls.n	800327a <HAL_RCC_ClockConfig+0x1aa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003264:	4a39      	ldr	r2, [pc, #228]	@ (800334c <HAL_RCC_ClockConfig+0x27c>)
 8003266:	6813      	ldr	r3, [r2, #0]
 8003268:	f023 030f 	bic.w	r3, r3, #15
 800326c:	432b      	orrs	r3, r5
 800326e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003270:	6813      	ldr	r3, [r2, #0]
 8003272:	f003 030f 	and.w	r3, r3, #15
 8003276:	42ab      	cmp	r3, r5
 8003278:	d165      	bne.n	8003346 <HAL_RCC_ClockConfig+0x276>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800327a:	6823      	ldr	r3, [r4, #0]
 800327c:	f013 0f04 	tst.w	r3, #4
 8003280:	d00c      	beq.n	800329c <HAL_RCC_ClockConfig+0x1cc>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003282:	6922      	ldr	r2, [r4, #16]
 8003284:	4b32      	ldr	r3, [pc, #200]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 8003286:	699b      	ldr	r3, [r3, #24]
 8003288:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800328c:	429a      	cmp	r2, r3
 800328e:	d205      	bcs.n	800329c <HAL_RCC_ClockConfig+0x1cc>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003290:	492f      	ldr	r1, [pc, #188]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 8003292:	698b      	ldr	r3, [r1, #24]
 8003294:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003298:	431a      	orrs	r2, r3
 800329a:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800329c:	6823      	ldr	r3, [r4, #0]
 800329e:	f013 0f08 	tst.w	r3, #8
 80032a2:	d00c      	beq.n	80032be <HAL_RCC_ClockConfig+0x1ee>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80032a4:	6962      	ldr	r2, [r4, #20]
 80032a6:	4b2a      	ldr	r3, [pc, #168]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 80032a8:	69db      	ldr	r3, [r3, #28]
 80032aa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d205      	bcs.n	80032be <HAL_RCC_ClockConfig+0x1ee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032b2:	4927      	ldr	r1, [pc, #156]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 80032b4:	69cb      	ldr	r3, [r1, #28]
 80032b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032ba:	431a      	orrs	r2, r3
 80032bc:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032be:	6823      	ldr	r3, [r4, #0]
 80032c0:	f013 0f10 	tst.w	r3, #16
 80032c4:	d00c      	beq.n	80032e0 <HAL_RCC_ClockConfig+0x210>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80032c6:	69a2      	ldr	r2, [r4, #24]
 80032c8:	4b21      	ldr	r3, [pc, #132]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 80032ca:	69db      	ldr	r3, [r3, #28]
 80032cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d205      	bcs.n	80032e0 <HAL_RCC_ClockConfig+0x210>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80032d4:	491e      	ldr	r1, [pc, #120]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 80032d6:	69cb      	ldr	r3, [r1, #28]
 80032d8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80032dc:	431a      	orrs	r2, r3
 80032de:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80032e0:	6823      	ldr	r3, [r4, #0]
 80032e2:	f013 0f20 	tst.w	r3, #32
 80032e6:	d00c      	beq.n	8003302 <HAL_RCC_ClockConfig+0x232>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80032e8:	69e2      	ldr	r2, [r4, #28]
 80032ea:	4b19      	ldr	r3, [pc, #100]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 80032ec:	6a1b      	ldr	r3, [r3, #32]
 80032ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80032f2:	429a      	cmp	r2, r3
 80032f4:	d205      	bcs.n	8003302 <HAL_RCC_ClockConfig+0x232>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80032f6:	4916      	ldr	r1, [pc, #88]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 80032f8:	6a0b      	ldr	r3, [r1, #32]
 80032fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032fe:	431a      	orrs	r2, r3
 8003300:	620a      	str	r2, [r1, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003302:	f7ff fde9 	bl	8002ed8 <HAL_RCC_GetSysClockFreq>
 8003306:	4912      	ldr	r1, [pc, #72]	@ (8003350 <HAL_RCC_ClockConfig+0x280>)
 8003308:	698b      	ldr	r3, [r1, #24]
 800330a:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800330e:	4a11      	ldr	r2, [pc, #68]	@ (8003354 <HAL_RCC_ClockConfig+0x284>)
 8003310:	5cd3      	ldrb	r3, [r2, r3]
 8003312:	f003 031f 	and.w	r3, r3, #31
 8003316:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003318:	698b      	ldr	r3, [r1, #24]
 800331a:	f003 030f 	and.w	r3, r3, #15
 800331e:	5cd3      	ldrb	r3, [r2, r3]
 8003320:	f003 031f 	and.w	r3, r3, #31
 8003324:	fa20 f303 	lsr.w	r3, r0, r3
 8003328:	4a0b      	ldr	r2, [pc, #44]	@ (8003358 <HAL_RCC_ClockConfig+0x288>)
 800332a:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 800332c:	4b0b      	ldr	r3, [pc, #44]	@ (800335c <HAL_RCC_ClockConfig+0x28c>)
 800332e:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 8003330:	4b0b      	ldr	r3, [pc, #44]	@ (8003360 <HAL_RCC_ClockConfig+0x290>)
 8003332:	6818      	ldr	r0, [r3, #0]
 8003334:	f7fd fc78 	bl	8000c28 <HAL_InitTick>
}
 8003338:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 800333a:	2001      	movs	r0, #1
}
 800333c:	4770      	bx	lr
      return HAL_ERROR;
 800333e:	2001      	movs	r0, #1
 8003340:	e7fa      	b.n	8003338 <HAL_RCC_ClockConfig+0x268>
        return HAL_ERROR;
 8003342:	2001      	movs	r0, #1
 8003344:	e7f8      	b.n	8003338 <HAL_RCC_ClockConfig+0x268>
      return HAL_ERROR;
 8003346:	2001      	movs	r0, #1
 8003348:	e7f6      	b.n	8003338 <HAL_RCC_ClockConfig+0x268>
 800334a:	bf00      	nop
 800334c:	52002000 	.word	0x52002000
 8003350:	58024400 	.word	0x58024400
 8003354:	08008e18 	.word	0x08008e18
 8003358:	20000008 	.word	0x20000008
 800335c:	2000000c 	.word	0x2000000c
 8003360:	20000004 	.word	0x20000004

08003364 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003364:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003366:	f7ff fdb7 	bl	8002ed8 <HAL_RCC_GetSysClockFreq>
 800336a:	4a0b      	ldr	r2, [pc, #44]	@ (8003398 <HAL_RCC_GetHCLKFreq+0x34>)
 800336c:	6993      	ldr	r3, [r2, #24]
 800336e:	f3c3 2303 	ubfx	r3, r3, #8, #4
 8003372:	490a      	ldr	r1, [pc, #40]	@ (800339c <HAL_RCC_GetHCLKFreq+0x38>)
 8003374:	5ccb      	ldrb	r3, [r1, r3]
 8003376:	f003 031f 	and.w	r3, r3, #31
 800337a:	fa20 f303 	lsr.w	r3, r0, r3
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800337e:	6992      	ldr	r2, [r2, #24]
 8003380:	f002 020f 	and.w	r2, r2, #15
 8003384:	5c88      	ldrb	r0, [r1, r2]
 8003386:	f000 001f 	and.w	r0, r0, #31
 800338a:	fa23 f000 	lsr.w	r0, r3, r0
 800338e:	4a04      	ldr	r2, [pc, #16]	@ (80033a0 <HAL_RCC_GetHCLKFreq+0x3c>)
 8003390:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003392:	4a04      	ldr	r2, [pc, #16]	@ (80033a4 <HAL_RCC_GetHCLKFreq+0x40>)
 8003394:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8003396:	bd08      	pop	{r3, pc}
 8003398:	58024400 	.word	0x58024400
 800339c:	08008e18 	.word	0x08008e18
 80033a0:	20000008 	.word	0x20000008
 80033a4:	2000000c 	.word	0x2000000c

080033a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033a8:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80033aa:	f7ff ffdb 	bl	8003364 <HAL_RCC_GetHCLKFreq>
 80033ae:	4b05      	ldr	r3, [pc, #20]	@ (80033c4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80033b6:	4a04      	ldr	r2, [pc, #16]	@ (80033c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033b8:	5cd3      	ldrb	r3, [r2, r3]
 80033ba:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80033be:	40d8      	lsrs	r0, r3
 80033c0:	bd08      	pop	{r3, pc}
 80033c2:	bf00      	nop
 80033c4:	58024400 	.word	0x58024400
 80033c8:	08008e18 	.word	0x08008e18

080033cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033cc:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80033ce:	f7ff ffc9 	bl	8003364 <HAL_RCC_GetHCLKFreq>
 80033d2:	4b05      	ldr	r3, [pc, #20]	@ (80033e8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80033da:	4a04      	ldr	r2, [pc, #16]	@ (80033ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80033dc:	5cd3      	ldrb	r3, [r2, r3]
 80033de:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80033e2:	40d8      	lsrs	r0, r3
 80033e4:	bd08      	pop	{r3, pc}
 80033e6:	bf00      	nop
 80033e8:	58024400 	.word	0x58024400
 80033ec:	08008e18 	.word	0x08008e18

080033f0 <RCCEx_PLL2_Config>:
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80033f0:	4b40      	ldr	r3, [pc, #256]	@ (80034f4 <RCCEx_PLL2_Config+0x104>)
 80033f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f4:	f003 0303 	and.w	r3, r3, #3
 80033f8:	2b03      	cmp	r3, #3
 80033fa:	d079      	beq.n	80034f0 <RCCEx_PLL2_Config+0x100>
{
 80033fc:	b570      	push	{r4, r5, r6, lr}
 80033fe:	4605      	mov	r5, r0
 8003400:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003402:	4a3c      	ldr	r2, [pc, #240]	@ (80034f4 <RCCEx_PLL2_Config+0x104>)
 8003404:	6813      	ldr	r3, [r2, #0]
 8003406:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800340a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800340c:	f7fd fc6e 	bl	8000cec <HAL_GetTick>
 8003410:	4604      	mov	r4, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003412:	4b38      	ldr	r3, [pc, #224]	@ (80034f4 <RCCEx_PLL2_Config+0x104>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800341a:	d006      	beq.n	800342a <RCCEx_PLL2_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800341c:	f7fd fc66 	bl	8000cec <HAL_GetTick>
 8003420:	1b03      	subs	r3, r0, r4
 8003422:	2b02      	cmp	r3, #2
 8003424:	d9f5      	bls.n	8003412 <RCCEx_PLL2_Config+0x22>
      {
        return HAL_TIMEOUT;
 8003426:	2003      	movs	r0, #3

  }


  return status;
}
 8003428:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800342a:	4b32      	ldr	r3, [pc, #200]	@ (80034f4 <RCCEx_PLL2_Config+0x104>)
 800342c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800342e:	f422 327c 	bic.w	r2, r2, #258048	@ 0x3f000
 8003432:	6829      	ldr	r1, [r5, #0]
 8003434:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8003438:	629a      	str	r2, [r3, #40]	@ 0x28
 800343a:	686a      	ldr	r2, [r5, #4]
 800343c:	3a01      	subs	r2, #1
 800343e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003442:	68a9      	ldr	r1, [r5, #8]
 8003444:	3901      	subs	r1, #1
 8003446:	0249      	lsls	r1, r1, #9
 8003448:	b289      	uxth	r1, r1
 800344a:	430a      	orrs	r2, r1
 800344c:	68e9      	ldr	r1, [r5, #12]
 800344e:	3901      	subs	r1, #1
 8003450:	0409      	lsls	r1, r1, #16
 8003452:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 8003456:	430a      	orrs	r2, r1
 8003458:	6929      	ldr	r1, [r5, #16]
 800345a:	3901      	subs	r1, #1
 800345c:	0609      	lsls	r1, r1, #24
 800345e:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 8003462:	430a      	orrs	r2, r1
 8003464:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003466:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003468:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 800346c:	6969      	ldr	r1, [r5, #20]
 800346e:	430a      	orrs	r2, r1
 8003470:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003474:	f022 0220 	bic.w	r2, r2, #32
 8003478:	69a9      	ldr	r1, [r5, #24]
 800347a:	430a      	orrs	r2, r1
 800347c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800347e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003480:	f022 0210 	bic.w	r2, r2, #16
 8003484:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003486:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003488:	f36f 02cf 	bfc	r2, #3, #13
 800348c:	69e9      	ldr	r1, [r5, #28]
 800348e:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8003492:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003496:	f042 0210 	orr.w	r2, r2, #16
 800349a:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800349c:	b9c6      	cbnz	r6, 80034d0 <RCCEx_PLL2_Config+0xe0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800349e:	461a      	mov	r2, r3
 80034a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80034a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL2_ENABLE();
 80034a8:	4a12      	ldr	r2, [pc, #72]	@ (80034f4 <RCCEx_PLL2_Config+0x104>)
 80034aa:	6813      	ldr	r3, [r2, #0]
 80034ac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80034b0:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80034b2:	f7fd fc1b 	bl	8000cec <HAL_GetTick>
 80034b6:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80034b8:	4b0e      	ldr	r3, [pc, #56]	@ (80034f4 <RCCEx_PLL2_Config+0x104>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80034c0:	d114      	bne.n	80034ec <RCCEx_PLL2_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80034c2:	f7fd fc13 	bl	8000cec <HAL_GetTick>
 80034c6:	1b00      	subs	r0, r0, r4
 80034c8:	2802      	cmp	r0, #2
 80034ca:	d9f5      	bls.n	80034b8 <RCCEx_PLL2_Config+0xc8>
        return HAL_TIMEOUT;
 80034cc:	2003      	movs	r0, #3
 80034ce:	e7ab      	b.n	8003428 <RCCEx_PLL2_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 80034d0:	2e01      	cmp	r6, #1
 80034d2:	d005      	beq.n	80034e0 <RCCEx_PLL2_Config+0xf0>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80034d4:	4a07      	ldr	r2, [pc, #28]	@ (80034f4 <RCCEx_PLL2_Config+0x104>)
 80034d6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80034d8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80034dc:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80034de:	e7e3      	b.n	80034a8 <RCCEx_PLL2_Config+0xb8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80034e0:	4a04      	ldr	r2, [pc, #16]	@ (80034f4 <RCCEx_PLL2_Config+0x104>)
 80034e2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80034e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80034ea:	e7dd      	b.n	80034a8 <RCCEx_PLL2_Config+0xb8>
  return status;
 80034ec:	2000      	movs	r0, #0
 80034ee:	e79b      	b.n	8003428 <RCCEx_PLL2_Config+0x38>
    return HAL_ERROR;
 80034f0:	2001      	movs	r0, #1
}
 80034f2:	4770      	bx	lr
 80034f4:	58024400 	.word	0x58024400

080034f8 <RCCEx_PLL3_Config>:
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80034f8:	4b40      	ldr	r3, [pc, #256]	@ (80035fc <RCCEx_PLL3_Config+0x104>)
 80034fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034fc:	f003 0303 	and.w	r3, r3, #3
 8003500:	2b03      	cmp	r3, #3
 8003502:	d079      	beq.n	80035f8 <RCCEx_PLL3_Config+0x100>
{
 8003504:	b570      	push	{r4, r5, r6, lr}
 8003506:	4605      	mov	r5, r0
 8003508:	460e      	mov	r6, r1


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800350a:	4a3c      	ldr	r2, [pc, #240]	@ (80035fc <RCCEx_PLL3_Config+0x104>)
 800350c:	6813      	ldr	r3, [r2, #0]
 800350e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003512:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003514:	f7fd fbea 	bl	8000cec <HAL_GetTick>
 8003518:	4604      	mov	r4, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800351a:	4b38      	ldr	r3, [pc, #224]	@ (80035fc <RCCEx_PLL3_Config+0x104>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003522:	d006      	beq.n	8003532 <RCCEx_PLL3_Config+0x3a>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003524:	f7fd fbe2 	bl	8000cec <HAL_GetTick>
 8003528:	1b03      	subs	r3, r0, r4
 800352a:	2b02      	cmp	r3, #2
 800352c:	d9f5      	bls.n	800351a <RCCEx_PLL3_Config+0x22>
      {
        return HAL_TIMEOUT;
 800352e:	2003      	movs	r0, #3

  }


  return status;
}
 8003530:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003532:	4b32      	ldr	r3, [pc, #200]	@ (80035fc <RCCEx_PLL3_Config+0x104>)
 8003534:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003536:	f022 727c 	bic.w	r2, r2, #66060288	@ 0x3f00000
 800353a:	6829      	ldr	r1, [r5, #0]
 800353c:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 8003540:	629a      	str	r2, [r3, #40]	@ 0x28
 8003542:	686a      	ldr	r2, [r5, #4]
 8003544:	3a01      	subs	r2, #1
 8003546:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800354a:	68a9      	ldr	r1, [r5, #8]
 800354c:	3901      	subs	r1, #1
 800354e:	0249      	lsls	r1, r1, #9
 8003550:	b289      	uxth	r1, r1
 8003552:	430a      	orrs	r2, r1
 8003554:	68e9      	ldr	r1, [r5, #12]
 8003556:	3901      	subs	r1, #1
 8003558:	0409      	lsls	r1, r1, #16
 800355a:	f401 01fe 	and.w	r1, r1, #8323072	@ 0x7f0000
 800355e:	430a      	orrs	r2, r1
 8003560:	6929      	ldr	r1, [r5, #16]
 8003562:	3901      	subs	r1, #1
 8003564:	0609      	lsls	r1, r1, #24
 8003566:	f001 41fe 	and.w	r1, r1, #2130706432	@ 0x7f000000
 800356a:	430a      	orrs	r2, r1
 800356c:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800356e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003570:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003574:	6969      	ldr	r1, [r5, #20]
 8003576:	430a      	orrs	r2, r1
 8003578:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800357a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800357c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8003580:	69a9      	ldr	r1, [r5, #24]
 8003582:	430a      	orrs	r2, r1
 8003584:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003588:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800358c:	62da      	str	r2, [r3, #44]	@ 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800358e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003590:	f36f 02cf 	bfc	r2, #3, #13
 8003594:	69e9      	ldr	r1, [r5, #28]
 8003596:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800359a:	645a      	str	r2, [r3, #68]	@ 0x44
    __HAL_RCC_PLL3FRACN_ENABLE();
 800359c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800359e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 80035a4:	b9c6      	cbnz	r6, 80035d8 <RCCEx_PLL3_Config+0xe0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80035a6:	461a      	mov	r2, r3
 80035a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035aa:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80035ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
    __HAL_RCC_PLL3_ENABLE();
 80035b0:	4a12      	ldr	r2, [pc, #72]	@ (80035fc <RCCEx_PLL3_Config+0x104>)
 80035b2:	6813      	ldr	r3, [r2, #0]
 80035b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035b8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80035ba:	f7fd fb97 	bl	8000cec <HAL_GetTick>
 80035be:	4604      	mov	r4, r0
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80035c0:	4b0e      	ldr	r3, [pc, #56]	@ (80035fc <RCCEx_PLL3_Config+0x104>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 80035c8:	d114      	bne.n	80035f4 <RCCEx_PLL3_Config+0xfc>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80035ca:	f7fd fb8f 	bl	8000cec <HAL_GetTick>
 80035ce:	1b00      	subs	r0, r0, r4
 80035d0:	2802      	cmp	r0, #2
 80035d2:	d9f5      	bls.n	80035c0 <RCCEx_PLL3_Config+0xc8>
        return HAL_TIMEOUT;
 80035d4:	2003      	movs	r0, #3
 80035d6:	e7ab      	b.n	8003530 <RCCEx_PLL3_Config+0x38>
    else if (Divider == DIVIDER_Q_UPDATE)
 80035d8:	2e01      	cmp	r6, #1
 80035da:	d005      	beq.n	80035e8 <RCCEx_PLL3_Config+0xf0>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80035dc:	4a07      	ldr	r2, [pc, #28]	@ (80035fc <RCCEx_PLL3_Config+0x104>)
 80035de:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80035e0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80035e6:	e7e3      	b.n	80035b0 <RCCEx_PLL3_Config+0xb8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80035e8:	4a04      	ldr	r2, [pc, #16]	@ (80035fc <RCCEx_PLL3_Config+0x104>)
 80035ea:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80035ec:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80035f0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80035f2:	e7dd      	b.n	80035b0 <RCCEx_PLL3_Config+0xb8>
  return status;
 80035f4:	2000      	movs	r0, #0
 80035f6:	e79b      	b.n	8003530 <RCCEx_PLL3_Config+0x38>
    return HAL_ERROR;
 80035f8:	2001      	movs	r0, #1
}
 80035fa:	4770      	bx	lr
 80035fc:	58024400 	.word	0x58024400

08003600 <HAL_RCCEx_PeriphCLKConfig>:
{
 8003600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003602:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003604:	6803      	ldr	r3, [r0, #0]
 8003606:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 800360a:	d030      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800360c:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 800360e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003612:	d026      	beq.n	8003662 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003614:	d80e      	bhi.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8003616:	b1ab      	cbz	r3, 8003644 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003618:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800361c:	d107      	bne.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x2e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800361e:	2102      	movs	r1, #2
 8003620:	3008      	adds	r0, #8
 8003622:	f7ff fee5 	bl	80033f0 <RCCEx_PLL2_Config>
 8003626:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003628:	b195      	cbz	r5, 8003650 <HAL_RCCEx_PeriphCLKConfig+0x50>
      status = ret;
 800362a:	462e      	mov	r6, r5
 800362c:	e021      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x72>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800362e:	2601      	movs	r6, #1
 8003630:	4635      	mov	r5, r6
 8003632:	e01e      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8003634:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003638:	d101      	bne.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x3e>
 800363a:	2500      	movs	r5, #0
 800363c:	e008      	b.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800363e:	2601      	movs	r6, #1
 8003640:	4635      	mov	r5, r6
 8003642:	e016      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x72>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003644:	4a9a      	ldr	r2, [pc, #616]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003646:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003648:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800364c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800364e:	2500      	movs	r5, #0
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003650:	4a97      	ldr	r2, [pc, #604]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003652:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003654:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003658:	6ea1      	ldr	r1, [r4, #104]	@ 0x68
 800365a:	430b      	orrs	r3, r1
 800365c:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800365e:	2600      	movs	r6, #0
 8003660:	e007      	b.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x72>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003662:	2102      	movs	r1, #2
 8003664:	3028      	adds	r0, #40	@ 0x28
 8003666:	f7ff ff47 	bl	80034f8 <RCCEx_PLL3_Config>
 800366a:	4605      	mov	r5, r0
        break;
 800366c:	e7dc      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x28>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800366e:	2600      	movs	r6, #0
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003670:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003672:	6823      	ldr	r3, [r4, #0]
 8003674:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003678:	d014      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai1ClockSelection)
 800367a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800367c:	2b04      	cmp	r3, #4
 800367e:	d831      	bhi.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
 8003680:	e8df f003 	tbb	[pc, r3]
 8003684:	08292203 	.word	0x08292203
 8003688:	08          	.byte	0x08
 8003689:	00          	.byte	0x00
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800368a:	4a89      	ldr	r2, [pc, #548]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800368c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800368e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003692:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003694:	bb4d      	cbnz	r5, 80036ea <HAL_RCCEx_PeriphCLKConfig+0xea>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003696:	4a86      	ldr	r2, [pc, #536]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003698:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800369a:	f023 0307 	bic.w	r3, r3, #7
 800369e:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 80036a0:	430b      	orrs	r3, r1
 80036a2:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80036a4:	6823      	ldr	r3, [r4, #0]
 80036a6:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80036aa:	d03f      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai23ClockSelection)
 80036ac:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80036ae:	2b80      	cmp	r3, #128	@ 0x80
 80036b0:	d02e      	beq.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80036b2:	d81f      	bhi.n	80036f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80036b4:	b333      	cbz	r3, 8003704 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80036b6:	2b40      	cmp	r3, #64	@ 0x40
 80036b8:	d119      	bne.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0xee>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036ba:	2100      	movs	r1, #0
 80036bc:	f104 0008 	add.w	r0, r4, #8
 80036c0:	f7ff fe96 	bl	80033f0 <RCCEx_PLL2_Config>
 80036c4:	4605      	mov	r5, r0
        break;
 80036c6:	e029      	b.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036c8:	2100      	movs	r1, #0
 80036ca:	f104 0008 	add.w	r0, r4, #8
 80036ce:	f7ff fe8f 	bl	80033f0 <RCCEx_PLL2_Config>
 80036d2:	4605      	mov	r5, r0
        break;
 80036d4:	e7de      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x94>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80036d6:	2100      	movs	r1, #0
 80036d8:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80036dc:	f7ff ff0c 	bl	80034f8 <RCCEx_PLL3_Config>
 80036e0:	4605      	mov	r5, r0
        break;
 80036e2:	e7d7      	b.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 80036e4:	2601      	movs	r6, #1
 80036e6:	4635      	mov	r5, r6
 80036e8:	e7dc      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
      status = ret;
 80036ea:	462e      	mov	r6, r5
 80036ec:	e7da      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
    switch (PeriphClkInit->Sai23ClockSelection)
 80036ee:	2601      	movs	r6, #1
 80036f0:	4635      	mov	r5, r6
 80036f2:	e01b      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x12c>
 80036f4:	2bc0      	cmp	r3, #192	@ 0xc0
 80036f6:	d011      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80036f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036fc:	d00e      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 80036fe:	2601      	movs	r6, #1
 8003700:	4635      	mov	r5, r6
 8003702:	e013      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003704:	4a6a      	ldr	r2, [pc, #424]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003706:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003708:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800370c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 800370e:	e005      	b.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x11c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003710:	2100      	movs	r1, #0
 8003712:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003716:	f7ff feef 	bl	80034f8 <RCCEx_PLL3_Config>
 800371a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800371c:	b9dd      	cbnz	r5, 8003756 <HAL_RCCEx_PeriphCLKConfig+0x156>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800371e:	4a64      	ldr	r2, [pc, #400]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003720:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003722:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 8003726:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 8003728:	430b      	orrs	r3, r1
 800372a:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800372c:	6823      	ldr	r3, [r4, #0]
 800372e:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8003732:	d033      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4AClockSelection)
 8003734:	f8d4 30a8 	ldr.w	r3, [r4, #168]	@ 0xa8
 8003738:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800373c:	d01f      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x17e>
 800373e:	d80f      	bhi.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003740:	b1bb      	cbz	r3, 8003772 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8003742:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003746:	d108      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x15a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003748:	2100      	movs	r1, #0
 800374a:	f104 0008 	add.w	r0, r4, #8
 800374e:	f7ff fe4f 	bl	80033f0 <RCCEx_PLL2_Config>
 8003752:	4605      	mov	r5, r0
        break;
 8003754:	e019      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x18a>
      status = ret;
 8003756:	462e      	mov	r6, r5
 8003758:	e7e8      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    switch (PeriphClkInit->Sai4AClockSelection)
 800375a:	2601      	movs	r6, #1
 800375c:	4635      	mov	r5, r6
 800375e:	e01d      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8003760:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003764:	d011      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003766:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800376a:	d00e      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800376c:	2601      	movs	r6, #1
 800376e:	4635      	mov	r5, r6
 8003770:	e014      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x19c>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003772:	4a4f      	ldr	r2, [pc, #316]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003774:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003776:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800377a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 800377c:	e005      	b.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x18a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800377e:	2100      	movs	r1, #0
 8003780:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003784:	f7ff feb8 	bl	80034f8 <RCCEx_PLL3_Config>
 8003788:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 800378a:	b9e5      	cbnz	r5, 80037c6 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800378c:	4a48      	ldr	r2, [pc, #288]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 800378e:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003790:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 8003794:	f8d4 10a8 	ldr.w	r1, [r4, #168]	@ 0xa8
 8003798:	430b      	orrs	r3, r1
 800379a:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800379c:	6823      	ldr	r3, [r4, #0]
 800379e:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 80037a2:	d034      	beq.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->Sai4BClockSelection)
 80037a4:	f8d4 30ac 	ldr.w	r3, [r4, #172]	@ 0xac
 80037a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037ac:	d01f      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80037ae:	d80f      	bhi.n	80037d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 80037b0:	b1bb      	cbz	r3, 80037e2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80037b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037b6:	d108      	bne.n	80037ca <HAL_RCCEx_PeriphCLKConfig+0x1ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037b8:	2100      	movs	r1, #0
 80037ba:	f104 0008 	add.w	r0, r4, #8
 80037be:	f7ff fe17 	bl	80033f0 <RCCEx_PLL2_Config>
 80037c2:	4605      	mov	r5, r0
        break;
 80037c4:	e019      	b.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 80037c6:	462e      	mov	r6, r5
 80037c8:	e7e8      	b.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    switch (PeriphClkInit->Sai4BClockSelection)
 80037ca:	2601      	movs	r6, #1
 80037cc:	4635      	mov	r5, r6
 80037ce:	e01e      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x20e>
 80037d0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80037d4:	d011      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80037d6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80037da:	d00e      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 80037dc:	2601      	movs	r6, #1
 80037de:	4635      	mov	r5, r6
 80037e0:	e015      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x20e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037e2:	4a33      	ldr	r2, [pc, #204]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80037e4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80037e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80037ec:	e005      	b.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80037ee:	2100      	movs	r1, #0
 80037f0:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80037f4:	f7ff fe80 	bl	80034f8 <RCCEx_PLL3_Config>
 80037f8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80037fa:	2d00      	cmp	r5, #0
 80037fc:	d133      	bne.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x266>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80037fe:	4a2c      	ldr	r2, [pc, #176]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003800:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003802:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8003806:	f8d4 10ac 	ldr.w	r1, [r4, #172]	@ 0xac
 800380a:	430b      	orrs	r3, r1
 800380c:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800380e:	6823      	ldr	r3, [r4, #0]
 8003810:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8003814:	d013      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->QspiClockSelection)
 8003816:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8003818:	2b20      	cmp	r3, #32
 800381a:	d02e      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x27a>
 800381c:	d828      	bhi.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x270>
 800381e:	b133      	cbz	r3, 800382e <HAL_RCCEx_PeriphCLKConfig+0x22e>
 8003820:	2b10      	cmp	r3, #16
 8003822:	d122      	bne.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x26a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003824:	4a22      	ldr	r2, [pc, #136]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003826:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003828:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800382c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800382e:	bb5d      	cbnz	r5, 8003888 <HAL_RCCEx_PeriphCLKConfig+0x288>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003830:	4a1f      	ldr	r2, [pc, #124]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8003832:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003834:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003838:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800383a:	430b      	orrs	r3, r1
 800383c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800383e:	6823      	ldr	r3, [r4, #0]
 8003840:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8003844:	d046      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    switch (PeriphClkInit->Spi123ClockSelection)
 8003846:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8003848:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800384c:	d032      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800384e:	d820      	bhi.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003850:	b343      	cbz	r3, 80038a4 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 8003852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003856:	d119      	bne.n	800388c <HAL_RCCEx_PeriphCLKConfig+0x28c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003858:	2100      	movs	r1, #0
 800385a:	f104 0008 	add.w	r0, r4, #8
 800385e:	f7ff fdc7 	bl	80033f0 <RCCEx_PLL2_Config>
 8003862:	4605      	mov	r5, r0
        break;
 8003864:	e02c      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
      status = ret;
 8003866:	462e      	mov	r6, r5
 8003868:	e7d1      	b.n	800380e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    switch (PeriphClkInit->QspiClockSelection)
 800386a:	2601      	movs	r6, #1
 800386c:	4635      	mov	r5, r6
 800386e:	e7e6      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8003870:	2b30      	cmp	r3, #48	@ 0x30
 8003872:	d0dc      	beq.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x22e>
 8003874:	2601      	movs	r6, #1
 8003876:	4635      	mov	r5, r6
 8003878:	e7e1      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x23e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800387a:	2102      	movs	r1, #2
 800387c:	f104 0008 	add.w	r0, r4, #8
 8003880:	f7ff fdb6 	bl	80033f0 <RCCEx_PLL2_Config>
 8003884:	4605      	mov	r5, r0
        break;
 8003886:	e7d2      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x22e>
      status = ret;
 8003888:	462e      	mov	r6, r5
 800388a:	e7d8      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x23e>
    switch (PeriphClkInit->Spi123ClockSelection)
 800388c:	2601      	movs	r6, #1
 800388e:	4635      	mov	r5, r6
 8003890:	e020      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8003892:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003896:	d013      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8003898:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800389c:	d010      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 800389e:	2601      	movs	r6, #1
 80038a0:	4635      	mov	r5, r6
 80038a2:	e017      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038a4:	4a02      	ldr	r2, [pc, #8]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 80038a6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80038a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 80038ae:	e007      	b.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 80038b0:	58024400 	.word	0x58024400
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038b4:	2100      	movs	r1, #0
 80038b6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80038ba:	f7ff fe1d 	bl	80034f8 <RCCEx_PLL3_Config>
 80038be:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80038c0:	b93d      	cbnz	r5, 80038d2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80038c2:	4a70      	ldr	r2, [pc, #448]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80038c4:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80038c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80038ca:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 80038cc:	430b      	orrs	r3, r1
 80038ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80038d0:	e000      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      status = ret;
 80038d2:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80038d4:	6823      	ldr	r3, [r4, #0]
 80038d6:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 80038da:	d017      	beq.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi45ClockSelection)
 80038dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80038de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038e2:	d04f      	beq.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x384>
 80038e4:	d842      	bhi.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x36c>
 80038e6:	b143      	cbz	r3, 80038fa <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 80038e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038ec:	d13b      	bne.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x366>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80038ee:	2101      	movs	r1, #1
 80038f0:	f104 0008 	add.w	r0, r4, #8
 80038f4:	f7ff fd7c 	bl	80033f0 <RCCEx_PLL2_Config>
 80038f8:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 80038fa:	2d00      	cmp	r5, #0
 80038fc:	d149      	bne.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x392>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80038fe:	4a61      	ldr	r2, [pc, #388]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003900:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003902:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003906:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8003908:	430b      	orrs	r3, r1
 800390a:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800390c:	6823      	ldr	r3, [r4, #0]
 800390e:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8003912:	d019      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x348>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003914:	f8d4 30b0 	ldr.w	r3, [r4, #176]	@ 0xb0
 8003918:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800391c:	d04a      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x3b4>
 800391e:	d83d      	bhi.n	800399c <HAL_RCCEx_PeriphCLKConfig+0x39c>
 8003920:	b143      	cbz	r3, 8003934 <HAL_RCCEx_PeriphCLKConfig+0x334>
 8003922:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003926:	d136      	bne.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x396>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003928:	2101      	movs	r1, #1
 800392a:	f104 0008 	add.w	r0, r4, #8
 800392e:	f7ff fd5f 	bl	80033f0 <RCCEx_PLL2_Config>
 8003932:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003934:	2d00      	cmp	r5, #0
 8003936:	d144      	bne.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003938:	4a52      	ldr	r2, [pc, #328]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800393a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800393c:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003940:	f8d4 10b0 	ldr.w	r1, [r4, #176]	@ 0xb0
 8003944:	430b      	orrs	r3, r1
 8003946:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003948:	6823      	ldr	r3, [r4, #0]
 800394a:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800394e:	d047      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->FdcanClockSelection)
 8003950:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8003952:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003956:	d036      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
 8003958:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800395c:	d04b      	beq.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 800395e:	b3bb      	cbz	r3, 80039d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8003960:	2601      	movs	r6, #1
 8003962:	4635      	mov	r5, r6
 8003964:	e03c      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003966:	2601      	movs	r6, #1
 8003968:	4635      	mov	r5, r6
 800396a:	e7cf      	b.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800396c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003970:	d0c3      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003972:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003976:	d0c0      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 8003978:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800397c:	d0bd      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x2fa>
 800397e:	2601      	movs	r6, #1
 8003980:	4635      	mov	r5, r6
 8003982:	e7c3      	b.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x30c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003984:	2101      	movs	r1, #1
 8003986:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800398a:	f7ff fdb5 	bl	80034f8 <RCCEx_PLL3_Config>
 800398e:	4605      	mov	r5, r0
        break;
 8003990:	e7b3      	b.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      status = ret;
 8003992:	462e      	mov	r6, r5
 8003994:	e7ba      	b.n	800390c <HAL_RCCEx_PeriphCLKConfig+0x30c>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003996:	2601      	movs	r6, #1
 8003998:	4635      	mov	r5, r6
 800399a:	e7d5      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800399c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039a0:	d0c8      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x334>
 80039a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039a6:	d0c5      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x334>
 80039a8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80039ac:	d0c2      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x334>
 80039ae:	2601      	movs	r6, #1
 80039b0:	4635      	mov	r5, r6
 80039b2:	e7c9      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x348>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039b4:	2101      	movs	r1, #1
 80039b6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80039ba:	f7ff fd9d 	bl	80034f8 <RCCEx_PLL3_Config>
 80039be:	4605      	mov	r5, r0
        break;
 80039c0:	e7b8      	b.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x334>
      status = ret;
 80039c2:	462e      	mov	r6, r5
 80039c4:	e7c0      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x348>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039c6:	4a2f      	ldr	r2, [pc, #188]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80039c8:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80039ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 80039d0:	b9c5      	cbnz	r5, 8003a04 <HAL_RCCEx_PeriphCLKConfig+0x404>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80039d2:	4a2c      	ldr	r2, [pc, #176]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80039d4:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 80039d6:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80039da:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 80039dc:	430b      	orrs	r3, r1
 80039de:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80039e0:	6823      	ldr	r3, [r4, #0]
 80039e2:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 80039e6:	d01c      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x422>
    switch (PeriphClkInit->FmcClockSelection)
 80039e8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 80039ea:	2b03      	cmp	r3, #3
 80039ec:	d844      	bhi.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x478>
 80039ee:	e8df f003 	tbb	[pc, r3]
 80039f2:	0b10      	.short	0x0b10
 80039f4:	103c      	.short	0x103c
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80039f6:	2101      	movs	r1, #1
 80039f8:	f104 0008 	add.w	r0, r4, #8
 80039fc:	f7ff fcf8 	bl	80033f0 <RCCEx_PLL2_Config>
 8003a00:	4605      	mov	r5, r0
        break;
 8003a02:	e7e5      	b.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      status = ret;
 8003a04:	462e      	mov	r6, r5
 8003a06:	e7eb      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a08:	4a1e      	ldr	r2, [pc, #120]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003a0a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a10:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003a12:	bba5      	cbnz	r5, 8003a7e <HAL_RCCEx_PeriphCLKConfig+0x47e>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003a14:	4a1b      	ldr	r2, [pc, #108]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8003a16:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003a18:	f023 0303 	bic.w	r3, r3, #3
 8003a1c:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8003a1e:	430b      	orrs	r3, r1
 8003a20:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a22:	6823      	ldr	r3, [r4, #0]
 8003a24:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8003a28:	d12e      	bne.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x488>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003a2a:	6823      	ldr	r3, [r4, #0]
 8003a2c:	f013 0f01 	tst.w	r3, #1
 8003a30:	f000 80a6 	beq.w	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x580>
    switch (PeriphClkInit->Usart16ClockSelection)
 8003a34:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 8003a36:	2b28      	cmp	r3, #40	@ 0x28
 8003a38:	f200 80a0 	bhi.w	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003a3c:	e8df f003 	tbb	[pc, r3]
 8003a40:	9e9e9e8e 	.word	0x9e9e9e8e
 8003a44:	9e9e9e9e 	.word	0x9e9e9e9e
 8003a48:	9e9e9e88 	.word	0x9e9e9e88
 8003a4c:	9e9e9e9e 	.word	0x9e9e9e9e
 8003a50:	9e9e9e97 	.word	0x9e9e9e97
 8003a54:	9e9e9e9e 	.word	0x9e9e9e9e
 8003a58:	9e9e9e8e 	.word	0x9e9e9e8e
 8003a5c:	9e9e9e9e 	.word	0x9e9e9e9e
 8003a60:	9e9e9e8e 	.word	0x9e9e9e8e
 8003a64:	9e9e9e9e 	.word	0x9e9e9e9e
 8003a68:	8e          	.byte	0x8e
 8003a69:	00          	.byte	0x00
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a6a:	2102      	movs	r1, #2
 8003a6c:	f104 0008 	add.w	r0, r4, #8
 8003a70:	f7ff fcbe 	bl	80033f0 <RCCEx_PLL2_Config>
 8003a74:	4605      	mov	r5, r0
        break;
 8003a76:	e7cc      	b.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x412>
    switch (PeriphClkInit->FmcClockSelection)
 8003a78:	2601      	movs	r6, #1
 8003a7a:	4635      	mov	r5, r6
 8003a7c:	e7d1      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x422>
      status = ret;
 8003a7e:	462e      	mov	r6, r5
 8003a80:	e7cf      	b.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x422>
 8003a82:	bf00      	nop
 8003a84:	58024400 	.word	0x58024400
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a88:	4a5a      	ldr	r2, [pc, #360]	@ (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003a8a:	6813      	ldr	r3, [r2, #0]
 8003a8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a90:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003a92:	f7fd f92b 	bl	8000cec <HAL_GetTick>
 8003a96:	4607      	mov	r7, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a98:	4b56      	ldr	r3, [pc, #344]	@ (8003bf4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003aa0:	d105      	bne.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x4ae>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aa2:	f7fd f923 	bl	8000cec <HAL_GetTick>
 8003aa6:	1bc0      	subs	r0, r0, r7
 8003aa8:	2864      	cmp	r0, #100	@ 0x64
 8003aaa:	d9f5      	bls.n	8003a98 <HAL_RCCEx_PeriphCLKConfig+0x498>
        ret = HAL_TIMEOUT;
 8003aac:	2503      	movs	r5, #3
    if (ret == HAL_OK)
 8003aae:	2d00      	cmp	r5, #0
 8003ab0:	d14a      	bne.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x548>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003ab2:	4b51      	ldr	r3, [pc, #324]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab6:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8003aba:	4053      	eors	r3, r2
 8003abc:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8003ac0:	d00c      	beq.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x4dc>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ac2:	4b4d      	ldr	r3, [pc, #308]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003ac4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003ac6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 8003aca:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003acc:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8003ad0:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ad2:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003ad4:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8003ad8:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 8003ada:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003adc:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8003ae0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ae4:	d015      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x512>
      if (ret == HAL_OK)
 8003ae6:	bb8d      	cbnz	r5, 8003b4c <HAL_RCCEx_PeriphCLKConfig+0x54c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ae8:	f8d4 30b4 	ldr.w	r3, [r4, #180]	@ 0xb4
 8003aec:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 8003af0:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 8003af4:	d01e      	beq.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x534>
 8003af6:	4a40      	ldr	r2, [pc, #256]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003af8:	6913      	ldr	r3, [r2, #16]
 8003afa:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003afe:	6113      	str	r3, [r2, #16]
 8003b00:	493d      	ldr	r1, [pc, #244]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b02:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 8003b04:	f8d4 20b4 	ldr.w	r2, [r4, #180]	@ 0xb4
 8003b08:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	670b      	str	r3, [r1, #112]	@ 0x70
 8003b10:	e78b      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x42a>
        tickstart = HAL_GetTick();
 8003b12:	f7fd f8eb 	bl	8000cec <HAL_GetTick>
 8003b16:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b18:	4b37      	ldr	r3, [pc, #220]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b1c:	f013 0f02 	tst.w	r3, #2
 8003b20:	d1e1      	bne.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b22:	f7fd f8e3 	bl	8000cec <HAL_GetTick>
 8003b26:	1bc0      	subs	r0, r0, r7
 8003b28:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003b2c:	4298      	cmp	r0, r3
 8003b2e:	d9f3      	bls.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x518>
            ret = HAL_TIMEOUT;
 8003b30:	2503      	movs	r5, #3
 8003b32:	e7d8      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b34:	4830      	ldr	r0, [pc, #192]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b36:	6902      	ldr	r2, [r0, #16]
 8003b38:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 8003b3c:	492f      	ldr	r1, [pc, #188]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x5fc>)
 8003b3e:	ea01 1313 	and.w	r3, r1, r3, lsr #4
 8003b42:	4313      	orrs	r3, r2
 8003b44:	6103      	str	r3, [r0, #16]
 8003b46:	e7db      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x500>
      status = ret;
 8003b48:	462e      	mov	r6, r5
 8003b4a:	e76e      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x42a>
        status = ret;
 8003b4c:	462e      	mov	r6, r5
 8003b4e:	e76c      	b.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x42a>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b50:	2101      	movs	r1, #1
 8003b52:	f104 0008 	add.w	r0, r4, #8
 8003b56:	f7ff fc4b 	bl	80033f0 <RCCEx_PLL2_Config>
 8003b5a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003b5c:	b9e5      	cbnz	r5, 8003b98 <HAL_RCCEx_PeriphCLKConfig+0x598>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003b5e:	4a26      	ldr	r2, [pc, #152]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b60:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003b62:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8003b66:	6fe1      	ldr	r1, [r4, #124]	@ 0x7c
 8003b68:	430b      	orrs	r3, r1
 8003b6a:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b6c:	e008      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b6e:	2101      	movs	r1, #1
 8003b70:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003b74:	f7ff fcc0 	bl	80034f8 <RCCEx_PLL3_Config>
 8003b78:	4605      	mov	r5, r0
        break;
 8003b7a:	e7ef      	b.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    switch (PeriphClkInit->Usart16ClockSelection)
 8003b7c:	2601      	movs	r6, #1
 8003b7e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003b80:	6823      	ldr	r3, [r4, #0]
 8003b82:	f013 0f02 	tst.w	r3, #2
 8003b86:	d017      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003b88:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 8003b8a:	2b05      	cmp	r3, #5
 8003b8c:	d82c      	bhi.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 8003b8e:	e8df f003 	tbb	[pc, r3]
 8003b92:	050b      	.short	0x050b
 8003b94:	0b0b0b24 	.word	0x0b0b0b24
      status = ret;
 8003b98:	462e      	mov	r6, r5
 8003b9a:	e7f1      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x580>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b9c:	2101      	movs	r1, #1
 8003b9e:	f104 0008 	add.w	r0, r4, #8
 8003ba2:	f7ff fc25 	bl	80033f0 <RCCEx_PLL2_Config>
 8003ba6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003ba8:	bb0d      	cbnz	r5, 8003bee <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003baa:	4a13      	ldr	r2, [pc, #76]	@ (8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003bac:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003bae:	f023 0307 	bic.w	r3, r3, #7
 8003bb2:	6fa1      	ldr	r1, [r4, #120]	@ 0x78
 8003bb4:	430b      	orrs	r3, r1
 8003bb6:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003bb8:	6823      	ldr	r3, [r4, #0]
 8003bba:	f013 0f04 	tst.w	r3, #4
 8003bbe:	d030      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003bc0:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 8003bc4:	2b05      	cmp	r3, #5
 8003bc6:	f200 810f 	bhi.w	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
 8003bca:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003bce:	001f      	.short	0x001f
 8003bd0:	01060019 	.word	0x01060019
 8003bd4:	001f001f 	.word	0x001f001f
 8003bd8:	001f      	.short	0x001f
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bda:	2101      	movs	r1, #1
 8003bdc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003be0:	f7ff fc8a 	bl	80034f8 <RCCEx_PLL3_Config>
 8003be4:	4605      	mov	r5, r0
        break;
 8003be6:	e7df      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003be8:	2601      	movs	r6, #1
 8003bea:	4635      	mov	r5, r6
 8003bec:	e7e4      	b.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
      status = ret;
 8003bee:	462e      	mov	r6, r5
 8003bf0:	e7e2      	b.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8003bf2:	bf00      	nop
 8003bf4:	58024800 	.word	0x58024800
 8003bf8:	58024400 	.word	0x58024400
 8003bfc:	00ffffcf 	.word	0x00ffffcf
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c00:	2101      	movs	r1, #1
 8003c02:	f104 0008 	add.w	r0, r4, #8
 8003c06:	f7ff fbf3 	bl	80033f0 <RCCEx_PLL2_Config>
 8003c0a:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003c0c:	2d00      	cmp	r5, #0
 8003c0e:	f040 80ee 	bne.w	8003dee <HAL_RCCEx_PeriphCLKConfig+0x7ee>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c12:	4ab6      	ldr	r2, [pc, #728]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003c14:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003c16:	f023 0307 	bic.w	r3, r3, #7
 8003c1a:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 8003c1e:	430b      	orrs	r3, r1
 8003c20:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c22:	6823      	ldr	r3, [r4, #0]
 8003c24:	f013 0f20 	tst.w	r3, #32
 8003c28:	d01d      	beq.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003c2a:	f8d4 3090 	ldr.w	r3, [r4, #144]	@ 0x90
 8003c2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c32:	f000 80f0 	beq.w	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8003c36:	f200 80df 	bhi.w	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x7f8>
 8003c3a:	b14b      	cbz	r3, 8003c50 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003c3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c40:	f040 80d7 	bne.w	8003df2 <HAL_RCCEx_PeriphCLKConfig+0x7f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c44:	2100      	movs	r1, #0
 8003c46:	f104 0008 	add.w	r0, r4, #8
 8003c4a:	f7ff fbd1 	bl	80033f0 <RCCEx_PLL2_Config>
 8003c4e:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003c50:	2d00      	cmp	r5, #0
 8003c52:	f040 80e7 	bne.w	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x824>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c56:	4aa5      	ldr	r2, [pc, #660]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003c58:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003c5a:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 8003c5e:	f8d4 1090 	ldr.w	r1, [r4, #144]	@ 0x90
 8003c62:	430b      	orrs	r3, r1
 8003c64:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003c66:	6823      	ldr	r3, [r4, #0]
 8003c68:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003c6c:	d01d      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003c6e:	f8d4 309c 	ldr.w	r3, [r4, #156]	@ 0x9c
 8003c72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c76:	f000 80e9 	beq.w	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8003c7a:	f200 80d8 	bhi.w	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8003c7e:	b14b      	cbz	r3, 8003c94 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003c80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c84:	f040 80d0 	bne.w	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x828>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c88:	2100      	movs	r1, #0
 8003c8a:	f104 0008 	add.w	r0, r4, #8
 8003c8e:	f7ff fbaf 	bl	80033f0 <RCCEx_PLL2_Config>
 8003c92:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003c94:	2d00      	cmp	r5, #0
 8003c96:	f040 80e0 	bne.w	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x85a>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c9a:	4a94      	ldr	r2, [pc, #592]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003c9c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003c9e:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8003ca2:	f8d4 109c 	ldr.w	r1, [r4, #156]	@ 0x9c
 8003ca6:	430b      	orrs	r3, r1
 8003ca8:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003caa:	6823      	ldr	r3, [r4, #0]
 8003cac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003cb0:	d01d      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x6ee>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003cb2:	f8d4 30a0 	ldr.w	r3, [r4, #160]	@ 0xa0
 8003cb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cba:	f000 80e2 	beq.w	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x882>
 8003cbe:	f200 80d1 	bhi.w	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x864>
 8003cc2:	b14b      	cbz	r3, 8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003cc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cc8:	f040 80c9 	bne.w	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x85e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ccc:	2100      	movs	r1, #0
 8003cce:	f104 0008 	add.w	r0, r4, #8
 8003cd2:	f7ff fb8d 	bl	80033f0 <RCCEx_PLL2_Config>
 8003cd6:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003cd8:	2d00      	cmp	r5, #0
 8003cda:	f040 80d9 	bne.w	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x890>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003cde:	4a83      	ldr	r2, [pc, #524]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003ce0:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003ce2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8003ce6:	f8d4 10a0 	ldr.w	r1, [r4, #160]	@ 0xa0
 8003cea:	430b      	orrs	r3, r1
 8003cec:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003cee:	6823      	ldr	r3, [r4, #0]
 8003cf0:	f013 0f08 	tst.w	r3, #8
 8003cf4:	d00d      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x712>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003cf6:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 8003cfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cfe:	f000 80c9 	beq.w	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x894>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003d02:	4a7a      	ldr	r2, [pc, #488]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003d04:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003d06:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003d0a:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
 8003d0e:	430b      	orrs	r3, r1
 8003d10:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d12:	6823      	ldr	r3, [r4, #0]
 8003d14:	f013 0f10 	tst.w	r3, #16
 8003d18:	d00d      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x736>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003d1a:	f8d4 3098 	ldr.w	r3, [r4, #152]	@ 0x98
 8003d1e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d22:	f000 80c1 	beq.w	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d26:	4a71      	ldr	r2, [pc, #452]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003d28:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003d2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d2e:	f8d4 1098 	ldr.w	r1, [r4, #152]	@ 0x98
 8003d32:	430b      	orrs	r3, r1
 8003d34:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d36:	6823      	ldr	r3, [r4, #0]
 8003d38:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8003d3c:	d01c      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x778>
    switch (PeriphClkInit->AdcClockSelection)
 8003d3e:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8003d42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d46:	f000 80b9 	beq.w	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8003d4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d4e:	d008      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x762>
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	f040 80ba 	bne.w	8003eca <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d56:	2100      	movs	r1, #0
 8003d58:	f104 0008 	add.w	r0, r4, #8
 8003d5c:	f7ff fb48 	bl	80033f0 <RCCEx_PLL2_Config>
 8003d60:	4605      	mov	r5, r0
    if (ret == HAL_OK)
 8003d62:	2d00      	cmp	r5, #0
 8003d64:	f040 80b4 	bne.w	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x8d0>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d68:	4a60      	ldr	r2, [pc, #384]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003d6a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8003d6c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003d70:	f8d4 10a4 	ldr.w	r1, [r4, #164]	@ 0xa4
 8003d74:	430b      	orrs	r3, r1
 8003d76:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d78:	6823      	ldr	r3, [r4, #0]
 8003d7a:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8003d7e:	d01c      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x7ba>
    switch (PeriphClkInit->UsbClockSelection)
 8003d80:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
 8003d84:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d88:	f000 80a4 	beq.w	8003ed4 <HAL_RCCEx_PeriphCLKConfig+0x8d4>
 8003d8c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d90:	d008      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
 8003d92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d96:	f040 80a4 	bne.w	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d9a:	4a54      	ldr	r2, [pc, #336]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003d9c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003d9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003da2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003da4:	2d00      	cmp	r5, #0
 8003da6:	f040 809f 	bne.w	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003daa:	4a50      	ldr	r2, [pc, #320]	@ (8003eec <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8003dac:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003dae:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003db2:	f8d4 1088 	ldr.w	r1, [r4, #136]	@ 0x88
 8003db6:	430b      	orrs	r3, r1
 8003db8:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003dba:	6823      	ldr	r3, [r4, #0]
 8003dbc:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8003dc0:	f000 80ac 	beq.w	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    switch (PeriphClkInit->SdmmcClockSelection)
 8003dc4:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f000 8092 	beq.w	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
 8003dcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dd0:	f000 809c 	beq.w	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x90c>
 8003dd4:	2601      	movs	r6, #1
 8003dd6:	4635      	mov	r5, r6
 8003dd8:	e0a0      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003dda:	2101      	movs	r1, #1
 8003ddc:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003de0:	f7ff fb8a 	bl	80034f8 <RCCEx_PLL3_Config>
 8003de4:	4605      	mov	r5, r0
        break;
 8003de6:	e711      	b.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x60c>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003de8:	2601      	movs	r6, #1
 8003dea:	4635      	mov	r5, r6
 8003dec:	e719      	b.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x622>
      status = ret;
 8003dee:	462e      	mov	r6, r5
 8003df0:	e717      	b.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x622>
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003df2:	2601      	movs	r6, #1
 8003df4:	4635      	mov	r5, r6
 8003df6:	e736      	b.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x666>
 8003df8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dfc:	f43f af28 	beq.w	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003e00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003e04:	f43f af24 	beq.w	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003e08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003e0c:	f43f af20 	beq.w	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x650>
 8003e10:	2601      	movs	r6, #1
 8003e12:	4635      	mov	r5, r6
 8003e14:	e727      	b.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x666>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e16:	2102      	movs	r1, #2
 8003e18:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003e1c:	f7ff fb6c 	bl	80034f8 <RCCEx_PLL3_Config>
 8003e20:	4605      	mov	r5, r0
        break;
 8003e22:	e715      	b.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x650>
      status = ret;
 8003e24:	462e      	mov	r6, r5
 8003e26:	e71e      	b.n	8003c66 <HAL_RCCEx_PeriphCLKConfig+0x666>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003e28:	2601      	movs	r6, #1
 8003e2a:	4635      	mov	r5, r6
 8003e2c:	e73d      	b.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 8003e2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e32:	f43f af2f 	beq.w	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003e36:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003e3a:	f43f af2b 	beq.w	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003e3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003e42:	f43f af27 	beq.w	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x694>
 8003e46:	2601      	movs	r6, #1
 8003e48:	4635      	mov	r5, r6
 8003e4a:	e72e      	b.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e4c:	2102      	movs	r1, #2
 8003e4e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003e52:	f7ff fb51 	bl	80034f8 <RCCEx_PLL3_Config>
 8003e56:	4605      	mov	r5, r0
        break;
 8003e58:	e71c      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x694>
      status = ret;
 8003e5a:	462e      	mov	r6, r5
 8003e5c:	e725      	b.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003e5e:	2601      	movs	r6, #1
 8003e60:	4635      	mov	r5, r6
 8003e62:	e744      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8003e64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e68:	f43f af36 	beq.w	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003e6c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003e70:	f43f af32 	beq.w	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003e74:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003e78:	f43f af2e 	beq.w	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 8003e7c:	2601      	movs	r6, #1
 8003e7e:	4635      	mov	r5, r6
 8003e80:	e735      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x6ee>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e82:	2102      	movs	r1, #2
 8003e84:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003e88:	f7ff fb36 	bl	80034f8 <RCCEx_PLL3_Config>
 8003e8c:	4605      	mov	r5, r0
        break;
 8003e8e:	e723      	b.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      status = ret;
 8003e90:	462e      	mov	r6, r5
 8003e92:	e72c      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x6ee>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003e94:	2102      	movs	r1, #2
 8003e96:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003e9a:	f7ff fb2d 	bl	80034f8 <RCCEx_PLL3_Config>
 8003e9e:	2800      	cmp	r0, #0
 8003ea0:	f43f af2f 	beq.w	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x702>
        status = HAL_ERROR;
 8003ea4:	2601      	movs	r6, #1
 8003ea6:	e72c      	b.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x702>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003ea8:	2102      	movs	r1, #2
 8003eaa:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003eae:	f7ff fb23 	bl	80034f8 <RCCEx_PLL3_Config>
 8003eb2:	2800      	cmp	r0, #0
 8003eb4:	f43f af37 	beq.w	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x726>
        status = HAL_ERROR;
 8003eb8:	2601      	movs	r6, #1
 8003eba:	e734      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x726>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003ebc:	2102      	movs	r1, #2
 8003ebe:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003ec2:	f7ff fb19 	bl	80034f8 <RCCEx_PLL3_Config>
 8003ec6:	4605      	mov	r5, r0
        break;
 8003ec8:	e74b      	b.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x762>
    switch (PeriphClkInit->AdcClockSelection)
 8003eca:	2601      	movs	r6, #1
 8003ecc:	4635      	mov	r5, r6
 8003ece:	e753      	b.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x778>
      status = ret;
 8003ed0:	462e      	mov	r6, r5
 8003ed2:	e751      	b.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x778>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ed4:	2101      	movs	r1, #1
 8003ed6:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003eda:	f7ff fb0d 	bl	80034f8 <RCCEx_PLL3_Config>
 8003ede:	4605      	mov	r5, r0
        break;
 8003ee0:	e760      	b.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x7a4>
    switch (PeriphClkInit->UsbClockSelection)
 8003ee2:	2601      	movs	r6, #1
 8003ee4:	4635      	mov	r5, r6
 8003ee6:	e768      	b.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x7ba>
      status = ret;
 8003ee8:	462e      	mov	r6, r5
 8003eea:	e766      	b.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x7ba>
 8003eec:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ef0:	4a70      	ldr	r2, [pc, #448]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003ef2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003ef4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ef8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003efa:	b975      	cbnz	r5, 8003f1a <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003efc:	4a6d      	ldr	r2, [pc, #436]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003efe:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003f00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f04:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8003f06:	430b      	orrs	r3, r1
 8003f08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f0a:	e007      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f0c:	2102      	movs	r1, #2
 8003f0e:	f104 0008 	add.w	r0, r4, #8
 8003f12:	f7ff fa6d 	bl	80033f0 <RCCEx_PLL2_Config>
 8003f16:	4605      	mov	r5, r0
        break;
 8003f18:	e7ef      	b.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x8fa>
      status = ret;
 8003f1a:	462e      	mov	r6, r5
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003f1c:	6823      	ldr	r3, [r4, #0]
 8003f1e:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8003f22:	d111      	bne.n	8003f48 <HAL_RCCEx_PeriphCLKConfig+0x948>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003f24:	6823      	ldr	r3, [r4, #0]
 8003f26:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8003f2a:	d028      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x97e>
    switch (PeriphClkInit->RngClockSelection)
 8003f2c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8003f30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f34:	d014      	beq.n	8003f60 <HAL_RCCEx_PeriphCLKConfig+0x960>
 8003f36:	d910      	bls.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8003f38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f3c:	d015      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003f3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f42:	d012      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003f44:	2601      	movs	r6, #1
 8003f46:	e01a      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x97e>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003f48:	2102      	movs	r1, #2
 8003f4a:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8003f4e:	f7ff fad3 	bl	80034f8 <RCCEx_PLL3_Config>
 8003f52:	2800      	cmp	r0, #0
 8003f54:	d0e6      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x924>
      status = HAL_ERROR;
 8003f56:	2601      	movs	r6, #1
 8003f58:	e7e4      	b.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x924>
    switch (PeriphClkInit->RngClockSelection)
 8003f5a:	b133      	cbz	r3, 8003f6a <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8003f5c:	2601      	movs	r6, #1
 8003f5e:	e00e      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x97e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f60:	4a54      	ldr	r2, [pc, #336]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003f62:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003f64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f68:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 8003f6a:	2d00      	cmp	r5, #0
 8003f6c:	d169      	bne.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0xa42>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f6e:	4a51      	ldr	r2, [pc, #324]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003f70:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003f72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f76:	f8d4 1080 	ldr.w	r1, [r4, #128]	@ 0x80
 8003f7a:	430b      	orrs	r3, r1
 8003f7c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003f7e:	6823      	ldr	r3, [r4, #0]
 8003f80:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8003f84:	d006      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x994>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003f86:	4a4b      	ldr	r2, [pc, #300]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003f88:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003f8a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003f8e:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 8003f90:	430b      	orrs	r3, r1
 8003f92:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003f94:	6823      	ldr	r3, [r4, #0]
 8003f96:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8003f9a:	d007      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x9ac>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003f9c:	4a45      	ldr	r2, [pc, #276]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003f9e:	6913      	ldr	r3, [r2, #16]
 8003fa0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003fa4:	f8d4 10b8 	ldr.w	r1, [r4, #184]	@ 0xb8
 8003fa8:	430b      	orrs	r3, r1
 8003faa:	6113      	str	r3, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 8003fb2:	d006      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003fb4:	4a3f      	ldr	r2, [pc, #252]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003fb6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003fb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fbc:	6ee1      	ldr	r1, [r4, #108]	@ 0x6c
 8003fbe:	430b      	orrs	r3, r1
 8003fc0:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003fc2:	6823      	ldr	r3, [r4, #0]
 8003fc4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8003fc8:	d009      	beq.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x9de>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003fca:	4b3a      	ldr	r3, [pc, #232]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003fcc:	691a      	ldr	r2, [r3, #16]
 8003fce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fd2:	611a      	str	r2, [r3, #16]
 8003fd4:	691a      	ldr	r2, [r3, #16]
 8003fd6:	f8d4 10bc 	ldr.w	r1, [r4, #188]	@ 0xbc
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	611a      	str	r2, [r3, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003fde:	6823      	ldr	r3, [r4, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	da06      	bge.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x9f2>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003fe4:	4a33      	ldr	r2, [pc, #204]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003fe6:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 8003fe8:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8003fec:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8003fee:	430b      	orrs	r3, r1
 8003ff0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003ff2:	6823      	ldr	r3, [r4, #0]
 8003ff4:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8003ff8:	d007      	beq.n	800400a <HAL_RCCEx_PeriphCLKConfig+0xa0a>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003ffa:	4a2e      	ldr	r2, [pc, #184]	@ (80040b4 <HAL_RCCEx_PeriphCLKConfig+0xab4>)
 8003ffc:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003ffe:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8004002:	f8d4 108c 	ldr.w	r1, [r4, #140]	@ 0x8c
 8004006:	430b      	orrs	r3, r1
 8004008:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800400a:	6863      	ldr	r3, [r4, #4]
 800400c:	f013 0f01 	tst.w	r3, #1
 8004010:	d119      	bne.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xa46>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004012:	6863      	ldr	r3, [r4, #4]
 8004014:	f013 0f02 	tst.w	r3, #2
 8004018:	d11e      	bne.n	8004058 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800401a:	6863      	ldr	r3, [r4, #4]
 800401c:	f013 0f04 	tst.w	r3, #4
 8004020:	d123      	bne.n	800406a <HAL_RCCEx_PeriphCLKConfig+0xa6a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004022:	6863      	ldr	r3, [r4, #4]
 8004024:	f013 0f08 	tst.w	r3, #8
 8004028:	d128      	bne.n	800407c <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800402a:	6863      	ldr	r3, [r4, #4]
 800402c:	f013 0f10 	tst.w	r3, #16
 8004030:	d12d      	bne.n	800408e <HAL_RCCEx_PeriphCLKConfig+0xa8e>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004032:	6863      	ldr	r3, [r4, #4]
 8004034:	f013 0f20 	tst.w	r3, #32
 8004038:	d132      	bne.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
  if (status == HAL_OK)
 800403a:	b106      	cbz	r6, 800403e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
  return HAL_ERROR;
 800403c:	2601      	movs	r6, #1
}
 800403e:	4630      	mov	r0, r6
 8004040:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      status = ret;
 8004042:	462e      	mov	r6, r5
 8004044:	e79b      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x97e>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004046:	2100      	movs	r1, #0
 8004048:	f104 0008 	add.w	r0, r4, #8
 800404c:	f7ff f9d0 	bl	80033f0 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8004050:	2800      	cmp	r0, #0
 8004052:	d0de      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xa12>
      status = ret;
 8004054:	4606      	mov	r6, r0
 8004056:	e7dc      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0xa12>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004058:	2101      	movs	r1, #1
 800405a:	f104 0008 	add.w	r0, r4, #8
 800405e:	f7ff f9c7 	bl	80033f0 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8004062:	2800      	cmp	r0, #0
 8004064:	d0d9      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0xa1a>
      status = ret;
 8004066:	4606      	mov	r6, r0
 8004068:	e7d7      	b.n	800401a <HAL_RCCEx_PeriphCLKConfig+0xa1a>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800406a:	2102      	movs	r1, #2
 800406c:	f104 0008 	add.w	r0, r4, #8
 8004070:	f7ff f9be 	bl	80033f0 <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 8004074:	2800      	cmp	r0, #0
 8004076:	d0d4      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0xa22>
      status = ret;
 8004078:	4606      	mov	r6, r0
 800407a:	e7d2      	b.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0xa22>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800407c:	2100      	movs	r1, #0
 800407e:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004082:	f7ff fa39 	bl	80034f8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8004086:	2800      	cmp	r0, #0
 8004088:	d0cf      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0xa2a>
      status = ret;
 800408a:	4606      	mov	r6, r0
 800408c:	e7cd      	b.n	800402a <HAL_RCCEx_PeriphCLKConfig+0xa2a>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800408e:	2101      	movs	r1, #1
 8004090:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8004094:	f7ff fa30 	bl	80034f8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8004098:	2800      	cmp	r0, #0
 800409a:	d0ca      	beq.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0xa32>
      status = ret;
 800409c:	4606      	mov	r6, r0
 800409e:	e7c8      	b.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0xa32>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040a0:	2102      	movs	r1, #2
 80040a2:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 80040a6:	f7ff fa27 	bl	80034f8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 80040aa:	2800      	cmp	r0, #0
 80040ac:	d0c5      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
  return HAL_ERROR;
 80040ae:	2601      	movs	r6, #1
 80040b0:	e7c5      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0xa3e>
 80040b2:	bf00      	nop
 80040b4:	58024400 	.word	0x58024400

080040b8 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 80040b8:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80040ba:	f7ff f953 	bl	8003364 <HAL_RCC_GetHCLKFreq>
 80040be:	4b05      	ldr	r3, [pc, #20]	@ (80040d4 <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80040c6:	4a04      	ldr	r2, [pc, #16]	@ (80040d8 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 80040c8:	5cd3      	ldrb	r3, [r2, r3]
 80040ca:	f003 031f 	and.w	r3, r3, #31
}
 80040ce:	40d8      	lsrs	r0, r3
 80040d0:	bd08      	pop	{r3, pc}
 80040d2:	bf00      	nop
 80040d4:	58024400 	.word	0x58024400
 80040d8:	08008e18 	.word	0x08008e18

080040dc <HAL_RCCEx_GetPLL2ClockFreq>:
{
 80040dc:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80040de:	4b79      	ldr	r3, [pc, #484]	@ (80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80040e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80040e2:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80040e4:	f3c4 3c05 	ubfx	ip, r4, #12, #6
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80040e8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80040ea:	f3c1 1100 	ubfx	r1, r1, #4, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80040ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040f0:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80040f4:	fb01 f303 	mul.w	r3, r1, r3
  if (pll2m != 0U)
 80040f8:	f414 3f7c 	tst.w	r4, #258048	@ 0x3f000
 80040fc:	f000 80dd 	beq.w	80042ba <HAL_RCCEx_GetPLL2ClockFreq+0x1de>
 8004100:	f002 0203 	and.w	r2, r2, #3
 8004104:	ee07 3a90 	vmov	s15, r3
 8004108:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 800410c:	2a01      	cmp	r2, #1
 800410e:	d04b      	beq.n	80041a8 <HAL_RCCEx_GetPLL2ClockFreq+0xcc>
 8004110:	2a02      	cmp	r2, #2
 8004112:	f000 8098 	beq.w	8004246 <HAL_RCCEx_GetPLL2ClockFreq+0x16a>
 8004116:	2a00      	cmp	r2, #0
 8004118:	f040 80b2 	bne.w	8004280 <HAL_RCCEx_GetPLL2ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800411c:	4b69      	ldr	r3, [pc, #420]	@ (80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f013 0f20 	tst.w	r3, #32
 8004124:	d023      	beq.n	800416e <HAL_RCCEx_GetPLL2ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004126:	4967      	ldr	r1, [pc, #412]	@ (80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004128:	680a      	ldr	r2, [r1, #0]
 800412a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800412e:	4b66      	ldr	r3, [pc, #408]	@ (80042c8 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>)
 8004130:	40d3      	lsrs	r3, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004132:	ee07 3a10 	vmov	s14, r3
 8004136:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800413a:	ee07 ca10 	vmov	s14, ip
 800413e:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8004142:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8004146:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 8004148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800414c:	ee06 3a90 	vmov	s13, r3
 8004150:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004154:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 80042cc <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8004158:	ee67 7a86 	vmul.f32	s15, s15, s12
 800415c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004160:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004164:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004168:	ee27 7a27 	vmul.f32	s14, s14, s15
 800416c:	e038      	b.n	80041e0 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800416e:	ee07 ca10 	vmov	s14, ip
 8004172:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004176:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 80042d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1f4>
 800417a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800417e:	4b51      	ldr	r3, [pc, #324]	@ (80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004180:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004186:	ee06 3a90 	vmov	s13, r3
 800418a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800418e:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 80042cc <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 8004192:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800419a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800419e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041a6:	e01b      	b.n	80041e0 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80041a8:	ee07 ca10 	vmov	s14, ip
 80041ac:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80041b0:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 80041b4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80041b8:	4b42      	ldr	r3, [pc, #264]	@ (80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80041ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041c0:	ee06 3a90 	vmov	s13, r3
 80041c4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80041c8:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80042cc <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80041cc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80041d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041dc:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80041e0:	4a38      	ldr	r2, [pc, #224]	@ (80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 80041e2:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80041e4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80041e8:	ee07 3a90 	vmov	s15, r3
 80041ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041f8:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80041fc:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004200:	ed80 6a00 	vstr	s12, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004204:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8004206:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800420a:	ee07 3a90 	vmov	s15, r3
 800420e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004216:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800421a:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800421e:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004222:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8004224:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004228:	ee07 3a90 	vmov	s15, r3
 800422c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004230:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004234:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004238:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800423c:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8004240:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004244:	4770      	bx	lr
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004246:	ee07 ca10 	vmov	s14, ip
 800424a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800424e:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80042d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1fc>
 8004252:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004256:	4b1b      	ldr	r3, [pc, #108]	@ (80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800425a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800425e:	ee06 3a90 	vmov	s13, r3
 8004262:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004266:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 80042cc <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 800426a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800426e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004272:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004276:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800427a:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800427e:	e7af      	b.n	80041e0 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004280:	ee07 ca10 	vmov	s14, ip
 8004284:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004288:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 80042d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1f8>
 800428c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004290:	4b0c      	ldr	r3, [pc, #48]	@ (80042c4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e8>)
 8004292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004294:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004298:	ee06 3a90 	vmov	s13, r3
 800429c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80042a0:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 80042cc <HAL_RCCEx_GetPLL2ClockFreq+0x1f0>
 80042a4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80042a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042b4:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80042b8:	e792      	b.n	80041e0 <HAL_RCCEx_GetPLL2ClockFreq+0x104>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80042ba:	2300      	movs	r3, #0
 80042bc:	6003      	str	r3, [r0, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80042be:	6043      	str	r3, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80042c0:	6083      	str	r3, [r0, #8]
}
 80042c2:	e7bd      	b.n	8004240 <HAL_RCCEx_GetPLL2ClockFreq+0x164>
 80042c4:	58024400 	.word	0x58024400
 80042c8:	03d09000 	.word	0x03d09000
 80042cc:	39000000 	.word	0x39000000
 80042d0:	4c742400 	.word	0x4c742400
 80042d4:	4a742400 	.word	0x4a742400
 80042d8:	4bbebc20 	.word	0x4bbebc20

080042dc <HAL_RCCEx_GetPLL3ClockFreq>:
{
 80042dc:	b410      	push	{r4}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80042de:	4b79      	ldr	r3, [pc, #484]	@ (80044c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80042e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80042e2:	6a9c      	ldr	r4, [r3, #40]	@ 0x28
 80042e4:	f3c4 5c05 	ubfx	ip, r4, #20, #6
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80042e8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80042ea:	f3c1 2100 	ubfx	r1, r1, #8, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80042ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f0:	f3c3 03cc 	ubfx	r3, r3, #3, #13
 80042f4:	fb01 f303 	mul.w	r3, r1, r3
  if (pll3m != 0U)
 80042f8:	f014 7f7c 	tst.w	r4, #66060288	@ 0x3f00000
 80042fc:	f000 80dd 	beq.w	80044ba <HAL_RCCEx_GetPLL3ClockFreq+0x1de>
 8004300:	f002 0203 	and.w	r2, r2, #3
 8004304:	ee07 3a90 	vmov	s15, r3
 8004308:	eef8 7a67 	vcvt.f32.u32	s15, s15
    switch (pllsource)
 800430c:	2a01      	cmp	r2, #1
 800430e:	d04b      	beq.n	80043a8 <HAL_RCCEx_GetPLL3ClockFreq+0xcc>
 8004310:	2a02      	cmp	r2, #2
 8004312:	f000 8098 	beq.w	8004446 <HAL_RCCEx_GetPLL3ClockFreq+0x16a>
 8004316:	2a00      	cmp	r2, #0
 8004318:	f040 80b2 	bne.w	8004480 <HAL_RCCEx_GetPLL3ClockFreq+0x1a4>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800431c:	4b69      	ldr	r3, [pc, #420]	@ (80044c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f013 0f20 	tst.w	r3, #32
 8004324:	d023      	beq.n	800436e <HAL_RCCEx_GetPLL3ClockFreq+0x92>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004326:	4967      	ldr	r1, [pc, #412]	@ (80044c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004328:	680a      	ldr	r2, [r1, #0]
 800432a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800432e:	4b66      	ldr	r3, [pc, #408]	@ (80044c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>)
 8004330:	40d3      	lsrs	r3, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004332:	ee07 3a10 	vmov	s14, r3
 8004336:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800433a:	ee07 ca10 	vmov	s14, ip
 800433e:	eeb8 6a47 	vcvt.f32.u32	s12, s14
 8004342:	ee86 7a86 	vdiv.f32	s14, s13, s12
 8004346:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004348:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800434c:	ee06 3a90 	vmov	s13, r3
 8004350:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004354:	ed9f 6a5d 	vldr	s12, [pc, #372]	@ 80044cc <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8004358:	ee67 7a86 	vmul.f32	s15, s15, s12
 800435c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004360:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004364:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004368:	ee27 7a27 	vmul.f32	s14, s14, s15
 800436c:	e038      	b.n	80043e0 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800436e:	ee07 ca10 	vmov	s14, ip
 8004372:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004376:	ed9f 6a56 	vldr	s12, [pc, #344]	@ 80044d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1f4>
 800437a:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800437e:	4b51      	ldr	r3, [pc, #324]	@ (80044c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004386:	ee06 3a90 	vmov	s13, r3
 800438a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800438e:	ed9f 6a4f 	vldr	s12, [pc, #316]	@ 80044cc <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 8004392:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800439a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800439e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80043a6:	e01b      	b.n	80043e0 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80043a8:	ee07 ca10 	vmov	s14, ip
 80043ac:	eef8 6a47 	vcvt.f32.u32	s13, s14
 80043b0:	ed9f 6a48 	vldr	s12, [pc, #288]	@ 80044d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 80043b4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80043b8:	4b42      	ldr	r3, [pc, #264]	@ (80044c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80043ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043c0:	ee06 3a90 	vmov	s13, r3
 80043c4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80043c8:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 80044cc <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80043cc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80043d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80043d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043dc:	ee27 7a27 	vmul.f32	s14, s14, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80043e0:	4a38      	ldr	r2, [pc, #224]	@ (80044c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 80043e2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80043e4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80043e8:	ee07 3a90 	vmov	s15, r3
 80043ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80043f4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80043f8:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80043fc:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 8004400:	ed80 6a00 	vstr	s12, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004404:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004406:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800440a:	ee07 3a90 	vmov	s15, r3
 800440e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004416:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800441a:	eebc 6ac6 	vcvt.u32.f32	s12, s12
 800441e:	ed80 6a01 	vstr	s12, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004422:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8004424:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004428:	ee07 3a90 	vmov	s15, r3
 800442c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004430:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004434:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004438:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800443c:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8004440:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004444:	4770      	bx	lr
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004446:	ee07 ca10 	vmov	s14, ip
 800444a:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800444e:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80044d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1fc>
 8004452:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004456:	4b1b      	ldr	r3, [pc, #108]	@ (80044c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800445e:	ee06 3a90 	vmov	s13, r3
 8004462:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004466:	ed9f 6a19 	vldr	s12, [pc, #100]	@ 80044cc <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 800446a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800446e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004472:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004476:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800447a:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 800447e:	e7af      	b.n	80043e0 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004480:	ee07 ca10 	vmov	s14, ip
 8004484:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8004488:	ed9f 6a12 	vldr	s12, [pc, #72]	@ 80044d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1f8>
 800448c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8004490:	4b0c      	ldr	r3, [pc, #48]	@ (80044c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e8>)
 8004492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004494:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004498:	ee06 3a90 	vmov	s13, r3
 800449c:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80044a0:	ed9f 6a0a 	vldr	s12, [pc, #40]	@ 80044cc <HAL_RCCEx_GetPLL3ClockFreq+0x1f0>
 80044a4:	ee67 7a86 	vmul.f32	s15, s15, s12
 80044a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044b4:	ee27 7a27 	vmul.f32	s14, s14, s15
        break;
 80044b8:	e792      	b.n	80043e0 <HAL_RCCEx_GetPLL3ClockFreq+0x104>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80044ba:	2300      	movs	r3, #0
 80044bc:	6003      	str	r3, [r0, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80044be:	6043      	str	r3, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80044c0:	6083      	str	r3, [r0, #8]
}
 80044c2:	e7bd      	b.n	8004440 <HAL_RCCEx_GetPLL3ClockFreq+0x164>
 80044c4:	58024400 	.word	0x58024400
 80044c8:	03d09000 	.word	0x03d09000
 80044cc:	39000000 	.word	0x39000000
 80044d0:	4c742400 	.word	0x4c742400
 80044d4:	4a742400 	.word	0x4a742400
 80044d8:	4bbebc20 	.word	0x4bbebc20

080044dc <HAL_RCCEx_WWDGxSysResetConfig>:
  SET_BIT(RCC->GCR, RCC_WWDGx) ;
 80044dc:	4a03      	ldr	r2, [pc, #12]	@ (80044ec <HAL_RCCEx_WWDGxSysResetConfig+0x10>)
 80044de:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 80044e2:	4303      	orrs	r3, r0
 80044e4:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 80044e8:	4770      	bx	lr
 80044ea:	bf00      	nop
 80044ec:	58024400 	.word	0x58024400

080044f0 <SPI_GetPacketSize>:
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80044f0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80044f2:	095b      	lsrs	r3, r3, #5
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80044f4:	68c0      	ldr	r0, [r0, #12]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80044f6:	3008      	adds	r0, #8
 80044f8:	08c0      	lsrs	r0, r0, #3

  return data_size * fifo_threashold;
}
 80044fa:	fb03 0000 	mla	r0, r3, r0, r0
 80044fe:	4770      	bx	lr

08004500 <HAL_SPI_Init>:
  if (hspi == NULL)
 8004500:	2800      	cmp	r0, #0
 8004502:	f000 80b7 	beq.w	8004674 <HAL_SPI_Init+0x174>
{
 8004506:	b570      	push	{r4, r5, r6, lr}
 8004508:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800450a:	2300      	movs	r3, #0
 800450c:	6283      	str	r3, [r0, #40]	@ 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800450e:	6805      	ldr	r5, [r0, #0]
 8004510:	4b5c      	ldr	r3, [pc, #368]	@ (8004684 <HAL_SPI_Init+0x184>)
 8004512:	4e5d      	ldr	r6, [pc, #372]	@ (8004688 <HAL_SPI_Init+0x188>)
 8004514:	429d      	cmp	r5, r3
 8004516:	bf18      	it	ne
 8004518:	42b5      	cmpne	r5, r6
 800451a:	bf14      	ite	ne
 800451c:	2601      	movne	r6, #1
 800451e:	2600      	moveq	r6, #0
 8004520:	d007      	beq.n	8004532 <HAL_SPI_Init+0x32>
 8004522:	f5a3 4374 	sub.w	r3, r3, #62464	@ 0xf400
 8004526:	429d      	cmp	r5, r3
 8004528:	d003      	beq.n	8004532 <HAL_SPI_Init+0x32>
 800452a:	68c3      	ldr	r3, [r0, #12]
 800452c:	2b0f      	cmp	r3, #15
 800452e:	f200 80a3 	bhi.w	8004678 <HAL_SPI_Init+0x178>
  packet_length = SPI_GetPacketSize(hspi);
 8004532:	4620      	mov	r0, r4
 8004534:	f7ff ffdc 	bl	80044f0 <SPI_GetPacketSize>
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004538:	b12e      	cbz	r6, 8004546 <HAL_SPI_Init+0x46>
 800453a:	4b54      	ldr	r3, [pc, #336]	@ (800468c <HAL_SPI_Init+0x18c>)
 800453c:	429d      	cmp	r5, r3
 800453e:	d002      	beq.n	8004546 <HAL_SPI_Init+0x46>
 8004540:	2808      	cmp	r0, #8
 8004542:	f200 809b 	bhi.w	800467c <HAL_SPI_Init+0x17c>
 8004546:	4a4f      	ldr	r2, [pc, #316]	@ (8004684 <HAL_SPI_Init+0x184>)
 8004548:	4b4f      	ldr	r3, [pc, #316]	@ (8004688 <HAL_SPI_Init+0x188>)
 800454a:	429d      	cmp	r5, r3
 800454c:	bf18      	it	ne
 800454e:	4295      	cmpne	r5, r2
 8004550:	d003      	beq.n	800455a <HAL_SPI_Init+0x5a>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004552:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004556:	429d      	cmp	r5, r3
 8004558:	d102      	bne.n	8004560 <HAL_SPI_Init+0x60>
 800455a:	2810      	cmp	r0, #16
 800455c:	f200 8090 	bhi.w	8004680 <HAL_SPI_Init+0x180>
  if (hspi->State == HAL_SPI_STATE_RESET)
 8004560:	f894 3081 	ldrb.w	r3, [r4, #129]	@ 0x81
 8004564:	b1f3      	cbz	r3, 80045a4 <HAL_SPI_Init+0xa4>
  hspi->State = HAL_SPI_STATE_BUSY;
 8004566:	2302      	movs	r3, #2
 8004568:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
  __HAL_SPI_DISABLE(hspi);
 800456c:	6822      	ldr	r2, [r4, #0]
 800456e:	6813      	ldr	r3, [r2, #0]
 8004570:	f023 0301 	bic.w	r3, r3, #1
 8004574:	6013      	str	r3, [r2, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8004576:	6823      	ldr	r3, [r4, #0]
 8004578:	689a      	ldr	r2, [r3, #8]
 800457a:	f402 12f8 	and.w	r2, r2, #2031616	@ 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800457e:	69a1      	ldr	r1, [r4, #24]
 8004580:	f1b1 6f80 	cmp.w	r1, #67108864	@ 0x4000000
 8004584:	d014      	beq.n	80045b0 <HAL_SPI_Init+0xb0>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8004586:	6863      	ldr	r3, [r4, #4]
 8004588:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800458c:	d023      	beq.n	80045d6 <HAL_SPI_Init+0xd6>
 800458e:	68e3      	ldr	r3, [r4, #12]
 8004590:	2b06      	cmp	r3, #6
 8004592:	d920      	bls.n	80045d6 <HAL_SPI_Init+0xd6>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8004594:	6821      	ldr	r1, [r4, #0]
 8004596:	680b      	ldr	r3, [r1, #0]
 8004598:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800459c:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 800459e:	4303      	orrs	r3, r0
 80045a0:	600b      	str	r3, [r1, #0]
 80045a2:	e01d      	b.n	80045e0 <HAL_SPI_Init+0xe0>
    hspi->Lock = HAL_UNLOCKED;
 80045a4:	f884 3080 	strb.w	r3, [r4, #128]	@ 0x80
    HAL_SPI_MspInit(hspi);
 80045a8:	4620      	mov	r0, r4
 80045aa:	f7fd f82f 	bl	800160c <HAL_SPI_MspInit>
 80045ae:	e7da      	b.n	8004566 <HAL_SPI_Init+0x66>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80045b0:	6861      	ldr	r1, [r4, #4]
 80045b2:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
 80045b6:	d006      	beq.n	80045c6 <HAL_SPI_Init+0xc6>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80045b8:	2900      	cmp	r1, #0
 80045ba:	d1e4      	bne.n	8004586 <HAL_SPI_Init+0x86>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80045bc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80045be:	f1b1 5f80 	cmp.w	r1, #268435456	@ 0x10000000
 80045c2:	d1e0      	bne.n	8004586 <HAL_SPI_Init+0x86>
 80045c4:	e002      	b.n	80045cc <HAL_SPI_Init+0xcc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80045c6:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80045c8:	2800      	cmp	r0, #0
 80045ca:	d1f5      	bne.n	80045b8 <HAL_SPI_Init+0xb8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80045cc:	6819      	ldr	r1, [r3, #0]
 80045ce:	f441 5180 	orr.w	r1, r1, #4096	@ 0x1000
 80045d2:	6019      	str	r1, [r3, #0]
 80045d4:	e7d7      	b.n	8004586 <HAL_SPI_Init+0x86>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80045d6:	6821      	ldr	r1, [r4, #0]
 80045d8:	680b      	ldr	r3, [r1, #0]
 80045da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045de:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80045e0:	69e3      	ldr	r3, [r4, #28]
 80045e2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80045e4:	430b      	orrs	r3, r1
 80045e6:	4313      	orrs	r3, r2
 80045e8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80045ea:	4313      	orrs	r3, r2
 80045ec:	68e1      	ldr	r1, [r4, #12]
 80045ee:	6822      	ldr	r2, [r4, #0]
 80045f0:	430b      	orrs	r3, r1
 80045f2:	6093      	str	r3, [r2, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80045f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80045f6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80045f8:	4313      	orrs	r3, r2
 80045fa:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80045fc:	4313      	orrs	r3, r2
 80045fe:	69a2      	ldr	r2, [r4, #24]
 8004600:	4313      	orrs	r3, r2
 8004602:	6922      	ldr	r2, [r4, #16]
 8004604:	4313      	orrs	r3, r2
 8004606:	6962      	ldr	r2, [r4, #20]
 8004608:	4313      	orrs	r3, r2
 800460a:	6a22      	ldr	r2, [r4, #32]
 800460c:	4313      	orrs	r3, r2
 800460e:	6862      	ldr	r2, [r4, #4]
 8004610:	4313      	orrs	r3, r2
 8004612:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
 8004614:	4313      	orrs	r3, r2
 8004616:	68a2      	ldr	r2, [r4, #8]
 8004618:	4313      	orrs	r3, r2
 800461a:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800461c:	4313      	orrs	r3, r2
 800461e:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 8004620:	6822      	ldr	r2, [r4, #0]
 8004622:	430b      	orrs	r3, r1
 8004624:	60d3      	str	r3, [r2, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8004626:	6863      	ldr	r3, [r4, #4]
 8004628:	b96b      	cbnz	r3, 8004646 <HAL_SPI_Init+0x146>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800462a:	6822      	ldr	r2, [r4, #0]
 800462c:	6893      	ldr	r3, [r2, #8]
 800462e:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 8004632:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004636:	6093      	str	r3, [r2, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8004638:	6822      	ldr	r2, [r4, #0]
 800463a:	6893      	ldr	r3, [r2, #8]
 800463c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004640:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004644:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004646:	6822      	ldr	r2, [r4, #0]
 8004648:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800464a:	f023 0301 	bic.w	r3, r3, #1
 800464e:	6513      	str	r3, [r2, #80]	@ 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8004650:	6863      	ldr	r3, [r4, #4]
 8004652:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8004656:	d006      	beq.n	8004666 <HAL_SPI_Init+0x166>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8004658:	6822      	ldr	r2, [r4, #0]
 800465a:	68d3      	ldr	r3, [r2, #12]
 800465c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004660:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 8004662:	430b      	orrs	r3, r1
 8004664:	60d3      	str	r3, [r2, #12]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004666:	2000      	movs	r0, #0
 8004668:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800466c:	2301      	movs	r3, #1
 800466e:	f884 3081 	strb.w	r3, [r4, #129]	@ 0x81
}
 8004672:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8004674:	2001      	movs	r0, #1
}
 8004676:	4770      	bx	lr
    return HAL_ERROR;
 8004678:	2001      	movs	r0, #1
 800467a:	e7fa      	b.n	8004672 <HAL_SPI_Init+0x172>
    return HAL_ERROR;
 800467c:	2001      	movs	r0, #1
 800467e:	e7f8      	b.n	8004672 <HAL_SPI_Init+0x172>
 8004680:	2001      	movs	r0, #1
 8004682:	e7f6      	b.n	8004672 <HAL_SPI_Init+0x172>
 8004684:	40013000 	.word	0x40013000
 8004688:	40003800 	.word	0x40003800
 800468c:	40003c00 	.word	0x40003c00

08004690 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004690:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004692:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004694:	6a03      	ldr	r3, [r0, #32]
 8004696:	f023 0301 	bic.w	r3, r3, #1
 800469a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800469c:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800469e:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046a0:	4b1e      	ldr	r3, [pc, #120]	@ (800471c <TIM_OC1_SetConfig+0x8c>)
 80046a2:	4023      	ands	r3, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046a4:	680d      	ldr	r5, [r1, #0]
 80046a6:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80046a8:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046ac:	688b      	ldr	r3, [r1, #8]
 80046ae:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004720 <TIM_OC1_SetConfig+0x90>)
 80046b2:	4c1c      	ldr	r4, [pc, #112]	@ (8004724 <TIM_OC1_SetConfig+0x94>)
 80046b4:	42a0      	cmp	r0, r4
 80046b6:	bf18      	it	ne
 80046b8:	4290      	cmpne	r0, r2
 80046ba:	bf0c      	ite	eq
 80046bc:	2201      	moveq	r2, #1
 80046be:	2200      	movne	r2, #0
 80046c0:	d00c      	beq.n	80046dc <TIM_OC1_SetConfig+0x4c>
 80046c2:	f504 4480 	add.w	r4, r4, #16384	@ 0x4000
 80046c6:	42a0      	cmp	r0, r4
 80046c8:	bf14      	ite	ne
 80046ca:	2400      	movne	r4, #0
 80046cc:	2401      	moveq	r4, #1
 80046ce:	4f16      	ldr	r7, [pc, #88]	@ (8004728 <TIM_OC1_SetConfig+0x98>)
 80046d0:	42b8      	cmp	r0, r7
 80046d2:	d003      	beq.n	80046dc <TIM_OC1_SetConfig+0x4c>
 80046d4:	b914      	cbnz	r4, 80046dc <TIM_OC1_SetConfig+0x4c>
 80046d6:	4c15      	ldr	r4, [pc, #84]	@ (800472c <TIM_OC1_SetConfig+0x9c>)
 80046d8:	42a0      	cmp	r0, r4
 80046da:	d105      	bne.n	80046e8 <TIM_OC1_SetConfig+0x58>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80046dc:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80046e0:	68cc      	ldr	r4, [r1, #12]
 80046e2:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80046e4:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046e8:	b95a      	cbnz	r2, 8004702 <TIM_OC1_SetConfig+0x72>
 80046ea:	4a11      	ldr	r2, [pc, #68]	@ (8004730 <TIM_OC1_SetConfig+0xa0>)
 80046ec:	4290      	cmp	r0, r2
 80046ee:	bf14      	ite	ne
 80046f0:	2200      	movne	r2, #0
 80046f2:	2201      	moveq	r2, #1
 80046f4:	4c0c      	ldr	r4, [pc, #48]	@ (8004728 <TIM_OC1_SetConfig+0x98>)
 80046f6:	42a0      	cmp	r0, r4
 80046f8:	d003      	beq.n	8004702 <TIM_OC1_SetConfig+0x72>
 80046fa:	b912      	cbnz	r2, 8004702 <TIM_OC1_SetConfig+0x72>
 80046fc:	4a0b      	ldr	r2, [pc, #44]	@ (800472c <TIM_OC1_SetConfig+0x9c>)
 80046fe:	4290      	cmp	r0, r2
 8004700:	d105      	bne.n	800470e <TIM_OC1_SetConfig+0x7e>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004702:	f426 7640 	bic.w	r6, r6, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004706:	694a      	ldr	r2, [r1, #20]
 8004708:	4332      	orrs	r2, r6
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800470a:	698e      	ldr	r6, [r1, #24]
 800470c:	4316      	orrs	r6, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800470e:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004710:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004712:	684a      	ldr	r2, [r1, #4]
 8004714:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004716:	6203      	str	r3, [r0, #32]
}
 8004718:	bcf0      	pop	{r4, r5, r6, r7}
 800471a:	4770      	bx	lr
 800471c:	fffeff8c 	.word	0xfffeff8c
 8004720:	40010000 	.word	0x40010000
 8004724:	40010400 	.word	0x40010400
 8004728:	40014000 	.word	0x40014000
 800472c:	40014800 	.word	0x40014800
 8004730:	40014400 	.word	0x40014400

08004734 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004734:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004736:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004738:	6a02      	ldr	r2, [r0, #32]
 800473a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800473e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004740:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004742:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004744:	4a1a      	ldr	r2, [pc, #104]	@ (80047b0 <TIM_OC3_SetConfig+0x7c>)
 8004746:	4022      	ands	r2, r4
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004748:	680e      	ldr	r6, [r1, #0]
 800474a:	4316      	orrs	r6, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800474c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004750:	688a      	ldr	r2, [r1, #8]
 8004752:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004756:	4a17      	ldr	r2, [pc, #92]	@ (80047b4 <TIM_OC3_SetConfig+0x80>)
 8004758:	4c17      	ldr	r4, [pc, #92]	@ (80047b8 <TIM_OC3_SetConfig+0x84>)
 800475a:	42a0      	cmp	r0, r4
 800475c:	bf18      	it	ne
 800475e:	4290      	cmpne	r0, r2
 8004760:	bf0c      	ite	eq
 8004762:	2201      	moveq	r2, #1
 8004764:	2200      	movne	r2, #0
 8004766:	d106      	bne.n	8004776 <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004768:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800476c:	68cc      	ldr	r4, [r1, #12]
 800476e:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004772:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004776:	b95a      	cbnz	r2, 8004790 <TIM_OC3_SetConfig+0x5c>
 8004778:	4a10      	ldr	r2, [pc, #64]	@ (80047bc <TIM_OC3_SetConfig+0x88>)
 800477a:	4290      	cmp	r0, r2
 800477c:	bf14      	ite	ne
 800477e:	2200      	movne	r2, #0
 8004780:	2201      	moveq	r2, #1
 8004782:	4c0f      	ldr	r4, [pc, #60]	@ (80047c0 <TIM_OC3_SetConfig+0x8c>)
 8004784:	42a0      	cmp	r0, r4
 8004786:	d003      	beq.n	8004790 <TIM_OC3_SetConfig+0x5c>
 8004788:	b912      	cbnz	r2, 8004790 <TIM_OC3_SetConfig+0x5c>
 800478a:	4a0e      	ldr	r2, [pc, #56]	@ (80047c4 <TIM_OC3_SetConfig+0x90>)
 800478c:	4290      	cmp	r0, r2
 800478e:	d107      	bne.n	80047a0 <TIM_OC3_SetConfig+0x6c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004790:	f425 5240 	bic.w	r2, r5, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004794:	694c      	ldr	r4, [r1, #20]
 8004796:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800479a:	698c      	ldr	r4, [r1, #24]
 800479c:	ea42 1504 	orr.w	r5, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047a0:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047a2:	61c6      	str	r6, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80047a4:	684a      	ldr	r2, [r1, #4]
 80047a6:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047a8:	6203      	str	r3, [r0, #32]
}
 80047aa:	bc70      	pop	{r4, r5, r6}
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	fffeff8c 	.word	0xfffeff8c
 80047b4:	40010000 	.word	0x40010000
 80047b8:	40010400 	.word	0x40010400
 80047bc:	40014400 	.word	0x40014400
 80047c0:	40014000 	.word	0x40014000
 80047c4:	40014800 	.word	0x40014800

080047c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047c8:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ca:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80047cc:	6a02      	ldr	r2, [r0, #32]
 80047ce:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80047d2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047d4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047d6:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80047d8:	4a14      	ldr	r2, [pc, #80]	@ (800482c <TIM_OC4_SetConfig+0x64>)
 80047da:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047dc:	680d      	ldr	r5, [r1, #0]
 80047de:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80047e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80047e6:	688d      	ldr	r5, [r1, #8]
 80047e8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047ec:	4e10      	ldr	r6, [pc, #64]	@ (8004830 <TIM_OC4_SetConfig+0x68>)
 80047ee:	4d11      	ldr	r5, [pc, #68]	@ (8004834 <TIM_OC4_SetConfig+0x6c>)
 80047f0:	42a8      	cmp	r0, r5
 80047f2:	bf18      	it	ne
 80047f4:	42b0      	cmpne	r0, r6
 80047f6:	d00d      	beq.n	8004814 <TIM_OC4_SetConfig+0x4c>
 80047f8:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 80047fc:	42a8      	cmp	r0, r5
 80047fe:	bf14      	ite	ne
 8004800:	2500      	movne	r5, #0
 8004802:	2501      	moveq	r5, #1
 8004804:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 8004808:	42b0      	cmp	r0, r6
 800480a:	d003      	beq.n	8004814 <TIM_OC4_SetConfig+0x4c>
 800480c:	b915      	cbnz	r5, 8004814 <TIM_OC4_SetConfig+0x4c>
 800480e:	4d0a      	ldr	r5, [pc, #40]	@ (8004838 <TIM_OC4_SetConfig+0x70>)
 8004810:	42a8      	cmp	r0, r5
 8004812:	d104      	bne.n	800481e <TIM_OC4_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004814:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004818:	694d      	ldr	r5, [r1, #20]
 800481a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800481e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004820:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004822:	684a      	ldr	r2, [r1, #4]
 8004824:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004826:	6203      	str	r3, [r0, #32]
}
 8004828:	bc70      	pop	{r4, r5, r6}
 800482a:	4770      	bx	lr
 800482c:	feff8cff 	.word	0xfeff8cff
 8004830:	40010000 	.word	0x40010000
 8004834:	40010400 	.word	0x40010400
 8004838:	40014800 	.word	0x40014800

0800483c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800483c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800483e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004840:	6a02      	ldr	r2, [r0, #32]
 8004842:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004846:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004848:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800484a:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800484c:	4e14      	ldr	r6, [pc, #80]	@ (80048a0 <TIM_OC5_SetConfig+0x64>)
 800484e:	402e      	ands	r6, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004850:	680d      	ldr	r5, [r1, #0]
 8004852:	432e      	orrs	r6, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004854:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004858:	688c      	ldr	r4, [r1, #8]
 800485a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800485e:	4d11      	ldr	r5, [pc, #68]	@ (80048a4 <TIM_OC5_SetConfig+0x68>)
 8004860:	4c11      	ldr	r4, [pc, #68]	@ (80048a8 <TIM_OC5_SetConfig+0x6c>)
 8004862:	42a0      	cmp	r0, r4
 8004864:	bf18      	it	ne
 8004866:	42a8      	cmpne	r0, r5
 8004868:	d00d      	beq.n	8004886 <TIM_OC5_SetConfig+0x4a>
 800486a:	f504 4480 	add.w	r4, r4, #16384	@ 0x4000
 800486e:	42a0      	cmp	r0, r4
 8004870:	bf14      	ite	ne
 8004872:	2400      	movne	r4, #0
 8004874:	2401      	moveq	r4, #1
 8004876:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 800487a:	42a8      	cmp	r0, r5
 800487c:	d003      	beq.n	8004886 <TIM_OC5_SetConfig+0x4a>
 800487e:	b914      	cbnz	r4, 8004886 <TIM_OC5_SetConfig+0x4a>
 8004880:	4c0a      	ldr	r4, [pc, #40]	@ (80048ac <TIM_OC5_SetConfig+0x70>)
 8004882:	42a0      	cmp	r0, r4
 8004884:	d104      	bne.n	8004890 <TIM_OC5_SetConfig+0x54>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004886:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800488a:	694c      	ldr	r4, [r1, #20]
 800488c:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004890:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004892:	6546      	str	r6, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004894:	684a      	ldr	r2, [r1, #4]
 8004896:	6582      	str	r2, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004898:	6203      	str	r3, [r0, #32]
}
 800489a:	bc70      	pop	{r4, r5, r6}
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	fffeff8f 	.word	0xfffeff8f
 80048a4:	40010000 	.word	0x40010000
 80048a8:	40010400 	.word	0x40010400
 80048ac:	40014800 	.word	0x40014800

080048b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80048b0:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048b2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80048b4:	6a02      	ldr	r2, [r0, #32]
 80048b6:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 80048ba:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048bc:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80048be:	6d45      	ldr	r5, [r0, #84]	@ 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80048c0:	4a14      	ldr	r2, [pc, #80]	@ (8004914 <TIM_OC6_SetConfig+0x64>)
 80048c2:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048c4:	680d      	ldr	r5, [r1, #0]
 80048c6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80048ca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80048ce:	688d      	ldr	r5, [r1, #8]
 80048d0:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048d4:	4e10      	ldr	r6, [pc, #64]	@ (8004918 <TIM_OC6_SetConfig+0x68>)
 80048d6:	4d11      	ldr	r5, [pc, #68]	@ (800491c <TIM_OC6_SetConfig+0x6c>)
 80048d8:	42a8      	cmp	r0, r5
 80048da:	bf18      	it	ne
 80048dc:	42b0      	cmpne	r0, r6
 80048de:	d00d      	beq.n	80048fc <TIM_OC6_SetConfig+0x4c>
 80048e0:	f505 4580 	add.w	r5, r5, #16384	@ 0x4000
 80048e4:	42a8      	cmp	r0, r5
 80048e6:	bf14      	ite	ne
 80048e8:	2500      	movne	r5, #0
 80048ea:	2501      	moveq	r5, #1
 80048ec:	f506 4680 	add.w	r6, r6, #16384	@ 0x4000
 80048f0:	42b0      	cmp	r0, r6
 80048f2:	d003      	beq.n	80048fc <TIM_OC6_SetConfig+0x4c>
 80048f4:	b915      	cbnz	r5, 80048fc <TIM_OC6_SetConfig+0x4c>
 80048f6:	4d0a      	ldr	r5, [pc, #40]	@ (8004920 <TIM_OC6_SetConfig+0x70>)
 80048f8:	42a8      	cmp	r0, r5
 80048fa:	d104      	bne.n	8004906 <TIM_OC6_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80048fc:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004900:	694d      	ldr	r5, [r1, #20]
 8004902:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004906:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004908:	6542      	str	r2, [r0, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800490a:	684a      	ldr	r2, [r1, #4]
 800490c:	65c2      	str	r2, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800490e:	6203      	str	r3, [r0, #32]
}
 8004910:	bc70      	pop	{r4, r5, r6}
 8004912:	4770      	bx	lr
 8004914:	feff8fff 	.word	0xfeff8fff
 8004918:	40010000 	.word	0x40010000
 800491c:	40010400 	.word	0x40010400
 8004920:	40014800 	.word	0x40014800

08004924 <TIM_Base_SetConfig>:
{
 8004924:	b470      	push	{r4, r5, r6}
  tmpcr1 = TIMx->CR1;
 8004926:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004928:	4a39      	ldr	r2, [pc, #228]	@ (8004a10 <TIM_Base_SetConfig+0xec>)
 800492a:	4290      	cmp	r0, r2
 800492c:	bf14      	ite	ne
 800492e:	2200      	movne	r2, #0
 8004930:	2201      	moveq	r2, #1
 8004932:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8004936:	bf14      	ite	ne
 8004938:	4614      	movne	r4, r2
 800493a:	f042 0401 	orreq.w	r4, r2, #1
 800493e:	b9ac      	cbnz	r4, 800496c <TIM_Base_SetConfig+0x48>
 8004940:	4d34      	ldr	r5, [pc, #208]	@ (8004a14 <TIM_Base_SetConfig+0xf0>)
 8004942:	42a8      	cmp	r0, r5
 8004944:	bf14      	ite	ne
 8004946:	2500      	movne	r5, #0
 8004948:	2501      	moveq	r5, #1
 800494a:	4e33      	ldr	r6, [pc, #204]	@ (8004a18 <TIM_Base_SetConfig+0xf4>)
 800494c:	42b0      	cmp	r0, r6
 800494e:	d00d      	beq.n	800496c <TIM_Base_SetConfig+0x48>
 8004950:	b965      	cbnz	r5, 800496c <TIM_Base_SetConfig+0x48>
 8004952:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 8004956:	f505 3582 	add.w	r5, r5, #66560	@ 0x10400
 800495a:	42a8      	cmp	r0, r5
 800495c:	bf14      	ite	ne
 800495e:	2500      	movne	r5, #0
 8004960:	2501      	moveq	r5, #1
 8004962:	f506 6600 	add.w	r6, r6, #2048	@ 0x800
 8004966:	42b0      	cmp	r0, r6
 8004968:	d000      	beq.n	800496c <TIM_Base_SetConfig+0x48>
 800496a:	b11d      	cbz	r5, 8004974 <TIM_Base_SetConfig+0x50>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800496c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8004970:	684d      	ldr	r5, [r1, #4]
 8004972:	432b      	orrs	r3, r5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004974:	bb14      	cbnz	r4, 80049bc <TIM_Base_SetConfig+0x98>
 8004976:	4c27      	ldr	r4, [pc, #156]	@ (8004a14 <TIM_Base_SetConfig+0xf0>)
 8004978:	42a0      	cmp	r0, r4
 800497a:	bf14      	ite	ne
 800497c:	2400      	movne	r4, #0
 800497e:	2401      	moveq	r4, #1
 8004980:	4d25      	ldr	r5, [pc, #148]	@ (8004a18 <TIM_Base_SetConfig+0xf4>)
 8004982:	42a8      	cmp	r0, r5
 8004984:	d01a      	beq.n	80049bc <TIM_Base_SetConfig+0x98>
 8004986:	b9cc      	cbnz	r4, 80049bc <TIM_Base_SetConfig+0x98>
 8004988:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 800498c:	f504 3482 	add.w	r4, r4, #66560	@ 0x10400
 8004990:	42a0      	cmp	r0, r4
 8004992:	bf14      	ite	ne
 8004994:	2400      	movne	r4, #0
 8004996:	2401      	moveq	r4, #1
 8004998:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800499c:	42a8      	cmp	r0, r5
 800499e:	d00d      	beq.n	80049bc <TIM_Base_SetConfig+0x98>
 80049a0:	b964      	cbnz	r4, 80049bc <TIM_Base_SetConfig+0x98>
 80049a2:	4c1e      	ldr	r4, [pc, #120]	@ (8004a1c <TIM_Base_SetConfig+0xf8>)
 80049a4:	42a0      	cmp	r0, r4
 80049a6:	bf14      	ite	ne
 80049a8:	2400      	movne	r4, #0
 80049aa:	2401      	moveq	r4, #1
 80049ac:	f505 359a 	add.w	r5, r5, #78848	@ 0x13400
 80049b0:	42a8      	cmp	r0, r5
 80049b2:	d003      	beq.n	80049bc <TIM_Base_SetConfig+0x98>
 80049b4:	b914      	cbnz	r4, 80049bc <TIM_Base_SetConfig+0x98>
 80049b6:	4c1a      	ldr	r4, [pc, #104]	@ (8004a20 <TIM_Base_SetConfig+0xfc>)
 80049b8:	42a0      	cmp	r0, r4
 80049ba:	d103      	bne.n	80049c4 <TIM_Base_SetConfig+0xa0>
    tmpcr1 &= ~TIM_CR1_CKD;
 80049bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049c0:	68cc      	ldr	r4, [r1, #12]
 80049c2:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049c8:	694c      	ldr	r4, [r1, #20]
 80049ca:	4323      	orrs	r3, r4
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049cc:	688c      	ldr	r4, [r1, #8]
 80049ce:	62c4      	str	r4, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80049d0:	680c      	ldr	r4, [r1, #0]
 80049d2:	6284      	str	r4, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049d4:	4c13      	ldr	r4, [pc, #76]	@ (8004a24 <TIM_Base_SetConfig+0x100>)
 80049d6:	42a0      	cmp	r0, r4
 80049d8:	bf08      	it	eq
 80049da:	f042 0201 	orreq.w	r2, r2, #1
 80049de:	b962      	cbnz	r2, 80049fa <TIM_Base_SetConfig+0xd6>
 80049e0:	4a0e      	ldr	r2, [pc, #56]	@ (8004a1c <TIM_Base_SetConfig+0xf8>)
 80049e2:	4290      	cmp	r0, r2
 80049e4:	bf14      	ite	ne
 80049e6:	2200      	movne	r2, #0
 80049e8:	2201      	moveq	r2, #1
 80049ea:	f504 5470 	add.w	r4, r4, #15360	@ 0x3c00
 80049ee:	42a0      	cmp	r0, r4
 80049f0:	d003      	beq.n	80049fa <TIM_Base_SetConfig+0xd6>
 80049f2:	b912      	cbnz	r2, 80049fa <TIM_Base_SetConfig+0xd6>
 80049f4:	4a0a      	ldr	r2, [pc, #40]	@ (8004a20 <TIM_Base_SetConfig+0xfc>)
 80049f6:	4290      	cmp	r0, r2
 80049f8:	d101      	bne.n	80049fe <TIM_Base_SetConfig+0xda>
    TIMx->RCR = Structure->RepetitionCounter;
 80049fa:	690a      	ldr	r2, [r1, #16]
 80049fc:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80049fe:	6802      	ldr	r2, [r0, #0]
 8004a00:	f042 0204 	orr.w	r2, r2, #4
 8004a04:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 8004a06:	2201      	movs	r2, #1
 8004a08:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 8004a0a:	6003      	str	r3, [r0, #0]
}
 8004a0c:	bc70      	pop	{r4, r5, r6}
 8004a0e:	4770      	bx	lr
 8004a10:	40010000 	.word	0x40010000
 8004a14:	40000800 	.word	0x40000800
 8004a18:	40000400 	.word	0x40000400
 8004a1c:	40014400 	.word	0x40014400
 8004a20:	40014800 	.word	0x40014800
 8004a24:	40010400 	.word	0x40010400

08004a28 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8004a28:	b360      	cbz	r0, 8004a84 <HAL_TIM_PWM_Init+0x5c>
{
 8004a2a:	b510      	push	{r4, lr}
 8004a2c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8004a2e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004a32:	b313      	cbz	r3, 8004a7a <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8004a34:	2302      	movs	r3, #2
 8004a36:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a3a:	4621      	mov	r1, r4
 8004a3c:	f851 0b04 	ldr.w	r0, [r1], #4
 8004a40:	f7ff ff70 	bl	8004924 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a44:	2301      	movs	r3, #1
 8004a46:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a4a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8004a4e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8004a52:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8004a56:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8004a5a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a5e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a62:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8004a66:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8004a6a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8004a6e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8004a72:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8004a76:	2000      	movs	r0, #0
}
 8004a78:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8004a7a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004a7e:	f7fc ff0d 	bl	800189c <HAL_TIM_PWM_MspInit>
 8004a82:	e7d7      	b.n	8004a34 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8004a84:	2001      	movs	r0, #1
}
 8004a86:	4770      	bx	lr

08004a88 <TIM_OC2_SetConfig>:
{
 8004a88:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 8004a8a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a8c:	6a02      	ldr	r2, [r0, #32]
 8004a8e:	f022 0210 	bic.w	r2, r2, #16
 8004a92:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004a94:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8004a96:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004a98:	4e1a      	ldr	r6, [pc, #104]	@ (8004b04 <TIM_OC2_SetConfig+0x7c>)
 8004a9a:	4026      	ands	r6, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a9c:	680c      	ldr	r4, [r1, #0]
 8004a9e:	ea46 2604 	orr.w	r6, r6, r4, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8004aa2:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004aa6:	688a      	ldr	r2, [r1, #8]
 8004aa8:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004aac:	4a16      	ldr	r2, [pc, #88]	@ (8004b08 <TIM_OC2_SetConfig+0x80>)
 8004aae:	4c17      	ldr	r4, [pc, #92]	@ (8004b0c <TIM_OC2_SetConfig+0x84>)
 8004ab0:	42a0      	cmp	r0, r4
 8004ab2:	bf18      	it	ne
 8004ab4:	4290      	cmpne	r0, r2
 8004ab6:	bf0c      	ite	eq
 8004ab8:	2201      	moveq	r2, #1
 8004aba:	2200      	movne	r2, #0
 8004abc:	d106      	bne.n	8004acc <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 8004abe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004ac2:	68cc      	ldr	r4, [r1, #12]
 8004ac4:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8004ac8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004acc:	b95a      	cbnz	r2, 8004ae6 <TIM_OC2_SetConfig+0x5e>
 8004ace:	4a10      	ldr	r2, [pc, #64]	@ (8004b10 <TIM_OC2_SetConfig+0x88>)
 8004ad0:	4290      	cmp	r0, r2
 8004ad2:	bf14      	ite	ne
 8004ad4:	2200      	movne	r2, #0
 8004ad6:	2201      	moveq	r2, #1
 8004ad8:	4c0e      	ldr	r4, [pc, #56]	@ (8004b14 <TIM_OC2_SetConfig+0x8c>)
 8004ada:	42a0      	cmp	r0, r4
 8004adc:	d003      	beq.n	8004ae6 <TIM_OC2_SetConfig+0x5e>
 8004ade:	b912      	cbnz	r2, 8004ae6 <TIM_OC2_SetConfig+0x5e>
 8004ae0:	4a0d      	ldr	r2, [pc, #52]	@ (8004b18 <TIM_OC2_SetConfig+0x90>)
 8004ae2:	4290      	cmp	r0, r2
 8004ae4:	d107      	bne.n	8004af6 <TIM_OC2_SetConfig+0x6e>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ae6:	f425 6c40 	bic.w	ip, r5, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004aea:	694a      	ldr	r2, [r1, #20]
 8004aec:	ea4c 0c82 	orr.w	ip, ip, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004af0:	698a      	ldr	r2, [r1, #24]
 8004af2:	ea4c 0582 	orr.w	r5, ip, r2, lsl #2
  TIMx->CR2 = tmpcr2;
 8004af6:	6045      	str	r5, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004af8:	6186      	str	r6, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004afa:	684a      	ldr	r2, [r1, #4]
 8004afc:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8004afe:	6203      	str	r3, [r0, #32]
}
 8004b00:	bc70      	pop	{r4, r5, r6}
 8004b02:	4770      	bx	lr
 8004b04:	feff8cff 	.word	0xfeff8cff
 8004b08:	40010000 	.word	0x40010000
 8004b0c:	40010400 	.word	0x40010400
 8004b10:	40014400 	.word	0x40014400
 8004b14:	40014000 	.word	0x40014000
 8004b18:	40014800 	.word	0x40014800

08004b1c <HAL_TIM_PWM_ConfigChannel>:
{
 8004b1c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8004b1e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	f000 8095 	beq.w	8004c52 <HAL_TIM_PWM_ConfigChannel+0x136>
 8004b28:	4604      	mov	r4, r0
 8004b2a:	460d      	mov	r5, r1
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8004b32:	2a14      	cmp	r2, #20
 8004b34:	f200 8088 	bhi.w	8004c48 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8004b38:	e8df f002 	tbb	[pc, r2]
 8004b3c:	8686860b 	.word	0x8686860b
 8004b40:	8686861f 	.word	0x8686861f
 8004b44:	86868634 	.word	0x86868634
 8004b48:	86868648 	.word	0x86868648
 8004b4c:	8686865d 	.word	0x8686865d
 8004b50:	71          	.byte	0x71
 8004b51:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004b52:	6800      	ldr	r0, [r0, #0]
 8004b54:	f7ff fd9c 	bl	8004690 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004b58:	6822      	ldr	r2, [r4, #0]
 8004b5a:	6993      	ldr	r3, [r2, #24]
 8004b5c:	f043 0308 	orr.w	r3, r3, #8
 8004b60:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004b62:	6822      	ldr	r2, [r4, #0]
 8004b64:	6993      	ldr	r3, [r2, #24]
 8004b66:	f023 0304 	bic.w	r3, r3, #4
 8004b6a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004b6c:	6822      	ldr	r2, [r4, #0]
 8004b6e:	6993      	ldr	r3, [r2, #24]
 8004b70:	6929      	ldr	r1, [r5, #16]
 8004b72:	430b      	orrs	r3, r1
 8004b74:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004b76:	2000      	movs	r0, #0
      break;
 8004b78:	e067      	b.n	8004c4a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004b7a:	6800      	ldr	r0, [r0, #0]
 8004b7c:	f7ff ff84 	bl	8004a88 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004b80:	6822      	ldr	r2, [r4, #0]
 8004b82:	6993      	ldr	r3, [r2, #24]
 8004b84:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004b88:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004b8a:	6822      	ldr	r2, [r4, #0]
 8004b8c:	6993      	ldr	r3, [r2, #24]
 8004b8e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b92:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004b94:	6822      	ldr	r2, [r4, #0]
 8004b96:	6993      	ldr	r3, [r2, #24]
 8004b98:	6929      	ldr	r1, [r5, #16]
 8004b9a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004b9e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004ba0:	2000      	movs	r0, #0
      break;
 8004ba2:	e052      	b.n	8004c4a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004ba4:	6800      	ldr	r0, [r0, #0]
 8004ba6:	f7ff fdc5 	bl	8004734 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004baa:	6822      	ldr	r2, [r4, #0]
 8004bac:	69d3      	ldr	r3, [r2, #28]
 8004bae:	f043 0308 	orr.w	r3, r3, #8
 8004bb2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004bb4:	6822      	ldr	r2, [r4, #0]
 8004bb6:	69d3      	ldr	r3, [r2, #28]
 8004bb8:	f023 0304 	bic.w	r3, r3, #4
 8004bbc:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004bbe:	6822      	ldr	r2, [r4, #0]
 8004bc0:	69d3      	ldr	r3, [r2, #28]
 8004bc2:	6929      	ldr	r1, [r5, #16]
 8004bc4:	430b      	orrs	r3, r1
 8004bc6:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004bc8:	2000      	movs	r0, #0
      break;
 8004bca:	e03e      	b.n	8004c4a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004bcc:	6800      	ldr	r0, [r0, #0]
 8004bce:	f7ff fdfb 	bl	80047c8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004bd2:	6822      	ldr	r2, [r4, #0]
 8004bd4:	69d3      	ldr	r3, [r2, #28]
 8004bd6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004bda:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004bdc:	6822      	ldr	r2, [r4, #0]
 8004bde:	69d3      	ldr	r3, [r2, #28]
 8004be0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004be4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004be6:	6822      	ldr	r2, [r4, #0]
 8004be8:	69d3      	ldr	r3, [r2, #28]
 8004bea:	6929      	ldr	r1, [r5, #16]
 8004bec:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004bf0:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8004bf2:	2000      	movs	r0, #0
      break;
 8004bf4:	e029      	b.n	8004c4a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004bf6:	6800      	ldr	r0, [r0, #0]
 8004bf8:	f7ff fe20 	bl	800483c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004bfc:	6822      	ldr	r2, [r4, #0]
 8004bfe:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004c00:	f043 0308 	orr.w	r3, r3, #8
 8004c04:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004c06:	6822      	ldr	r2, [r4, #0]
 8004c08:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004c0a:	f023 0304 	bic.w	r3, r3, #4
 8004c0e:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004c10:	6822      	ldr	r2, [r4, #0]
 8004c12:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004c14:	6929      	ldr	r1, [r5, #16]
 8004c16:	430b      	orrs	r3, r1
 8004c18:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8004c1a:	2000      	movs	r0, #0
      break;
 8004c1c:	e015      	b.n	8004c4a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004c1e:	6800      	ldr	r0, [r0, #0]
 8004c20:	f7ff fe46 	bl	80048b0 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004c24:	6822      	ldr	r2, [r4, #0]
 8004c26:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004c28:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004c2c:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004c2e:	6822      	ldr	r2, [r4, #0]
 8004c30:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004c32:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004c36:	6553      	str	r3, [r2, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004c38:	6822      	ldr	r2, [r4, #0]
 8004c3a:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8004c3c:	6929      	ldr	r1, [r5, #16]
 8004c3e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004c42:	6553      	str	r3, [r2, #84]	@ 0x54
  HAL_StatusTypeDef status = HAL_OK;
 8004c44:	2000      	movs	r0, #0
      break;
 8004c46:	e000      	b.n	8004c4a <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8004c48:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8004c50:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8004c52:	2002      	movs	r0, #2
 8004c54:	e7fc      	b.n	8004c50 <HAL_TIM_PWM_ConfigChannel+0x134>
	...

08004c58 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c58:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8004c5c:	2a01      	cmp	r2, #1
 8004c5e:	d045      	beq.n	8004cec <HAL_TIMEx_MasterConfigSynchronization+0x94>
{
 8004c60:	b470      	push	{r4, r5, r6}
 8004c62:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8004c64:	2201      	movs	r2, #1
 8004c66:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c70:	6802      	ldr	r2, [r0, #0]
 8004c72:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c74:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c76:	4e1e      	ldr	r6, [pc, #120]	@ (8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8004c78:	4d1e      	ldr	r5, [pc, #120]	@ (8004cf4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8004c7a:	42aa      	cmp	r2, r5
 8004c7c:	bf18      	it	ne
 8004c7e:	42b2      	cmpne	r2, r6
 8004c80:	d103      	bne.n	8004c8a <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c82:	f420 0070 	bic.w	r0, r0, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c86:	684d      	ldr	r5, [r1, #4]
 8004c88:	4328      	orrs	r0, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c8a:	f020 0070 	bic.w	r0, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c8e:	680d      	ldr	r5, [r1, #0]
 8004c90:	4328      	orrs	r0, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c92:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	4816      	ldr	r0, [pc, #88]	@ (8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 8004c98:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8004c9c:	bf18      	it	ne
 8004c9e:	4282      	cmpne	r2, r0
 8004ca0:	d017      	beq.n	8004cd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ca2:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8004ca6:	4282      	cmp	r2, r0
 8004ca8:	d013      	beq.n	8004cd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004caa:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004cae:	4282      	cmp	r2, r0
 8004cb0:	d00f      	beq.n	8004cd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004cb2:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8004cb6:	4282      	cmp	r2, r0
 8004cb8:	d00b      	beq.n	8004cd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004cba:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8004cbe:	4282      	cmp	r2, r0
 8004cc0:	d007      	beq.n	8004cd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004cc2:	f5a0 406c 	sub.w	r0, r0, #60416	@ 0xec00
 8004cc6:	4282      	cmp	r2, r0
 8004cc8:	d003      	beq.n	8004cd2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004cca:	f500 3094 	add.w	r0, r0, #75776	@ 0x12800
 8004cce:	4282      	cmp	r2, r0
 8004cd0:	d104      	bne.n	8004cdc <HAL_TIMEx_MasterConfigSynchronization+0x84>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cd2:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cd6:	6889      	ldr	r1, [r1, #8]
 8004cd8:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cda:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cdc:	2201      	movs	r2, #1
 8004cde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ce2:	2000      	movs	r0, #0
 8004ce4:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8004ce8:	bc70      	pop	{r4, r5, r6}
 8004cea:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004cec:	2002      	movs	r0, #2
}
 8004cee:	4770      	bx	lr
 8004cf0:	40010000 	.word	0x40010000
 8004cf4:	40010400 	.word	0x40010400

08004cf8 <HAL_TIMEx_ConfigBreakDeadTime>:
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8004cf8:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d03c      	beq.n	8004d7a <HAL_TIMEx_ConfigBreakDeadTime+0x82>
{
 8004d00:	b430      	push	{r4, r5}
 8004d02:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8004d04:	2301      	movs	r3, #1
 8004d06:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004d0a:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d10:	6888      	ldr	r0, [r1, #8]
 8004d12:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004d14:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d18:	6848      	ldr	r0, [r1, #4]
 8004d1a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d1c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d20:	6808      	ldr	r0, [r1, #0]
 8004d22:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d24:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004d28:	6908      	ldr	r0, [r1, #16]
 8004d2a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d2c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d30:	6948      	ldr	r0, [r1, #20]
 8004d32:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d34:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d38:	6a88      	ldr	r0, [r1, #40]	@ 0x28
 8004d3a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004d3c:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8004d40:	6988      	ldr	r0, [r1, #24]
 8004d42:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004d46:	6810      	ldr	r0, [r2, #0]
 8004d48:	4d0d      	ldr	r5, [pc, #52]	@ (8004d80 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 8004d4a:	4c0e      	ldr	r4, [pc, #56]	@ (8004d84 <HAL_TIMEx_ConfigBreakDeadTime+0x8c>)
 8004d4c:	42a0      	cmp	r0, r4
 8004d4e:	bf18      	it	ne
 8004d50:	42a8      	cmpne	r0, r5
 8004d52:	d10c      	bne.n	8004d6e <HAL_TIMEx_ConfigBreakDeadTime+0x76>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004d54:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004d58:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 8004d5a:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004d5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004d62:	69cc      	ldr	r4, [r1, #28]
 8004d64:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004d66:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004d6a:	6a09      	ldr	r1, [r1, #32]
 8004d6c:	430b      	orrs	r3, r1
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004d6e:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004d70:	2000      	movs	r0, #0
 8004d72:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 8004d76:	bc30      	pop	{r4, r5}
 8004d78:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004d7a:	2002      	movs	r0, #2
}
 8004d7c:	4770      	bx	lr
 8004d7e:	bf00      	nop
 8004d80:	40010000 	.word	0x40010000
 8004d84:	40010400 	.word	0x40010400

08004d88 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d88:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d8a:	e852 3f00 	ldrex	r3, [r2]
 8004d8e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d92:	e842 3100 	strex	r1, r3, [r2]
 8004d96:	2900      	cmp	r1, #0
 8004d98:	d1f6      	bne.n	8004d88 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004d9a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d9c:	f102 0308 	add.w	r3, r2, #8
 8004da0:	e853 1f00 	ldrex	r1, [r3]
 8004da4:	4b0d      	ldr	r3, [pc, #52]	@ (8004ddc <UART_EndRxTransfer+0x54>)
 8004da6:	400b      	ands	r3, r1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004da8:	3208      	adds	r2, #8
 8004daa:	e842 3100 	strex	r1, r3, [r2]
 8004dae:	2900      	cmp	r1, #0
 8004db0:	d1f3      	bne.n	8004d9a <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004db2:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d006      	beq.n	8004dc6 <UART_EndRxTransfer+0x3e>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004db8:	2320      	movs	r3, #32
 8004dba:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004dc2:	6743      	str	r3, [r0, #116]	@ 0x74
}
 8004dc4:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dc6:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc8:	e852 3f00 	ldrex	r3, [r2]
 8004dcc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dd0:	e842 3100 	strex	r1, r3, [r2]
 8004dd4:	2900      	cmp	r1, #0
 8004dd6:	d1f6      	bne.n	8004dc6 <UART_EndRxTransfer+0x3e>
 8004dd8:	e7ee      	b.n	8004db8 <UART_EndRxTransfer+0x30>
 8004dda:	bf00      	nop
 8004ddc:	effffffe 	.word	0xeffffffe

08004de0 <UART_SetConfig>:
{
 8004de0:	b570      	push	{r4, r5, r6, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004de6:	6883      	ldr	r3, [r0, #8]
 8004de8:	6902      	ldr	r2, [r0, #16]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	6942      	ldr	r2, [r0, #20]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	69c2      	ldr	r2, [r0, #28]
 8004df2:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004df4:	6801      	ldr	r1, [r0, #0]
 8004df6:	6808      	ldr	r0, [r1, #0]
 8004df8:	4a88      	ldr	r2, [pc, #544]	@ (800501c <UART_SetConfig+0x23c>)
 8004dfa:	4002      	ands	r2, r0
 8004dfc:	431a      	orrs	r2, r3
 8004dfe:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e00:	6822      	ldr	r2, [r4, #0]
 8004e02:	6853      	ldr	r3, [r2, #4]
 8004e04:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004e08:	68e1      	ldr	r1, [r4, #12]
 8004e0a:	430b      	orrs	r3, r1
 8004e0c:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e0e:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e10:	6822      	ldr	r2, [r4, #0]
 8004e12:	4b83      	ldr	r3, [pc, #524]	@ (8005020 <UART_SetConfig+0x240>)
 8004e14:	429a      	cmp	r2, r3
 8004e16:	d001      	beq.n	8004e1c <UART_SetConfig+0x3c>
    tmpreg |= huart->Init.OneBitSampling;
 8004e18:	6a23      	ldr	r3, [r4, #32]
 8004e1a:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e1c:	6890      	ldr	r0, [r2, #8]
 8004e1e:	4b81      	ldr	r3, [pc, #516]	@ (8005024 <UART_SetConfig+0x244>)
 8004e20:	4003      	ands	r3, r0
 8004e22:	430b      	orrs	r3, r1
 8004e24:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004e26:	6822      	ldr	r2, [r4, #0]
 8004e28:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8004e2a:	f023 030f 	bic.w	r3, r3, #15
 8004e2e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004e30:	430b      	orrs	r3, r1
 8004e32:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004e34:	6823      	ldr	r3, [r4, #0]
 8004e36:	4a7c      	ldr	r2, [pc, #496]	@ (8005028 <UART_SetConfig+0x248>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d021      	beq.n	8004e80 <UART_SetConfig+0xa0>
 8004e3c:	4a7b      	ldr	r2, [pc, #492]	@ (800502c <UART_SetConfig+0x24c>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	f000 808c 	beq.w	8004f5c <UART_SetConfig+0x17c>
 8004e44:	4a7a      	ldr	r2, [pc, #488]	@ (8005030 <UART_SetConfig+0x250>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	f000 80a2 	beq.w	8004f90 <UART_SetConfig+0x1b0>
 8004e4c:	4a79      	ldr	r2, [pc, #484]	@ (8005034 <UART_SetConfig+0x254>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	f000 80b5 	beq.w	8004fbe <UART_SetConfig+0x1de>
 8004e54:	4a78      	ldr	r2, [pc, #480]	@ (8005038 <UART_SetConfig+0x258>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	f000 80c8 	beq.w	8004fec <UART_SetConfig+0x20c>
 8004e5c:	4a77      	ldr	r2, [pc, #476]	@ (800503c <UART_SetConfig+0x25c>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	f000 80f4 	beq.w	800504c <UART_SetConfig+0x26c>
 8004e64:	4a76      	ldr	r2, [pc, #472]	@ (8005040 <UART_SetConfig+0x260>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	f000 8119 	beq.w	800509e <UART_SetConfig+0x2be>
 8004e6c:	4a75      	ldr	r2, [pc, #468]	@ (8005044 <UART_SetConfig+0x264>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	f000 812c 	beq.w	80050cc <UART_SetConfig+0x2ec>
 8004e74:	4a6a      	ldr	r2, [pc, #424]	@ (8005020 <UART_SetConfig+0x240>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	f000 813f 	beq.w	80050fa <UART_SetConfig+0x31a>
 8004e7c:	2280      	movs	r2, #128	@ 0x80
 8004e7e:	e03b      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004e80:	4a71      	ldr	r2, [pc, #452]	@ (8005048 <UART_SetConfig+0x268>)
 8004e82:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004e84:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8004e88:	2a28      	cmp	r2, #40	@ 0x28
 8004e8a:	d834      	bhi.n	8004ef6 <UART_SetConfig+0x116>
 8004e8c:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004e90:	00330029 	.word	0x00330029
 8004e94:	00330033 	.word	0x00330033
 8004e98:	00330033 	.word	0x00330033
 8004e9c:	00330033 	.word	0x00330033
 8004ea0:	0033014d 	.word	0x0033014d
 8004ea4:	00330033 	.word	0x00330033
 8004ea8:	00330033 	.word	0x00330033
 8004eac:	00330033 	.word	0x00330033
 8004eb0:	0033002b 	.word	0x0033002b
 8004eb4:	00330033 	.word	0x00330033
 8004eb8:	00330033 	.word	0x00330033
 8004ebc:	00330033 	.word	0x00330033
 8004ec0:	0033002d 	.word	0x0033002d
 8004ec4:	00330033 	.word	0x00330033
 8004ec8:	00330033 	.word	0x00330033
 8004ecc:	00330033 	.word	0x00330033
 8004ed0:	0033002f 	.word	0x0033002f
 8004ed4:	00330033 	.word	0x00330033
 8004ed8:	00330033 	.word	0x00330033
 8004edc:	00330033 	.word	0x00330033
 8004ee0:	0031      	.short	0x0031
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	e008      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004ee6:	2208      	movs	r2, #8
 8004ee8:	e006      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004eea:	2210      	movs	r2, #16
 8004eec:	e004      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004eee:	2220      	movs	r2, #32
 8004ef0:	e002      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004ef2:	2240      	movs	r2, #64	@ 0x40
 8004ef4:	e000      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004ef6:	2280      	movs	r2, #128	@ 0x80
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ef8:	4949      	ldr	r1, [pc, #292]	@ (8005020 <UART_SetConfig+0x240>)
 8004efa:	428b      	cmp	r3, r1
 8004efc:	f000 8127 	beq.w	800514e <UART_SetConfig+0x36e>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f00:	69e0      	ldr	r0, [r4, #28]
 8004f02:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8004f06:	f000 81a7 	beq.w	8005258 <UART_SetConfig+0x478>
    switch (clocksource)
 8004f0a:	2a20      	cmp	r2, #32
 8004f0c:	f200 81ff 	bhi.w	800530e <UART_SetConfig+0x52e>
 8004f10:	2a20      	cmp	r2, #32
 8004f12:	f200 8249 	bhi.w	80053a8 <UART_SetConfig+0x5c8>
 8004f16:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004f1a:	0216      	.short	0x0216
 8004f1c:	0247021c 	.word	0x0247021c
 8004f20:	021f0247 	.word	0x021f0247
 8004f24:	02470247 	.word	0x02470247
 8004f28:	02240247 	.word	0x02240247
 8004f2c:	02470247 	.word	0x02470247
 8004f30:	02470247 	.word	0x02470247
 8004f34:	02470247 	.word	0x02470247
 8004f38:	02290247 	.word	0x02290247
 8004f3c:	02470247 	.word	0x02470247
 8004f40:	02470247 	.word	0x02470247
 8004f44:	02470247 	.word	0x02470247
 8004f48:	02470247 	.word	0x02470247
 8004f4c:	02470247 	.word	0x02470247
 8004f50:	02470247 	.word	0x02470247
 8004f54:	02470247 	.word	0x02470247
 8004f58:	02350247 	.word	0x02350247
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f5c:	4a3a      	ldr	r2, [pc, #232]	@ (8005048 <UART_SetConfig+0x268>)
 8004f5e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004f60:	f002 0207 	and.w	r2, r2, #7
 8004f64:	2a05      	cmp	r2, #5
 8004f66:	d811      	bhi.n	8004f8c <UART_SetConfig+0x1ac>
 8004f68:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004f6c:	00e10006 	.word	0x00e10006
 8004f70:	000a0008 	.word	0x000a0008
 8004f74:	000e000c 	.word	0x000e000c
 8004f78:	2200      	movs	r2, #0
 8004f7a:	e7bd      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004f7c:	2208      	movs	r2, #8
 8004f7e:	e7bb      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004f80:	2210      	movs	r2, #16
 8004f82:	e7b9      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004f84:	2220      	movs	r2, #32
 8004f86:	e7b7      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004f88:	2240      	movs	r2, #64	@ 0x40
 8004f8a:	e7b5      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004f8c:	2280      	movs	r2, #128	@ 0x80
 8004f8e:	e7b3      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004f90:	4a2d      	ldr	r2, [pc, #180]	@ (8005048 <UART_SetConfig+0x268>)
 8004f92:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004f94:	f002 0207 	and.w	r2, r2, #7
 8004f98:	2a05      	cmp	r2, #5
 8004f9a:	d80e      	bhi.n	8004fba <UART_SetConfig+0x1da>
 8004f9c:	e8df f002 	tbb	[pc, r2]
 8004fa0:	0705c903 	.word	0x0705c903
 8004fa4:	0b09      	.short	0x0b09
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	e7a6      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004faa:	2208      	movs	r2, #8
 8004fac:	e7a4      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004fae:	2210      	movs	r2, #16
 8004fb0:	e7a2      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004fb2:	2220      	movs	r2, #32
 8004fb4:	e7a0      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004fb6:	2240      	movs	r2, #64	@ 0x40
 8004fb8:	e79e      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004fba:	2280      	movs	r2, #128	@ 0x80
 8004fbc:	e79c      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004fbe:	4a22      	ldr	r2, [pc, #136]	@ (8005048 <UART_SetConfig+0x268>)
 8004fc0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004fc2:	f002 0207 	and.w	r2, r2, #7
 8004fc6:	2a05      	cmp	r2, #5
 8004fc8:	d80e      	bhi.n	8004fe8 <UART_SetConfig+0x208>
 8004fca:	e8df f002 	tbb	[pc, r2]
 8004fce:	b403      	.short	0xb403
 8004fd0:	0b090705 	.word	0x0b090705
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	e78f      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004fd8:	2208      	movs	r2, #8
 8004fda:	e78d      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004fdc:	2210      	movs	r2, #16
 8004fde:	e78b      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004fe0:	2220      	movs	r2, #32
 8004fe2:	e789      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004fe4:	2240      	movs	r2, #64	@ 0x40
 8004fe6:	e787      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004fe8:	2280      	movs	r2, #128	@ 0x80
 8004fea:	e785      	b.n	8004ef8 <UART_SetConfig+0x118>
 8004fec:	4a16      	ldr	r2, [pc, #88]	@ (8005048 <UART_SetConfig+0x268>)
 8004fee:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004ff0:	f002 0207 	and.w	r2, r2, #7
 8004ff4:	2a05      	cmp	r2, #5
 8004ff6:	d80e      	bhi.n	8005016 <UART_SetConfig+0x236>
 8004ff8:	e8df f002 	tbb	[pc, r2]
 8004ffc:	07059f03 	.word	0x07059f03
 8005000:	0b09      	.short	0x0b09
 8005002:	2200      	movs	r2, #0
 8005004:	e778      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005006:	2208      	movs	r2, #8
 8005008:	e776      	b.n	8004ef8 <UART_SetConfig+0x118>
 800500a:	2210      	movs	r2, #16
 800500c:	e774      	b.n	8004ef8 <UART_SetConfig+0x118>
 800500e:	2220      	movs	r2, #32
 8005010:	e772      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005012:	2240      	movs	r2, #64	@ 0x40
 8005014:	e770      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005016:	2280      	movs	r2, #128	@ 0x80
 8005018:	e76e      	b.n	8004ef8 <UART_SetConfig+0x118>
 800501a:	bf00      	nop
 800501c:	cfff69f3 	.word	0xcfff69f3
 8005020:	58000c00 	.word	0x58000c00
 8005024:	11fff4ff 	.word	0x11fff4ff
 8005028:	40011000 	.word	0x40011000
 800502c:	40004400 	.word	0x40004400
 8005030:	40004800 	.word	0x40004800
 8005034:	40004c00 	.word	0x40004c00
 8005038:	40005000 	.word	0x40005000
 800503c:	40011400 	.word	0x40011400
 8005040:	40007800 	.word	0x40007800
 8005044:	40007c00 	.word	0x40007c00
 8005048:	58024400 	.word	0x58024400
 800504c:	4a7d      	ldr	r2, [pc, #500]	@ (8005244 <UART_SetConfig+0x464>)
 800504e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005050:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8005054:	2a28      	cmp	r2, #40	@ 0x28
 8005056:	d820      	bhi.n	800509a <UART_SetConfig+0x2ba>
 8005058:	e8df f002 	tbb	[pc, r2]
 800505c:	1f1f1f15 	.word	0x1f1f1f15
 8005060:	1f1f1f1f 	.word	0x1f1f1f1f
 8005064:	1f1f1f71 	.word	0x1f1f1f71
 8005068:	1f1f1f1f 	.word	0x1f1f1f1f
 800506c:	1f1f1f17 	.word	0x1f1f1f17
 8005070:	1f1f1f1f 	.word	0x1f1f1f1f
 8005074:	1f1f1f19 	.word	0x1f1f1f19
 8005078:	1f1f1f1f 	.word	0x1f1f1f1f
 800507c:	1f1f1f1b 	.word	0x1f1f1f1b
 8005080:	1f1f1f1f 	.word	0x1f1f1f1f
 8005084:	1d          	.byte	0x1d
 8005085:	00          	.byte	0x00
 8005086:	2201      	movs	r2, #1
 8005088:	e736      	b.n	8004ef8 <UART_SetConfig+0x118>
 800508a:	2208      	movs	r2, #8
 800508c:	e734      	b.n	8004ef8 <UART_SetConfig+0x118>
 800508e:	2210      	movs	r2, #16
 8005090:	e732      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005092:	2220      	movs	r2, #32
 8005094:	e730      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005096:	2240      	movs	r2, #64	@ 0x40
 8005098:	e72e      	b.n	8004ef8 <UART_SetConfig+0x118>
 800509a:	2280      	movs	r2, #128	@ 0x80
 800509c:	e72c      	b.n	8004ef8 <UART_SetConfig+0x118>
 800509e:	4a69      	ldr	r2, [pc, #420]	@ (8005244 <UART_SetConfig+0x464>)
 80050a0:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80050a2:	f002 0207 	and.w	r2, r2, #7
 80050a6:	2a05      	cmp	r2, #5
 80050a8:	d80e      	bhi.n	80050c8 <UART_SetConfig+0x2e8>
 80050aa:	e8df f002 	tbb	[pc, r2]
 80050ae:	4a03      	.short	0x4a03
 80050b0:	0b090705 	.word	0x0b090705
 80050b4:	2200      	movs	r2, #0
 80050b6:	e71f      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050b8:	2208      	movs	r2, #8
 80050ba:	e71d      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050bc:	2210      	movs	r2, #16
 80050be:	e71b      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050c0:	2220      	movs	r2, #32
 80050c2:	e719      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050c4:	2240      	movs	r2, #64	@ 0x40
 80050c6:	e717      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050c8:	2280      	movs	r2, #128	@ 0x80
 80050ca:	e715      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050cc:	4a5d      	ldr	r2, [pc, #372]	@ (8005244 <UART_SetConfig+0x464>)
 80050ce:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80050d0:	f002 0207 	and.w	r2, r2, #7
 80050d4:	2a05      	cmp	r2, #5
 80050d6:	d80e      	bhi.n	80050f6 <UART_SetConfig+0x316>
 80050d8:	e8df f002 	tbb	[pc, r2]
 80050dc:	07053503 	.word	0x07053503
 80050e0:	0b09      	.short	0x0b09
 80050e2:	2200      	movs	r2, #0
 80050e4:	e708      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050e6:	2208      	movs	r2, #8
 80050e8:	e706      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050ea:	2210      	movs	r2, #16
 80050ec:	e704      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050ee:	2220      	movs	r2, #32
 80050f0:	e702      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050f2:	2240      	movs	r2, #64	@ 0x40
 80050f4:	e700      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050f6:	2280      	movs	r2, #128	@ 0x80
 80050f8:	e6fe      	b.n	8004ef8 <UART_SetConfig+0x118>
 80050fa:	f502 320e 	add.w	r2, r2, #145408	@ 0x23800
 80050fe:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8005100:	f002 0207 	and.w	r2, r2, #7
 8005104:	2a05      	cmp	r2, #5
 8005106:	d80e      	bhi.n	8005126 <UART_SetConfig+0x346>
 8005108:	e8df f002 	tbb	[pc, r2]
 800510c:	07051f03 	.word	0x07051f03
 8005110:	0b09      	.short	0x0b09
 8005112:	2202      	movs	r2, #2
 8005114:	e6f0      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005116:	2208      	movs	r2, #8
 8005118:	e6ee      	b.n	8004ef8 <UART_SetConfig+0x118>
 800511a:	2210      	movs	r2, #16
 800511c:	e6ec      	b.n	8004ef8 <UART_SetConfig+0x118>
 800511e:	2220      	movs	r2, #32
 8005120:	e6ea      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005122:	2240      	movs	r2, #64	@ 0x40
 8005124:	e6e8      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005126:	2280      	movs	r2, #128	@ 0x80
 8005128:	e6e6      	b.n	8004ef8 <UART_SetConfig+0x118>
 800512a:	2204      	movs	r2, #4
 800512c:	e6e4      	b.n	8004ef8 <UART_SetConfig+0x118>
 800512e:	2204      	movs	r2, #4
 8005130:	e6e2      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005132:	2204      	movs	r2, #4
 8005134:	e6e0      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005136:	2204      	movs	r2, #4
 8005138:	e6de      	b.n	8004ef8 <UART_SetConfig+0x118>
 800513a:	2204      	movs	r2, #4
 800513c:	e6dc      	b.n	8004ef8 <UART_SetConfig+0x118>
 800513e:	2204      	movs	r2, #4
 8005140:	e6da      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005142:	2204      	movs	r2, #4
 8005144:	e6d8      	b.n	8004ef8 <UART_SetConfig+0x118>
 8005146:	2204      	movs	r2, #4
 8005148:	e6d6      	b.n	8004ef8 <UART_SetConfig+0x118>
 800514a:	2204      	movs	r2, #4
 800514c:	e6d4      	b.n	8004ef8 <UART_SetConfig+0x118>
    switch (clocksource)
 800514e:	2a20      	cmp	r2, #32
 8005150:	d827      	bhi.n	80051a2 <UART_SetConfig+0x3c2>
 8005152:	2a02      	cmp	r2, #2
 8005154:	f0c0 811a 	bcc.w	800538c <UART_SetConfig+0x5ac>
 8005158:	3a02      	subs	r2, #2
 800515a:	2a1e      	cmp	r2, #30
 800515c:	f200 8118 	bhi.w	8005390 <UART_SetConfig+0x5b0>
 8005160:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005164:	01160050 	.word	0x01160050
 8005168:	01160056 	.word	0x01160056
 800516c:	01160116 	.word	0x01160116
 8005170:	0116005b 	.word	0x0116005b
 8005174:	01160116 	.word	0x01160116
 8005178:	01160116 	.word	0x01160116
 800517c:	01160116 	.word	0x01160116
 8005180:	01160060 	.word	0x01160060
 8005184:	01160116 	.word	0x01160116
 8005188:	01160116 	.word	0x01160116
 800518c:	01160116 	.word	0x01160116
 8005190:	01160116 	.word	0x01160116
 8005194:	01160116 	.word	0x01160116
 8005198:	01160116 	.word	0x01160116
 800519c:	01160116 	.word	0x01160116
 80051a0:	006c      	.short	0x006c
 80051a2:	2a40      	cmp	r2, #64	@ 0x40
 80051a4:	d12c      	bne.n	8005200 <UART_SetConfig+0x420>
        pclk = (uint32_t) LSE_VALUE;
 80051a6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80051aa:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80051ac:	4b26      	ldr	r3, [pc, #152]	@ (8005248 <UART_SetConfig+0x468>)
 80051ae:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80051b2:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80051b6:	6865      	ldr	r5, [r4, #4]
 80051b8:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 80051bc:	4299      	cmp	r1, r3
 80051be:	f200 80e9 	bhi.w	8005394 <UART_SetConfig+0x5b4>
 80051c2:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 80051c6:	f200 80e7 	bhi.w	8005398 <UART_SetConfig+0x5b8>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051ca:	2600      	movs	r6, #0
 80051cc:	4633      	mov	r3, r6
 80051ce:	4631      	mov	r1, r6
 80051d0:	f7fb f8b6 	bl	8000340 <__aeabi_uldivmod>
 80051d4:	0209      	lsls	r1, r1, #8
 80051d6:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 80051da:	0200      	lsls	r0, r0, #8
 80051dc:	086b      	lsrs	r3, r5, #1
 80051de:	18c0      	adds	r0, r0, r3
 80051e0:	462a      	mov	r2, r5
 80051e2:	4633      	mov	r3, r6
 80051e4:	f141 0100 	adc.w	r1, r1, #0
 80051e8:	f7fb f8aa 	bl	8000340 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80051ec:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 80051f0:	4b16      	ldr	r3, [pc, #88]	@ (800524c <UART_SetConfig+0x46c>)
 80051f2:	429a      	cmp	r2, r3
 80051f4:	f200 80d2 	bhi.w	800539c <UART_SetConfig+0x5bc>
          huart->Instance->BRR = usartdiv;
 80051f8:	6823      	ldr	r3, [r4, #0]
 80051fa:	60d8      	str	r0, [r3, #12]
 80051fc:	4630      	mov	r0, r6
 80051fe:	e0d4      	b.n	80053aa <UART_SetConfig+0x5ca>
    switch (clocksource)
 8005200:	2001      	movs	r0, #1
 8005202:	e0d2      	b.n	80053aa <UART_SetConfig+0x5ca>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005204:	f7fe ff58 	bl	80040b8 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 8005208:	2800      	cmp	r0, #0
 800520a:	d1ce      	bne.n	80051aa <UART_SetConfig+0x3ca>
 800520c:	2000      	movs	r0, #0
 800520e:	e0cc      	b.n	80053aa <UART_SetConfig+0x5ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005210:	a803      	add	r0, sp, #12
 8005212:	f7fe ff63 	bl	80040dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005216:	9804      	ldr	r0, [sp, #16]
        break;
 8005218:	e7f6      	b.n	8005208 <UART_SetConfig+0x428>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800521a:	4668      	mov	r0, sp
 800521c:	f7ff f85e 	bl	80042dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005220:	9801      	ldr	r0, [sp, #4]
        break;
 8005222:	e7f1      	b.n	8005208 <UART_SetConfig+0x428>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005224:	4b07      	ldr	r3, [pc, #28]	@ (8005244 <UART_SetConfig+0x464>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f013 0f20 	tst.w	r3, #32
 800522c:	d008      	beq.n	8005240 <UART_SetConfig+0x460>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800522e:	4b05      	ldr	r3, [pc, #20]	@ (8005244 <UART_SetConfig+0x464>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005236:	4806      	ldr	r0, [pc, #24]	@ (8005250 <UART_SetConfig+0x470>)
 8005238:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800523a:	e7b6      	b.n	80051aa <UART_SetConfig+0x3ca>
    switch (clocksource)
 800523c:	4805      	ldr	r0, [pc, #20]	@ (8005254 <UART_SetConfig+0x474>)
 800523e:	e7b4      	b.n	80051aa <UART_SetConfig+0x3ca>
          pclk = (uint32_t) HSI_VALUE;
 8005240:	4803      	ldr	r0, [pc, #12]	@ (8005250 <UART_SetConfig+0x470>)
 8005242:	e7b2      	b.n	80051aa <UART_SetConfig+0x3ca>
 8005244:	58024400 	.word	0x58024400
 8005248:	08008df0 	.word	0x08008df0
 800524c:	000ffcff 	.word	0x000ffcff
 8005250:	03d09000 	.word	0x03d09000
 8005254:	003d0900 	.word	0x003d0900
    switch (clocksource)
 8005258:	2a20      	cmp	r2, #32
 800525a:	d815      	bhi.n	8005288 <UART_SetConfig+0x4a8>
 800525c:	2a20      	cmp	r2, #32
 800525e:	f200 809f 	bhi.w	80053a0 <UART_SetConfig+0x5c0>
 8005262:	e8df f002 	tbb	[pc, r2]
 8005266:	3731      	.short	0x3731
 8005268:	9d3a9d9d 	.word	0x9d3a9d9d
 800526c:	9d3f9d9d 	.word	0x9d3f9d9d
 8005270:	9d9d9d9d 	.word	0x9d9d9d9d
 8005274:	9d449d9d 	.word	0x9d449d9d
 8005278:	9d9d9d9d 	.word	0x9d9d9d9d
 800527c:	9d9d9d9d 	.word	0x9d9d9d9d
 8005280:	9d9d9d9d 	.word	0x9d9d9d9d
 8005284:	9d9d      	.short	0x9d9d
 8005286:	50          	.byte	0x50
 8005287:	00          	.byte	0x00
 8005288:	2a40      	cmp	r2, #64	@ 0x40
 800528a:	d11b      	bne.n	80052c4 <UART_SetConfig+0x4e4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800528c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800528e:	4b4d      	ldr	r3, [pc, #308]	@ (80053c4 <UART_SetConfig+0x5e4>)
 8005290:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8005294:	fbb0 f0f3 	udiv	r0, r0, r3
 8005298:	6862      	ldr	r2, [r4, #4]
 800529a:	0853      	lsrs	r3, r2, #1
 800529c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80052a0:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052a4:	f1a3 0110 	sub.w	r1, r3, #16
 80052a8:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80052ac:	4291      	cmp	r1, r2
 80052ae:	d879      	bhi.n	80053a4 <UART_SetConfig+0x5c4>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052b6:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80052ba:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80052bc:	6822      	ldr	r2, [r4, #0]
 80052be:	60d3      	str	r3, [r2, #12]
 80052c0:	2000      	movs	r0, #0
 80052c2:	e072      	b.n	80053aa <UART_SetConfig+0x5ca>
    switch (clocksource)
 80052c4:	2001      	movs	r0, #1
 80052c6:	e070      	b.n	80053aa <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 80052c8:	f7fe f86e 	bl	80033a8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80052cc:	2800      	cmp	r0, #0
 80052ce:	d1dd      	bne.n	800528c <UART_SetConfig+0x4ac>
 80052d0:	2000      	movs	r0, #0
 80052d2:	e06a      	b.n	80053aa <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 80052d4:	f7fe f87a 	bl	80033cc <HAL_RCC_GetPCLK2Freq>
        break;
 80052d8:	e7f8      	b.n	80052cc <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80052da:	a803      	add	r0, sp, #12
 80052dc:	f7fe fefe 	bl	80040dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80052e0:	9804      	ldr	r0, [sp, #16]
        break;
 80052e2:	e7f3      	b.n	80052cc <UART_SetConfig+0x4ec>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80052e4:	4668      	mov	r0, sp
 80052e6:	f7fe fff9 	bl	80042dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80052ea:	9801      	ldr	r0, [sp, #4]
        break;
 80052ec:	e7ee      	b.n	80052cc <UART_SetConfig+0x4ec>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80052ee:	4b36      	ldr	r3, [pc, #216]	@ (80053c8 <UART_SetConfig+0x5e8>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f013 0f20 	tst.w	r3, #32
 80052f6:	d008      	beq.n	800530a <UART_SetConfig+0x52a>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80052f8:	4b33      	ldr	r3, [pc, #204]	@ (80053c8 <UART_SetConfig+0x5e8>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005300:	4832      	ldr	r0, [pc, #200]	@ (80053cc <UART_SetConfig+0x5ec>)
 8005302:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8005304:	e7c2      	b.n	800528c <UART_SetConfig+0x4ac>
    switch (clocksource)
 8005306:	4832      	ldr	r0, [pc, #200]	@ (80053d0 <UART_SetConfig+0x5f0>)
 8005308:	e7c0      	b.n	800528c <UART_SetConfig+0x4ac>
          pclk = (uint32_t) HSI_VALUE;
 800530a:	4830      	ldr	r0, [pc, #192]	@ (80053cc <UART_SetConfig+0x5ec>)
 800530c:	e7be      	b.n	800528c <UART_SetConfig+0x4ac>
    switch (clocksource)
 800530e:	2a40      	cmp	r2, #64	@ 0x40
 8005310:	d117      	bne.n	8005342 <UART_SetConfig+0x562>
        pclk = (uint32_t) LSE_VALUE;
 8005312:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005316:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8005318:	4b2a      	ldr	r3, [pc, #168]	@ (80053c4 <UART_SetConfig+0x5e4>)
 800531a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800531e:	fbb0 f0f3 	udiv	r0, r0, r3
 8005322:	6863      	ldr	r3, [r4, #4]
 8005324:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8005328:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800532c:	f1a0 0210 	sub.w	r2, r0, #16
 8005330:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8005334:	429a      	cmp	r2, r3
 8005336:	d842      	bhi.n	80053be <UART_SetConfig+0x5de>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005338:	6823      	ldr	r3, [r4, #0]
 800533a:	b280      	uxth	r0, r0
 800533c:	60d8      	str	r0, [r3, #12]
 800533e:	2000      	movs	r0, #0
 8005340:	e033      	b.n	80053aa <UART_SetConfig+0x5ca>
    switch (clocksource)
 8005342:	2001      	movs	r0, #1
 8005344:	e031      	b.n	80053aa <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 8005346:	f7fe f82f 	bl	80033a8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800534a:	2800      	cmp	r0, #0
 800534c:	d1e3      	bne.n	8005316 <UART_SetConfig+0x536>
 800534e:	2000      	movs	r0, #0
 8005350:	e02b      	b.n	80053aa <UART_SetConfig+0x5ca>
        pclk = HAL_RCC_GetPCLK2Freq();
 8005352:	f7fe f83b 	bl	80033cc <HAL_RCC_GetPCLK2Freq>
        break;
 8005356:	e7f8      	b.n	800534a <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005358:	a803      	add	r0, sp, #12
 800535a:	f7fe febf 	bl	80040dc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800535e:	9804      	ldr	r0, [sp, #16]
        break;
 8005360:	e7f3      	b.n	800534a <UART_SetConfig+0x56a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005362:	4668      	mov	r0, sp
 8005364:	f7fe ffba 	bl	80042dc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005368:	9801      	ldr	r0, [sp, #4]
        break;
 800536a:	e7ee      	b.n	800534a <UART_SetConfig+0x56a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800536c:	4b16      	ldr	r3, [pc, #88]	@ (80053c8 <UART_SetConfig+0x5e8>)
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f013 0f20 	tst.w	r3, #32
 8005374:	d008      	beq.n	8005388 <UART_SetConfig+0x5a8>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005376:	4b14      	ldr	r3, [pc, #80]	@ (80053c8 <UART_SetConfig+0x5e8>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800537e:	4813      	ldr	r0, [pc, #76]	@ (80053cc <UART_SetConfig+0x5ec>)
 8005380:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 8005382:	e7c8      	b.n	8005316 <UART_SetConfig+0x536>
    switch (clocksource)
 8005384:	4812      	ldr	r0, [pc, #72]	@ (80053d0 <UART_SetConfig+0x5f0>)
 8005386:	e7c6      	b.n	8005316 <UART_SetConfig+0x536>
          pclk = (uint32_t) HSI_VALUE;
 8005388:	4810      	ldr	r0, [pc, #64]	@ (80053cc <UART_SetConfig+0x5ec>)
 800538a:	e7c4      	b.n	8005316 <UART_SetConfig+0x536>
    switch (clocksource)
 800538c:	2001      	movs	r0, #1
 800538e:	e00c      	b.n	80053aa <UART_SetConfig+0x5ca>
 8005390:	2001      	movs	r0, #1
 8005392:	e00a      	b.n	80053aa <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 8005394:	2001      	movs	r0, #1
 8005396:	e008      	b.n	80053aa <UART_SetConfig+0x5ca>
 8005398:	2001      	movs	r0, #1
 800539a:	e006      	b.n	80053aa <UART_SetConfig+0x5ca>
          ret = HAL_ERROR;
 800539c:	2001      	movs	r0, #1
 800539e:	e004      	b.n	80053aa <UART_SetConfig+0x5ca>
    switch (clocksource)
 80053a0:	2001      	movs	r0, #1
 80053a2:	e002      	b.n	80053aa <UART_SetConfig+0x5ca>
        ret = HAL_ERROR;
 80053a4:	2001      	movs	r0, #1
 80053a6:	e000      	b.n	80053aa <UART_SetConfig+0x5ca>
    switch (clocksource)
 80053a8:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 80053aa:	2301      	movs	r3, #1
 80053ac:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80053b0:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 80053b4:	2300      	movs	r3, #0
 80053b6:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 80053b8:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 80053ba:	b006      	add	sp, #24
 80053bc:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 80053be:	2001      	movs	r0, #1
 80053c0:	e7f3      	b.n	80053aa <UART_SetConfig+0x5ca>
 80053c2:	bf00      	nop
 80053c4:	08008df0 	.word	0x08008df0
 80053c8:	58024400 	.word	0x58024400
 80053cc:	03d09000 	.word	0x03d09000
 80053d0:	003d0900 	.word	0x003d0900

080053d4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80053d4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80053d6:	f013 0f08 	tst.w	r3, #8
 80053da:	d006      	beq.n	80053ea <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80053dc:	6802      	ldr	r2, [r0, #0]
 80053de:	6853      	ldr	r3, [r2, #4]
 80053e0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80053e4:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80053e6:	430b      	orrs	r3, r1
 80053e8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80053ea:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80053ec:	f013 0f01 	tst.w	r3, #1
 80053f0:	d006      	beq.n	8005400 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80053f2:	6802      	ldr	r2, [r0, #0]
 80053f4:	6853      	ldr	r3, [r2, #4]
 80053f6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80053fa:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80053fc:	430b      	orrs	r3, r1
 80053fe:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005400:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005402:	f013 0f02 	tst.w	r3, #2
 8005406:	d006      	beq.n	8005416 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005408:	6802      	ldr	r2, [r0, #0]
 800540a:	6853      	ldr	r3, [r2, #4]
 800540c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005410:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8005412:	430b      	orrs	r3, r1
 8005414:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005416:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005418:	f013 0f04 	tst.w	r3, #4
 800541c:	d006      	beq.n	800542c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800541e:	6802      	ldr	r2, [r0, #0]
 8005420:	6853      	ldr	r3, [r2, #4]
 8005422:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005426:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8005428:	430b      	orrs	r3, r1
 800542a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800542c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800542e:	f013 0f10 	tst.w	r3, #16
 8005432:	d006      	beq.n	8005442 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005434:	6802      	ldr	r2, [r0, #0]
 8005436:	6893      	ldr	r3, [r2, #8]
 8005438:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800543c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800543e:	430b      	orrs	r3, r1
 8005440:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005442:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005444:	f013 0f20 	tst.w	r3, #32
 8005448:	d006      	beq.n	8005458 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800544a:	6802      	ldr	r2, [r0, #0]
 800544c:	6893      	ldr	r3, [r2, #8]
 800544e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005452:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8005454:	430b      	orrs	r3, r1
 8005456:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005458:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800545a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800545e:	d00a      	beq.n	8005476 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005460:	6802      	ldr	r2, [r0, #0]
 8005462:	6853      	ldr	r3, [r2, #4]
 8005464:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005468:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800546a:	430b      	orrs	r3, r1
 800546c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800546e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8005470:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005474:	d00b      	beq.n	800548e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005476:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005478:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800547c:	d006      	beq.n	800548c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800547e:	6802      	ldr	r2, [r0, #0]
 8005480:	6853      	ldr	r3, [r2, #4]
 8005482:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8005486:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8005488:	430b      	orrs	r3, r1
 800548a:	6053      	str	r3, [r2, #4]
}
 800548c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800548e:	6802      	ldr	r2, [r0, #0]
 8005490:	6853      	ldr	r3, [r2, #4]
 8005492:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005496:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8005498:	430b      	orrs	r3, r1
 800549a:	6053      	str	r3, [r2, #4]
 800549c:	e7eb      	b.n	8005476 <UART_AdvFeatureConfig+0xa2>

0800549e <UART_WaitOnFlagUntilTimeout>:
{
 800549e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054a2:	4605      	mov	r5, r0
 80054a4:	460e      	mov	r6, r1
 80054a6:	4617      	mov	r7, r2
 80054a8:	4699      	mov	r9, r3
 80054aa:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054ae:	682b      	ldr	r3, [r5, #0]
 80054b0:	69dc      	ldr	r4, [r3, #28]
 80054b2:	ea36 0404 	bics.w	r4, r6, r4
 80054b6:	bf0c      	ite	eq
 80054b8:	2401      	moveq	r4, #1
 80054ba:	2400      	movne	r4, #0
 80054bc:	42bc      	cmp	r4, r7
 80054be:	d13a      	bne.n	8005536 <UART_WaitOnFlagUntilTimeout+0x98>
    if (Timeout != HAL_MAX_DELAY)
 80054c0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80054c4:	d0f3      	beq.n	80054ae <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054c6:	f7fb fc11 	bl	8000cec <HAL_GetTick>
 80054ca:	eba0 0009 	sub.w	r0, r0, r9
 80054ce:	4540      	cmp	r0, r8
 80054d0:	d834      	bhi.n	800553c <UART_WaitOnFlagUntilTimeout+0x9e>
 80054d2:	f1b8 0f00 	cmp.w	r8, #0
 80054d6:	d033      	beq.n	8005540 <UART_WaitOnFlagUntilTimeout+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80054d8:	682b      	ldr	r3, [r5, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	f012 0f04 	tst.w	r2, #4
 80054e0:	d0e5      	beq.n	80054ae <UART_WaitOnFlagUntilTimeout+0x10>
 80054e2:	f1b6 0240 	subs.w	r2, r6, #64	@ 0x40
 80054e6:	bf18      	it	ne
 80054e8:	2201      	movne	r2, #1
 80054ea:	2e80      	cmp	r6, #128	@ 0x80
 80054ec:	d0df      	beq.n	80054ae <UART_WaitOnFlagUntilTimeout+0x10>
 80054ee:	2a00      	cmp	r2, #0
 80054f0:	d0dd      	beq.n	80054ae <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80054f2:	69da      	ldr	r2, [r3, #28]
 80054f4:	f012 0f08 	tst.w	r2, #8
 80054f8:	d111      	bne.n	800551e <UART_WaitOnFlagUntilTimeout+0x80>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80054fa:	69da      	ldr	r2, [r3, #28]
 80054fc:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8005500:	d0d5      	beq.n	80054ae <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005502:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005506:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8005508:	4628      	mov	r0, r5
 800550a:	f7ff fc3d 	bl	8004d88 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800550e:	2320      	movs	r3, #32
 8005510:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8005514:	2300      	movs	r3, #0
 8005516:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 800551a:	2003      	movs	r0, #3
 800551c:	e00c      	b.n	8005538 <UART_WaitOnFlagUntilTimeout+0x9a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800551e:	2408      	movs	r4, #8
 8005520:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8005522:	4628      	mov	r0, r5
 8005524:	f7ff fc30 	bl	8004d88 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005528:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800552c:	2300      	movs	r3, #0
 800552e:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8005532:	2001      	movs	r0, #1
 8005534:	e000      	b.n	8005538 <UART_WaitOnFlagUntilTimeout+0x9a>
  return HAL_OK;
 8005536:	2000      	movs	r0, #0
}
 8005538:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800553c:	2003      	movs	r0, #3
 800553e:	e7fb      	b.n	8005538 <UART_WaitOnFlagUntilTimeout+0x9a>
 8005540:	2003      	movs	r0, #3
 8005542:	e7f9      	b.n	8005538 <UART_WaitOnFlagUntilTimeout+0x9a>

08005544 <UART_CheckIdleState>:
{
 8005544:	b530      	push	{r4, r5, lr}
 8005546:	b083      	sub	sp, #12
 8005548:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800554a:	2300      	movs	r3, #0
 800554c:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8005550:	f7fb fbcc 	bl	8000cec <HAL_GetTick>
 8005554:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005556:	6822      	ldr	r2, [r4, #0]
 8005558:	6812      	ldr	r2, [r2, #0]
 800555a:	f012 0f08 	tst.w	r2, #8
 800555e:	d110      	bne.n	8005582 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005560:	6823      	ldr	r3, [r4, #0]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f013 0f04 	tst.w	r3, #4
 8005568:	d128      	bne.n	80055bc <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 800556a:	2320      	movs	r3, #32
 800556c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005570:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005574:	2000      	movs	r0, #0
 8005576:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005578:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 800557a:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800557e:	b003      	add	sp, #12
 8005580:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005582:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005586:	9300      	str	r3, [sp, #0]
 8005588:	4603      	mov	r3, r0
 800558a:	2200      	movs	r2, #0
 800558c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005590:	4620      	mov	r0, r4
 8005592:	f7ff ff84 	bl	800549e <UART_WaitOnFlagUntilTimeout>
 8005596:	2800      	cmp	r0, #0
 8005598:	d0e2      	beq.n	8005560 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800559a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800559c:	e852 3f00 	ldrex	r3, [r2]
 80055a0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055a4:	e842 3100 	strex	r1, r3, [r2]
 80055a8:	2900      	cmp	r1, #0
 80055aa:	d1f6      	bne.n	800559a <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 80055ac:	2320      	movs	r3, #32
 80055ae:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 80055b2:	2300      	movs	r3, #0
 80055b4:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 80055b8:	2003      	movs	r0, #3
 80055ba:	e7e0      	b.n	800557e <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055c0:	9300      	str	r3, [sp, #0]
 80055c2:	462b      	mov	r3, r5
 80055c4:	2200      	movs	r2, #0
 80055c6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80055ca:	4620      	mov	r0, r4
 80055cc:	f7ff ff67 	bl	800549e <UART_WaitOnFlagUntilTimeout>
 80055d0:	2800      	cmp	r0, #0
 80055d2:	d0ca      	beq.n	800556a <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80055d4:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d6:	e852 3f00 	ldrex	r3, [r2]
 80055da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055de:	e842 3100 	strex	r1, r3, [r2]
 80055e2:	2900      	cmp	r1, #0
 80055e4:	d1f6      	bne.n	80055d4 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055e6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e8:	f102 0308 	add.w	r3, r2, #8
 80055ec:	e853 3f00 	ldrex	r3, [r3]
 80055f0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f4:	3208      	adds	r2, #8
 80055f6:	e842 3100 	strex	r1, r3, [r2]
 80055fa:	2900      	cmp	r1, #0
 80055fc:	d1f3      	bne.n	80055e6 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 80055fe:	2320      	movs	r3, #32
 8005600:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8005604:	2300      	movs	r3, #0
 8005606:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 800560a:	2003      	movs	r0, #3
 800560c:	e7b7      	b.n	800557e <UART_CheckIdleState+0x3a>

0800560e <HAL_UART_Init>:
  if (huart == NULL)
 800560e:	b378      	cbz	r0, 8005670 <HAL_UART_Init+0x62>
{
 8005610:	b510      	push	{r4, lr}
 8005612:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8005614:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8005618:	b30b      	cbz	r3, 800565e <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 800561a:	2324      	movs	r3, #36	@ 0x24
 800561c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8005620:	6822      	ldr	r2, [r4, #0]
 8005622:	6813      	ldr	r3, [r2, #0]
 8005624:	f023 0301 	bic.w	r3, r3, #1
 8005628:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800562a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800562c:	b9e3      	cbnz	r3, 8005668 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800562e:	4620      	mov	r0, r4
 8005630:	f7ff fbd6 	bl	8004de0 <UART_SetConfig>
 8005634:	2801      	cmp	r0, #1
 8005636:	d011      	beq.n	800565c <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005638:	6822      	ldr	r2, [r4, #0]
 800563a:	6853      	ldr	r3, [r2, #4]
 800563c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8005640:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005642:	6822      	ldr	r2, [r4, #0]
 8005644:	6893      	ldr	r3, [r2, #8]
 8005646:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800564a:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 800564c:	6822      	ldr	r2, [r4, #0]
 800564e:	6813      	ldr	r3, [r2, #0]
 8005650:	f043 0301 	orr.w	r3, r3, #1
 8005654:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8005656:	4620      	mov	r0, r4
 8005658:	f7ff ff74 	bl	8005544 <UART_CheckIdleState>
}
 800565c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800565e:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8005662:	f7fc f963 	bl	800192c <HAL_UART_MspInit>
 8005666:	e7d8      	b.n	800561a <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8005668:	4620      	mov	r0, r4
 800566a:	f7ff feb3 	bl	80053d4 <UART_AdvFeatureConfig>
 800566e:	e7de      	b.n	800562e <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8005670:	2001      	movs	r0, #1
}
 8005672:	4770      	bx	lr

08005674 <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 8005674:	2800      	cmp	r0, #0
 8005676:	d042      	beq.n	80056fe <HAL_MultiProcessor_Init+0x8a>
{
 8005678:	b570      	push	{r4, r5, r6, lr}
 800567a:	460e      	mov	r6, r1
 800567c:	4615      	mov	r5, r2
 800567e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8005680:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8005684:	b353      	cbz	r3, 80056dc <HAL_MultiProcessor_Init+0x68>
  huart->gState = HAL_UART_STATE_BUSY;
 8005686:	2324      	movs	r3, #36	@ 0x24
 8005688:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800568c:	6822      	ldr	r2, [r4, #0]
 800568e:	6813      	ldr	r3, [r2, #0]
 8005690:	f023 0301 	bic.w	r3, r3, #1
 8005694:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005696:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005698:	bb2b      	cbnz	r3, 80056e6 <HAL_MultiProcessor_Init+0x72>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800569a:	4620      	mov	r0, r4
 800569c:	f7ff fba0 	bl	8004de0 <UART_SetConfig>
 80056a0:	2801      	cmp	r0, #1
 80056a2:	d01a      	beq.n	80056da <HAL_MultiProcessor_Init+0x66>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056a4:	6822      	ldr	r2, [r4, #0]
 80056a6:	6853      	ldr	r3, [r2, #4]
 80056a8:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80056ac:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056ae:	6822      	ldr	r2, [r4, #0]
 80056b0:	6893      	ldr	r3, [r2, #8]
 80056b2:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80056b6:	6093      	str	r3, [r2, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 80056b8:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80056bc:	d017      	beq.n	80056ee <HAL_MultiProcessor_Init+0x7a>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80056be:	6822      	ldr	r2, [r4, #0]
 80056c0:	6813      	ldr	r3, [r2, #0]
 80056c2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80056c6:	432b      	orrs	r3, r5
 80056c8:	6013      	str	r3, [r2, #0]
  __HAL_UART_ENABLE(huart);
 80056ca:	6822      	ldr	r2, [r4, #0]
 80056cc:	6813      	ldr	r3, [r2, #0]
 80056ce:	f043 0301 	orr.w	r3, r3, #1
 80056d2:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80056d4:	4620      	mov	r0, r4
 80056d6:	f7ff ff35 	bl	8005544 <UART_CheckIdleState>
}
 80056da:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 80056dc:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 80056e0:	f7fc f924 	bl	800192c <HAL_UART_MspInit>
 80056e4:	e7cf      	b.n	8005686 <HAL_MultiProcessor_Init+0x12>
    UART_AdvFeatureConfig(huart);
 80056e6:	4620      	mov	r0, r4
 80056e8:	f7ff fe74 	bl	80053d4 <UART_AdvFeatureConfig>
 80056ec:	e7d5      	b.n	800569a <HAL_MultiProcessor_Init+0x26>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 80056ee:	6822      	ldr	r2, [r4, #0]
 80056f0:	6853      	ldr	r3, [r2, #4]
 80056f2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80056f6:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 80056fa:	6053      	str	r3, [r2, #4]
 80056fc:	e7df      	b.n	80056be <HAL_MultiProcessor_Init+0x4a>
    return HAL_ERROR;
 80056fe:	2001      	movs	r0, #1
}
 8005700:	4770      	bx	lr
	...

08005704 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005704:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8005706:	b92b      	cbnz	r3, 8005714 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8005708:	2301      	movs	r3, #1
 800570a:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800570e:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8005712:	4770      	bx	lr
{
 8005714:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005716:	6803      	ldr	r3, [r0, #0]
 8005718:	689a      	ldr	r2, [r3, #8]
 800571a:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800571e:	6899      	ldr	r1, [r3, #8]
 8005720:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005722:	4d09      	ldr	r5, [pc, #36]	@ (8005748 <UARTEx_SetNbDataToProcess+0x44>)
 8005724:	5c6b      	ldrb	r3, [r5, r1]
 8005726:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[tx_fifo_threshold];
 8005728:	4c08      	ldr	r4, [pc, #32]	@ (800574c <UARTEx_SetNbDataToProcess+0x48>)
 800572a:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800572c:	fb93 f3f1 	sdiv	r3, r3, r1
 8005730:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005734:	5cab      	ldrb	r3, [r5, r2]
 8005736:	011b      	lsls	r3, r3, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 8005738:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800573a:	fb93 f3f2 	sdiv	r3, r3, r2
 800573e:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8005742:	bc30      	pop	{r4, r5}
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	08008e10 	.word	0x08008e10
 800574c:	08008e08 	.word	0x08008e08

08005750 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8005750:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8005754:	2b01      	cmp	r3, #1
 8005756:	d018      	beq.n	800578a <HAL_UARTEx_DisableFifoMode+0x3a>
 8005758:	2301      	movs	r3, #1
 800575a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800575e:	2324      	movs	r3, #36	@ 0x24
 8005760:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005764:	6803      	ldr	r3, [r0, #0]
 8005766:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005768:	6819      	ldr	r1, [r3, #0]
 800576a:	f021 0101 	bic.w	r1, r1, #1
 800576e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005770:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005774:	2300      	movs	r3, #0
 8005776:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005778:	6801      	ldr	r1, [r0, #0]
 800577a:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 800577c:	2220      	movs	r2, #32
 800577e:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8005782:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8005786:	4618      	mov	r0, r3
 8005788:	4770      	bx	lr
  __HAL_LOCK(huart);
 800578a:	2002      	movs	r0, #2
}
 800578c:	4770      	bx	lr

0800578e <HAL_UARTEx_SetTxFifoThreshold>:
{
 800578e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8005790:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8005794:	2b01      	cmp	r3, #1
 8005796:	d01d      	beq.n	80057d4 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8005798:	4604      	mov	r4, r0
 800579a:	2301      	movs	r3, #1
 800579c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80057a0:	2324      	movs	r3, #36	@ 0x24
 80057a2:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057a6:	6803      	ldr	r3, [r0, #0]
 80057a8:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	f022 0201 	bic.w	r2, r2, #1
 80057b0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057b2:	6802      	ldr	r2, [r0, #0]
 80057b4:	6893      	ldr	r3, [r2, #8]
 80057b6:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 80057ba:	4319      	orrs	r1, r3
 80057bc:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 80057be:	f7ff ffa1 	bl	8005704 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057c2:	6823      	ldr	r3, [r4, #0]
 80057c4:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80057c6:	2320      	movs	r3, #32
 80057c8:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 80057cc:	2000      	movs	r0, #0
 80057ce:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 80057d2:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80057d4:	2002      	movs	r0, #2
 80057d6:	e7fc      	b.n	80057d2 <HAL_UARTEx_SetTxFifoThreshold+0x44>

080057d8 <HAL_UARTEx_SetRxFifoThreshold>:
{
 80057d8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80057da:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d01d      	beq.n	800581e <HAL_UARTEx_SetRxFifoThreshold+0x46>
 80057e2:	4604      	mov	r4, r0
 80057e4:	2301      	movs	r3, #1
 80057e6:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 80057ea:	2324      	movs	r3, #36	@ 0x24
 80057ec:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057f0:	6803      	ldr	r3, [r0, #0]
 80057f2:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	f022 0201 	bic.w	r2, r2, #1
 80057fa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80057fc:	6802      	ldr	r2, [r0, #0]
 80057fe:	6893      	ldr	r3, [r2, #8]
 8005800:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8005804:	4319      	orrs	r1, r3
 8005806:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8005808:	f7ff ff7c 	bl	8005704 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800580c:	6823      	ldr	r3, [r4, #0]
 800580e:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005810:	2320      	movs	r3, #32
 8005812:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8005816:	2000      	movs	r0, #0
 8005818:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 800581c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800581e:	2002      	movs	r0, #2
 8005820:	e7fc      	b.n	800581c <HAL_UARTEx_SetRxFifoThreshold+0x44>

08005822 <HAL_WWDG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg)
{
  /* Check the WWDG handle allocation */
  if (hwwdg == NULL)
 8005822:	b188      	cbz	r0, 8005848 <HAL_WWDG_Init+0x26>
{
 8005824:	b510      	push	{r4, lr}
 8005826:	4604      	mov	r4, r0

  /* Init the low level hardware */
  hwwdg->MspInitCallback(hwwdg);
#else
  /* Init the low level hardware */
  HAL_WWDG_MspInit(hwwdg);
 8005828:	f7fc f93c 	bl	8001aa4 <HAL_WWDG_MspInit>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */

  /* Set WWDG Counter */
  WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter));
 800582c:	68e3      	ldr	r3, [r4, #12]
 800582e:	6822      	ldr	r2, [r4, #0]
 8005830:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005834:	6013      	str	r3, [r2, #0]

  /* Set WWDG Prescaler and Window */
  WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window));
 8005836:	6923      	ldr	r3, [r4, #16]
 8005838:	6862      	ldr	r2, [r4, #4]
 800583a:	4313      	orrs	r3, r2
 800583c:	68a1      	ldr	r1, [r4, #8]
 800583e:	6822      	ldr	r2, [r4, #0]
 8005840:	430b      	orrs	r3, r1
 8005842:	6053      	str	r3, [r2, #4]

  /* Return function status */
  return HAL_OK;
 8005844:	2000      	movs	r0, #0
}
 8005846:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005848:	2001      	movs	r0, #1
}
 800584a:	4770      	bx	lr

0800584c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800584c:	e7fe      	b.n	800584c <NMI_Handler>

0800584e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800584e:	e7fe      	b.n	800584e <HardFault_Handler>

08005850 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005850:	e7fe      	b.n	8005850 <MemManage_Handler>

08005852 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005852:	e7fe      	b.n	8005852 <BusFault_Handler>

08005854 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005854:	e7fe      	b.n	8005854 <UsageFault_Handler>

08005856 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005856:	4770      	bx	lr

08005858 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005858:	4770      	bx	lr

0800585a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800585a:	4770      	bx	lr

0800585c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800585c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800585e:	f7fb fa39 	bl	8000cd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005862:	bd08      	pop	{r3, pc}

08005864 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8005864:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005866:	4802      	ldr	r0, [pc, #8]	@ (8005870 <OTG_FS_IRQHandler+0xc>)
 8005868:	f7fc fc6b 	bl	8002142 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800586c:	bd08      	pop	{r3, pc}
 800586e:	bf00      	nop
 8005870:	20001b70 	.word	0x20001b70

08005874 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005874:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005876:	2300      	movs	r3, #0
 8005878:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800587a:	9b01      	ldr	r3, [sp, #4]
 800587c:	3301      	adds	r3, #1
 800587e:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 8005880:	9b01      	ldr	r3, [sp, #4]
 8005882:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005886:	d815      	bhi.n	80058b4 <USB_CoreReset+0x40>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005888:	6903      	ldr	r3, [r0, #16]
 800588a:	2b00      	cmp	r3, #0
 800588c:	daf5      	bge.n	800587a <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 800588e:	2300      	movs	r3, #0
 8005890:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005892:	6903      	ldr	r3, [r0, #16]
 8005894:	f043 0301 	orr.w	r3, r3, #1
 8005898:	6103      	str	r3, [r0, #16]

  do
  {
    count++;
 800589a:	9b01      	ldr	r3, [sp, #4]
 800589c:	3301      	adds	r3, #1
 800589e:	9301      	str	r3, [sp, #4]

    if (count > HAL_USB_TIMEOUT)
 80058a0:	9b01      	ldr	r3, [sp, #4]
 80058a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058a6:	d808      	bhi.n	80058ba <USB_CoreReset+0x46>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80058a8:	6903      	ldr	r3, [r0, #16]
 80058aa:	f013 0f01 	tst.w	r3, #1
 80058ae:	d1f4      	bne.n	800589a <USB_CoreReset+0x26>

  return HAL_OK;
 80058b0:	2000      	movs	r0, #0
 80058b2:	e000      	b.n	80058b6 <USB_CoreReset+0x42>
      return HAL_TIMEOUT;
 80058b4:	2003      	movs	r0, #3
}
 80058b6:	b002      	add	sp, #8
 80058b8:	4770      	bx	lr
      return HAL_TIMEOUT;
 80058ba:	2003      	movs	r0, #3
 80058bc:	e7fb      	b.n	80058b6 <USB_CoreReset+0x42>
	...

080058c0 <USB_CoreInit>:
{
 80058c0:	b084      	sub	sp, #16
 80058c2:	b510      	push	{r4, lr}
 80058c4:	4604      	mov	r4, r0
 80058c6:	a803      	add	r0, sp, #12
 80058c8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80058cc:	f89d 3011 	ldrb.w	r3, [sp, #17]
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d11f      	bne.n	8005914 <USB_CoreInit+0x54>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80058d4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80058d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80058da:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80058dc:	68e2      	ldr	r2, [r4, #12]
 80058de:	4b1f      	ldr	r3, [pc, #124]	@ (800595c <USB_CoreInit+0x9c>)
 80058e0:	4013      	ands	r3, r2
 80058e2:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80058e4:	68e3      	ldr	r3, [r4, #12]
 80058e6:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80058ea:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 80058ec:	f89d 3018 	ldrb.w	r3, [sp, #24]
 80058f0:	2b01      	cmp	r3, #1
 80058f2:	d00a      	beq.n	800590a <USB_CoreInit+0x4a>
    ret = USB_CoreReset(USBx);
 80058f4:	4620      	mov	r0, r4
 80058f6:	f7ff ffbd 	bl	8005874 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 80058fa:	f89d 300e 	ldrb.w	r3, [sp, #14]
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d01c      	beq.n	800593c <USB_CoreInit+0x7c>
}
 8005902:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005906:	b004      	add	sp, #16
 8005908:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800590a:	68e3      	ldr	r3, [r4, #12]
 800590c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005910:	60e3      	str	r3, [r4, #12]
 8005912:	e7ef      	b.n	80058f4 <USB_CoreInit+0x34>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005914:	68e3      	ldr	r3, [r4, #12]
 8005916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800591a:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 800591c:	4620      	mov	r0, r4
 800591e:	f7ff ffa9 	bl	8005874 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8005922:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8005926:	b923      	cbnz	r3, 8005932 <USB_CoreInit+0x72>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005928:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800592a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800592e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005930:	e7e3      	b.n	80058fa <USB_CoreInit+0x3a>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005932:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005934:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005938:	63a3      	str	r3, [r4, #56]	@ 0x38
 800593a:	e7de      	b.n	80058fa <USB_CoreInit+0x3a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800593c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800593e:	b29b      	uxth	r3, r3
 8005940:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8005942:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8005944:	4b06      	ldr	r3, [pc, #24]	@ (8005960 <USB_CoreInit+0xa0>)
 8005946:	4313      	orrs	r3, r2
 8005948:	65e3      	str	r3, [r4, #92]	@ 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800594a:	68a3      	ldr	r3, [r4, #8]
 800594c:	f043 0306 	orr.w	r3, r3, #6
 8005950:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005952:	68a3      	ldr	r3, [r4, #8]
 8005954:	f043 0320 	orr.w	r3, r3, #32
 8005958:	60a3      	str	r3, [r4, #8]
 800595a:	e7d2      	b.n	8005902 <USB_CoreInit+0x42>
 800595c:	ffbdffbf 	.word	0xffbdffbf
 8005960:	03ee0000 	.word	0x03ee0000

08005964 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8005964:	2a02      	cmp	r2, #2
 8005966:	d00a      	beq.n	800597e <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005968:	2209      	movs	r2, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800596a:	68c3      	ldr	r3, [r0, #12]
 800596c:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 8005970:	60c3      	str	r3, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005972:	68c3      	ldr	r3, [r0, #12]
 8005974:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8005978:	60c3      	str	r3, [r0, #12]
}
 800597a:	2000      	movs	r0, #0
 800597c:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800597e:	4b20      	ldr	r3, [pc, #128]	@ (8005a00 <USB_SetTurnaroundTime+0x9c>)
 8005980:	440b      	add	r3, r1
 8005982:	4a20      	ldr	r2, [pc, #128]	@ (8005a04 <USB_SetTurnaroundTime+0xa0>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d929      	bls.n	80059dc <USB_SetTurnaroundTime+0x78>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005988:	4b1f      	ldr	r3, [pc, #124]	@ (8005a08 <USB_SetTurnaroundTime+0xa4>)
 800598a:	440b      	add	r3, r1
 800598c:	4a1f      	ldr	r2, [pc, #124]	@ (8005a0c <USB_SetTurnaroundTime+0xa8>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d926      	bls.n	80059e0 <USB_SetTurnaroundTime+0x7c>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005992:	4b1f      	ldr	r3, [pc, #124]	@ (8005a10 <USB_SetTurnaroundTime+0xac>)
 8005994:	440b      	add	r3, r1
 8005996:	4a1f      	ldr	r2, [pc, #124]	@ (8005a14 <USB_SetTurnaroundTime+0xb0>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d923      	bls.n	80059e4 <USB_SetTurnaroundTime+0x80>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800599c:	4b1e      	ldr	r3, [pc, #120]	@ (8005a18 <USB_SetTurnaroundTime+0xb4>)
 800599e:	440b      	add	r3, r1
 80059a0:	4a1e      	ldr	r2, [pc, #120]	@ (8005a1c <USB_SetTurnaroundTime+0xb8>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d320      	bcc.n	80059e8 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80059a6:	4b1e      	ldr	r3, [pc, #120]	@ (8005a20 <USB_SetTurnaroundTime+0xbc>)
 80059a8:	440b      	add	r3, r1
 80059aa:	4a1e      	ldr	r2, [pc, #120]	@ (8005a24 <USB_SetTurnaroundTime+0xc0>)
 80059ac:	4293      	cmp	r3, r2
 80059ae:	d91d      	bls.n	80059ec <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80059b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005a28 <USB_SetTurnaroundTime+0xc4>)
 80059b2:	440b      	add	r3, r1
 80059b4:	4a1d      	ldr	r2, [pc, #116]	@ (8005a2c <USB_SetTurnaroundTime+0xc8>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d31a      	bcc.n	80059f0 <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80059ba:	4b1d      	ldr	r3, [pc, #116]	@ (8005a30 <USB_SetTurnaroundTime+0xcc>)
 80059bc:	440b      	add	r3, r1
 80059be:	4a1d      	ldr	r2, [pc, #116]	@ (8005a34 <USB_SetTurnaroundTime+0xd0>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d317      	bcc.n	80059f4 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80059c4:	4b1c      	ldr	r3, [pc, #112]	@ (8005a38 <USB_SetTurnaroundTime+0xd4>)
 80059c6:	440b      	add	r3, r1
 80059c8:	4a1c      	ldr	r2, [pc, #112]	@ (8005a3c <USB_SetTurnaroundTime+0xd8>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d314      	bcc.n	80059f8 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80059ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005a40 <USB_SetTurnaroundTime+0xdc>)
 80059d0:	440b      	add	r3, r1
 80059d2:	4a1c      	ldr	r2, [pc, #112]	@ (8005a44 <USB_SetTurnaroundTime+0xe0>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d211      	bcs.n	80059fc <USB_SetTurnaroundTime+0x98>
      UsbTrd = 0x7U;
 80059d8:	2207      	movs	r2, #7
 80059da:	e7c6      	b.n	800596a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 80059dc:	220f      	movs	r2, #15
 80059de:	e7c4      	b.n	800596a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 80059e0:	220e      	movs	r2, #14
 80059e2:	e7c2      	b.n	800596a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 80059e4:	220d      	movs	r2, #13
 80059e6:	e7c0      	b.n	800596a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 80059e8:	220c      	movs	r2, #12
 80059ea:	e7be      	b.n	800596a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 80059ec:	220b      	movs	r2, #11
 80059ee:	e7bc      	b.n	800596a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 80059f0:	220a      	movs	r2, #10
 80059f2:	e7ba      	b.n	800596a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 80059f4:	2209      	movs	r2, #9
 80059f6:	e7b8      	b.n	800596a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 80059f8:	2208      	movs	r2, #8
 80059fa:	e7b6      	b.n	800596a <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 80059fc:	2206      	movs	r2, #6
 80059fe:	e7b4      	b.n	800596a <USB_SetTurnaroundTime+0x6>
 8005a00:	ff275340 	.word	0xff275340
 8005a04:	000c34ff 	.word	0x000c34ff
 8005a08:	ff1b1e40 	.word	0xff1b1e40
 8005a0c:	000f423f 	.word	0x000f423f
 8005a10:	ff0bdc00 	.word	0xff0bdc00
 8005a14:	00124f7f 	.word	0x00124f7f
 8005a18:	fef98c80 	.word	0xfef98c80
 8005a1c:	0013d620 	.word	0x0013d620
 8005a20:	fee5b660 	.word	0xfee5b660
 8005a24:	0016e35f 	.word	0x0016e35f
 8005a28:	feced300 	.word	0xfeced300
 8005a2c:	001b7740 	.word	0x001b7740
 8005a30:	feb35bc0 	.word	0xfeb35bc0
 8005a34:	002191c0 	.word	0x002191c0
 8005a38:	fe91ca00 	.word	0xfe91ca00
 8005a3c:	00387520 	.word	0x00387520
 8005a40:	fe5954e0 	.word	0xfe5954e0
 8005a44:	00419ce0 	.word	0x00419ce0

08005a48 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005a48:	6883      	ldr	r3, [r0, #8]
 8005a4a:	f043 0301 	orr.w	r3, r3, #1
 8005a4e:	6083      	str	r3, [r0, #8]
}
 8005a50:	2000      	movs	r0, #0
 8005a52:	4770      	bx	lr

08005a54 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005a54:	6883      	ldr	r3, [r0, #8]
 8005a56:	f023 0301 	bic.w	r3, r3, #1
 8005a5a:	6083      	str	r3, [r0, #8]
}
 8005a5c:	2000      	movs	r0, #0
 8005a5e:	4770      	bx	lr

08005a60 <USB_FlushTxFifo>:
{
 8005a60:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005a62:	2300      	movs	r3, #0
 8005a64:	9301      	str	r3, [sp, #4]
    count++;
 8005a66:	9b01      	ldr	r3, [sp, #4]
 8005a68:	3301      	adds	r3, #1
 8005a6a:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8005a6c:	9b01      	ldr	r3, [sp, #4]
 8005a6e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a72:	d815      	bhi.n	8005aa0 <USB_FlushTxFifo+0x40>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a74:	6903      	ldr	r3, [r0, #16]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	daf5      	bge.n	8005a66 <USB_FlushTxFifo+0x6>
  count = 0U;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005a7e:	0189      	lsls	r1, r1, #6
 8005a80:	f041 0120 	orr.w	r1, r1, #32
 8005a84:	6101      	str	r1, [r0, #16]
    count++;
 8005a86:	9b01      	ldr	r3, [sp, #4]
 8005a88:	3301      	adds	r3, #1
 8005a8a:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8005a8c:	9b01      	ldr	r3, [sp, #4]
 8005a8e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a92:	d808      	bhi.n	8005aa6 <USB_FlushTxFifo+0x46>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005a94:	6903      	ldr	r3, [r0, #16]
 8005a96:	f013 0f20 	tst.w	r3, #32
 8005a9a:	d1f4      	bne.n	8005a86 <USB_FlushTxFifo+0x26>
  return HAL_OK;
 8005a9c:	2000      	movs	r0, #0
 8005a9e:	e000      	b.n	8005aa2 <USB_FlushTxFifo+0x42>
      return HAL_TIMEOUT;
 8005aa0:	2003      	movs	r0, #3
}
 8005aa2:	b002      	add	sp, #8
 8005aa4:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005aa6:	2003      	movs	r0, #3
 8005aa8:	e7fb      	b.n	8005aa2 <USB_FlushTxFifo+0x42>

08005aaa <USB_FlushRxFifo>:
{
 8005aaa:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	9301      	str	r3, [sp, #4]
    count++;
 8005ab0:	9b01      	ldr	r3, [sp, #4]
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8005ab6:	9b01      	ldr	r3, [sp, #4]
 8005ab8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005abc:	d813      	bhi.n	8005ae6 <USB_FlushRxFifo+0x3c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005abe:	6903      	ldr	r3, [r0, #16]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	daf5      	bge.n	8005ab0 <USB_FlushRxFifo+0x6>
  count = 0U;
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005ac8:	2310      	movs	r3, #16
 8005aca:	6103      	str	r3, [r0, #16]
    count++;
 8005acc:	9b01      	ldr	r3, [sp, #4]
 8005ace:	3301      	adds	r3, #1
 8005ad0:	9301      	str	r3, [sp, #4]
    if (count > HAL_USB_TIMEOUT)
 8005ad2:	9b01      	ldr	r3, [sp, #4]
 8005ad4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ad8:	d808      	bhi.n	8005aec <USB_FlushRxFifo+0x42>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005ada:	6903      	ldr	r3, [r0, #16]
 8005adc:	f013 0f10 	tst.w	r3, #16
 8005ae0:	d1f4      	bne.n	8005acc <USB_FlushRxFifo+0x22>
  return HAL_OK;
 8005ae2:	2000      	movs	r0, #0
 8005ae4:	e000      	b.n	8005ae8 <USB_FlushRxFifo+0x3e>
      return HAL_TIMEOUT;
 8005ae6:	2003      	movs	r0, #3
}
 8005ae8:	b002      	add	sp, #8
 8005aea:	4770      	bx	lr
      return HAL_TIMEOUT;
 8005aec:	2003      	movs	r0, #3
 8005aee:	e7fb      	b.n	8005ae8 <USB_FlushRxFifo+0x3e>

08005af0 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8005af0:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8005af4:	4319      	orrs	r1, r3
 8005af6:	f8c0 1800 	str.w	r1, [r0, #2048]	@ 0x800
}
 8005afa:	2000      	movs	r0, #0
 8005afc:	4770      	bx	lr
	...

08005b00 <USB_DevInit>:
{
 8005b00:	b084      	sub	sp, #16
 8005b02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b04:	4604      	mov	r4, r0
 8005b06:	a807      	add	r0, sp, #28
 8005b08:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  for (i = 0U; i < 15U; i++)
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	e006      	b.n	8005b1e <USB_DevInit+0x1e>
    USBx->DIEPTXF[i] = 0U;
 8005b10:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8005b14:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005b18:	2100      	movs	r1, #0
 8005b1a:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8005b1c:	3301      	adds	r3, #1
 8005b1e:	2b0e      	cmp	r3, #14
 8005b20:	d9f6      	bls.n	8005b10 <USB_DevInit+0x10>
  if (cfg.vbus_sensing_enable == 0U)
 8005b22:	f89d 6026 	ldrb.w	r6, [sp, #38]	@ 0x26
 8005b26:	bb06      	cbnz	r6, 8005b6a <USB_DevInit+0x6a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005b28:	f8d4 3804 	ldr.w	r3, [r4, #2052]	@ 0x804
 8005b2c:	f043 0302 	orr.w	r3, r3, #2
 8005b30:	f8c4 3804 	str.w	r3, [r4, #2052]	@ 0x804
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005b34:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005b36:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005b3a:	63a3      	str	r3, [r4, #56]	@ 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005b3c:	6823      	ldr	r3, [r4, #0]
 8005b3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b42:	6023      	str	r3, [r4, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005b44:	6823      	ldr	r3, [r4, #0]
 8005b46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005b4a:	6023      	str	r3, [r4, #0]
  USBx_PCGCCTL = 0U;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	f8c4 3e00 	str.w	r3, [r4, #3584]	@ 0xe00
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b52:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d111      	bne.n	8005b7e <USB_DevInit+0x7e>
    if (cfg.speed == USBD_HS_SPEED)
 8005b5a:	f89d 301f 	ldrb.w	r3, [sp, #31]
 8005b5e:	b94b      	cbnz	r3, 8005b74 <USB_DevInit+0x74>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005b60:	2100      	movs	r1, #0
 8005b62:	4620      	mov	r0, r4
 8005b64:	f7ff ffc4 	bl	8005af0 <USB_SetDevSpeed>
 8005b68:	e00d      	b.n	8005b86 <USB_DevInit+0x86>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005b6a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8005b6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005b70:	63a3      	str	r3, [r4, #56]	@ 0x38
 8005b72:	e7eb      	b.n	8005b4c <USB_DevInit+0x4c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005b74:	2101      	movs	r1, #1
 8005b76:	4620      	mov	r0, r4
 8005b78:	f7ff ffba 	bl	8005af0 <USB_SetDevSpeed>
 8005b7c:	e003      	b.n	8005b86 <USB_DevInit+0x86>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005b7e:	2103      	movs	r1, #3
 8005b80:	4620      	mov	r0, r4
 8005b82:	f7ff ffb5 	bl	8005af0 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005b86:	2110      	movs	r1, #16
 8005b88:	4620      	mov	r0, r4
 8005b8a:	f7ff ff69 	bl	8005a60 <USB_FlushTxFifo>
 8005b8e:	4605      	mov	r5, r0
 8005b90:	b100      	cbz	r0, 8005b94 <USB_DevInit+0x94>
    ret = HAL_ERROR;
 8005b92:	2501      	movs	r5, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005b94:	4620      	mov	r0, r4
 8005b96:	f7ff ff88 	bl	8005aaa <USB_FlushRxFifo>
 8005b9a:	b100      	cbz	r0, 8005b9e <USB_DevInit+0x9e>
    ret = HAL_ERROR;
 8005b9c:	2501      	movs	r5, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8005b9e:	f504 6c00 	add.w	ip, r4, #2048	@ 0x800
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005ba8:	f8cc 3014 	str.w	r3, [ip, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005bac:	f8cc 301c 	str.w	r3, [ip, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bb0:	e00d      	b.n	8005bce <USB_DevInit+0xce>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005bb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8005bb6:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8005bba:	e002      	b.n	8005bc2 <USB_DevInit+0xc2>
      USBx_INEP(i)->DIEPCTL = 0U;
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005bc6:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8005bca:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bcc:	3301      	adds	r3, #1
 8005bce:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8005bd2:	4299      	cmp	r1, r3
 8005bd4:	d90e      	bls.n	8005bf4 <USB_DevInit+0xf4>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005bd6:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8005bda:	f502 6110 	add.w	r1, r2, #2304	@ 0x900
 8005bde:	f8d2 0900 	ldr.w	r0, [r2, #2304]	@ 0x900
 8005be2:	2800      	cmp	r0, #0
 8005be4:	daea      	bge.n	8005bbc <USB_DevInit+0xbc>
      if (i == 0U)
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d1e3      	bne.n	8005bb2 <USB_DevInit+0xb2>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005bea:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8005bee:	f8c2 0900 	str.w	r0, [r2, #2304]	@ 0x900
 8005bf2:	e7e6      	b.n	8005bc2 <USB_DevInit+0xc2>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	e00a      	b.n	8005c0e <USB_DevInit+0x10e>
      if (i == 0U)
 8005bf8:	b1bb      	cbz	r3, 8005c2a <USB_DevInit+0x12a>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005bfa:	f04f 4790 	mov.w	r7, #1207959552	@ 0x48000000
 8005bfe:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005c02:	2200      	movs	r2, #0
 8005c04:	6102      	str	r2, [r0, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005c06:	f64f 327f 	movw	r2, #64383	@ 0xfb7f
 8005c0a:	6082      	str	r2, [r0, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	4299      	cmp	r1, r3
 8005c10:	d910      	bls.n	8005c34 <USB_DevInit+0x134>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c12:	eb04 1243 	add.w	r2, r4, r3, lsl #5
 8005c16:	f502 6030 	add.w	r0, r2, #2816	@ 0xb00
 8005c1a:	f8d2 7b00 	ldr.w	r7, [r2, #2816]	@ 0xb00
 8005c1e:	2f00      	cmp	r7, #0
 8005c20:	dbea      	blt.n	8005bf8 <USB_DevInit+0xf8>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005c22:	2700      	movs	r7, #0
 8005c24:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8005c28:	e7eb      	b.n	8005c02 <USB_DevInit+0x102>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005c2a:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
 8005c2e:	f8c2 7b00 	str.w	r7, [r2, #2816]	@ 0xb00
 8005c32:	e7e6      	b.n	8005c02 <USB_DevInit+0x102>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005c34:	f8dc 3010 	ldr.w	r3, [ip, #16]
 8005c38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c3c:	f8cc 3010 	str.w	r3, [ip, #16]
  USBx->GINTMSK = 0U;
 8005c40:	2300      	movs	r3, #0
 8005c42:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005c44:	f06f 4380 	mvn.w	r3, #1073741824	@ 0x40000000
 8005c48:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 8005c4a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8005c4e:	b91b      	cbnz	r3, 8005c58 <USB_DevInit+0x158>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005c50:	69a3      	ldr	r3, [r4, #24]
 8005c52:	f043 0310 	orr.w	r3, r3, #16
 8005c56:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005c58:	69a2      	ldr	r2, [r4, #24]
 8005c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8005c88 <USB_DevInit+0x188>)
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8005c60:	f89d 3022 	ldrb.w	r3, [sp, #34]	@ 0x22
 8005c64:	b11b      	cbz	r3, 8005c6e <USB_DevInit+0x16e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005c66:	69a3      	ldr	r3, [r4, #24]
 8005c68:	f043 0308 	orr.w	r3, r3, #8
 8005c6c:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8005c6e:	2e01      	cmp	r6, #1
 8005c70:	d004      	beq.n	8005c7c <USB_DevInit+0x17c>
}
 8005c72:	4628      	mov	r0, r5
 8005c74:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005c78:	b004      	add	sp, #16
 8005c7a:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005c7c:	69a2      	ldr	r2, [r4, #24]
 8005c7e:	4b03      	ldr	r3, [pc, #12]	@ (8005c8c <USB_DevInit+0x18c>)
 8005c80:	4313      	orrs	r3, r2
 8005c82:	61a3      	str	r3, [r4, #24]
 8005c84:	e7f5      	b.n	8005c72 <USB_DevInit+0x172>
 8005c86:	bf00      	nop
 8005c88:	803c3800 	.word	0x803c3800
 8005c8c:	40000004 	.word	0x40000004

08005c90 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005c90:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8005c94:	f003 0306 	and.w	r3, r3, #6
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005c98:	2b02      	cmp	r3, #2
 8005c9a:	d004      	beq.n	8005ca6 <USB_GetDevSpeed+0x16>
 8005c9c:	2b06      	cmp	r3, #6
 8005c9e:	d004      	beq.n	8005caa <USB_GetDevSpeed+0x1a>
 8005ca0:	b92b      	cbnz	r3, 8005cae <USB_GetDevSpeed+0x1e>
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005ca2:	2000      	movs	r0, #0
 8005ca4:	4770      	bx	lr
 8005ca6:	2002      	movs	r0, #2
 8005ca8:	4770      	bx	lr
 8005caa:	2002      	movs	r0, #2
 8005cac:	4770      	bx	lr
 8005cae:	200f      	movs	r0, #15
}
 8005cb0:	4770      	bx	lr
	...

08005cb4 <USB_ActivateEndpoint>:
{
 8005cb4:	b510      	push	{r4, lr}
  uint32_t epnum = (uint32_t)ep->num;
 8005cb6:	f891 c000 	ldrb.w	ip, [r1]
  if (ep->is_in == 1U)
 8005cba:	784b      	ldrb	r3, [r1, #1]
 8005cbc:	2b01      	cmp	r3, #1
 8005cbe:	d021      	beq.n	8005d04 <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005cc0:	f500 6e00 	add.w	lr, r0, #2048	@ 0x800
 8005cc4:	f8d0 381c 	ldr.w	r3, [r0, #2076]	@ 0x81c
 8005cc8:	f00c 040f 	and.w	r4, ip, #15
 8005ccc:	2201      	movs	r2, #1
 8005cce:	40a2      	lsls	r2, r4
 8005cd0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cd4:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005cd8:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8005cdc:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 8005ce0:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8005ce4:	d10c      	bne.n	8005d00 <USB_ActivateEndpoint+0x4c>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005ce6:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 8005cea:	688b      	ldr	r3, [r1, #8]
 8005cec:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005cf0:	7909      	ldrb	r1, [r1, #4]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005cf2:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
 8005cf6:	431a      	orrs	r2, r3
 8005cf8:	4b13      	ldr	r3, [pc, #76]	@ (8005d48 <USB_ActivateEndpoint+0x94>)
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 8005d00:	2000      	movs	r0, #0
 8005d02:	bd10      	pop	{r4, pc}
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005d04:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8005d08:	f00c 0e0f 	and.w	lr, ip, #15
 8005d0c:	fa03 f30e 	lsl.w	r3, r3, lr
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	4313      	orrs	r3, r2
 8005d14:	f8c0 381c 	str.w	r3, [r0, #2076]	@ 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005d18:	eb00 104c 	add.w	r0, r0, ip, lsl #5
 8005d1c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8005d20:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8005d24:	d1ec      	bne.n	8005d00 <USB_ActivateEndpoint+0x4c>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d26:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 8005d2a:	688b      	ldr	r3, [r1, #8]
 8005d2c:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005d30:	7909      	ldrb	r1, [r1, #4]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d32:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005d36:	ea43 538c 	orr.w	r3, r3, ip, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005d3a:	431a      	orrs	r2, r3
 8005d3c:	4b02      	ldr	r3, [pc, #8]	@ (8005d48 <USB_ActivateEndpoint+0x94>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8005d44:	e7dc      	b.n	8005d00 <USB_ActivateEndpoint+0x4c>
 8005d46:	bf00      	nop
 8005d48:	10008000 	.word	0x10008000

08005d4c <USB_DeactivateEndpoint>:
{
 8005d4c:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 8005d4e:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8005d50:	784a      	ldrb	r2, [r1, #1]
 8005d52:	2a01      	cmp	r2, #1
 8005d54:	d026      	beq.n	8005da4 <USB_DeactivateEndpoint+0x58>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005d56:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8005d5a:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8005d5e:	2a00      	cmp	r2, #0
 8005d60:	db52      	blt.n	8005e08 <USB_DeactivateEndpoint+0xbc>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005d62:	f8d0 483c 	ldr.w	r4, [r0, #2108]	@ 0x83c
 8005d66:	780a      	ldrb	r2, [r1, #0]
 8005d68:	f002 020f 	and.w	r2, r2, #15
 8005d6c:	f04f 0c01 	mov.w	ip, #1
 8005d70:	fa0c f202 	lsl.w	r2, ip, r2
 8005d74:	ea24 4202 	bic.w	r2, r4, r2, lsl #16
 8005d78:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005d7c:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8005d80:	7809      	ldrb	r1, [r1, #0]
 8005d82:	f001 010f 	and.w	r1, r1, #15
 8005d86:	fa0c fc01 	lsl.w	ip, ip, r1
 8005d8a:	ea22 420c 	bic.w	r2, r2, ip, lsl #16
 8005d8e:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005d92:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	@ 0xb00
 8005d96:	4a23      	ldr	r2, [pc, #140]	@ (8005e24 <USB_DeactivateEndpoint+0xd8>)
 8005d98:	400a      	ands	r2, r1
 8005d9a:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
}
 8005d9e:	2000      	movs	r0, #0
 8005da0:	bc30      	pop	{r4, r5}
 8005da2:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005da4:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8005da8:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8005dac:	2a00      	cmp	r2, #0
 8005dae:	db1e      	blt.n	8005dee <USB_DeactivateEndpoint+0xa2>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005db0:	f8d0 583c 	ldr.w	r5, [r0, #2108]	@ 0x83c
 8005db4:	780a      	ldrb	r2, [r1, #0]
 8005db6:	f002 020f 	and.w	r2, r2, #15
 8005dba:	2401      	movs	r4, #1
 8005dbc:	fa04 f202 	lsl.w	r2, r4, r2
 8005dc0:	b292      	uxth	r2, r2
 8005dc2:	ea25 0202 	bic.w	r2, r5, r2
 8005dc6:	f8c0 283c 	str.w	r2, [r0, #2108]	@ 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005dca:	f8d0 281c 	ldr.w	r2, [r0, #2076]	@ 0x81c
 8005dce:	7809      	ldrb	r1, [r1, #0]
 8005dd0:	f001 010f 	and.w	r1, r1, #15
 8005dd4:	408c      	lsls	r4, r1
 8005dd6:	b2a4      	uxth	r4, r4
 8005dd8:	ea22 0204 	bic.w	r2, r2, r4
 8005ddc:	f8c0 281c 	str.w	r2, [r0, #2076]	@ 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005de0:	f8d3 1900 	ldr.w	r1, [r3, #2304]	@ 0x900
 8005de4:	4a10      	ldr	r2, [pc, #64]	@ (8005e28 <USB_DeactivateEndpoint+0xdc>)
 8005de6:	400a      	ands	r2, r1
 8005de8:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8005dec:	e7d7      	b.n	8005d9e <USB_DeactivateEndpoint+0x52>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005dee:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8005df2:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8005df6:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005dfa:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 8005dfe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005e02:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
 8005e06:	e7d3      	b.n	8005db0 <USB_DeactivateEndpoint+0x64>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005e08:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8005e0c:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 8005e10:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005e14:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 8005e18:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005e1c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 8005e20:	e79f      	b.n	8005d62 <USB_DeactivateEndpoint+0x16>
 8005e22:	bf00      	nop
 8005e24:	eff37800 	.word	0xeff37800
 8005e28:	ec337800 	.word	0xec337800

08005e2c <USB_EPStopXfer>:
{
 8005e2c:	b410      	push	{r4}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	4602      	mov	r2, r0
  __IO uint32_t count = 0U;
 8005e32:	2300      	movs	r3, #0
 8005e34:	9301      	str	r3, [sp, #4]
  if (ep->is_in == 1U)
 8005e36:	7848      	ldrb	r0, [r1, #1]
 8005e38:	2801      	cmp	r0, #1
 8005e3a:	d00b      	beq.n	8005e54 <USB_EPStopXfer+0x28>
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e3c:	780b      	ldrb	r3, [r1, #0]
 8005e3e:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005e42:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8005e46:	2800      	cmp	r0, #0
 8005e48:	db2d      	blt.n	8005ea6 <USB_EPStopXfer+0x7a>
  HAL_StatusTypeDef ret = HAL_OK;
 8005e4a:	2000      	movs	r0, #0
}
 8005e4c:	b003      	add	sp, #12
 8005e4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005e52:	4770      	bx	lr
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e54:	780b      	ldrb	r3, [r1, #0]
 8005e56:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005e5a:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8005e5e:	2c00      	cmp	r4, #0
 8005e60:	db01      	blt.n	8005e66 <USB_EPStopXfer+0x3a>
  HAL_StatusTypeDef ret = HAL_OK;
 8005e62:	2000      	movs	r0, #0
 8005e64:	e7f2      	b.n	8005e4c <USB_EPStopXfer+0x20>
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005e66:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8005e6a:	f044 6400 	orr.w	r4, r4, #134217728	@ 0x8000000
 8005e6e:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005e72:	780b      	ldrb	r3, [r1, #0]
 8005e74:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005e78:	f8d3 4900 	ldr.w	r4, [r3, #2304]	@ 0x900
 8005e7c:	f044 4480 	orr.w	r4, r4, #1073741824	@ 0x40000000
 8005e80:	f8c3 4900 	str.w	r4, [r3, #2304]	@ 0x900
        count++;
 8005e84:	9b01      	ldr	r3, [sp, #4]
 8005e86:	3301      	adds	r3, #1
 8005e88:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8005e8a:	9c01      	ldr	r4, [sp, #4]
 8005e8c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8005e90:	429c      	cmp	r4, r3
 8005e92:	d8db      	bhi.n	8005e4c <USB_EPStopXfer+0x20>
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005e94:	780b      	ldrb	r3, [r1, #0]
 8005e96:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005e9a:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	dbf0      	blt.n	8005e84 <USB_EPStopXfer+0x58>
  HAL_StatusTypeDef ret = HAL_OK;
 8005ea2:	2000      	movs	r0, #0
 8005ea4:	e7d2      	b.n	8005e4c <USB_EPStopXfer+0x20>
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005ea6:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8005eaa:	f040 6000 	orr.w	r0, r0, #134217728	@ 0x8000000
 8005eae:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005eb2:	780b      	ldrb	r3, [r1, #0]
 8005eb4:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005eb8:	f8d3 0b00 	ldr.w	r0, [r3, #2816]	@ 0xb00
 8005ebc:	f040 4080 	orr.w	r0, r0, #1073741824	@ 0x40000000
 8005ec0:	f8c3 0b00 	str.w	r0, [r3, #2816]	@ 0xb00
        count++;
 8005ec4:	9b01      	ldr	r3, [sp, #4]
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	9301      	str	r3, [sp, #4]
        if (count > 10000U)
 8005eca:	9801      	ldr	r0, [sp, #4]
 8005ecc:	f242 7310 	movw	r3, #10000	@ 0x2710
 8005ed0:	4298      	cmp	r0, r3
 8005ed2:	d808      	bhi.n	8005ee6 <USB_EPStopXfer+0xba>
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005ed4:	780b      	ldrb	r3, [r1, #0]
 8005ed6:	eb02 1343 	add.w	r3, r2, r3, lsl #5
 8005eda:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	dbf0      	blt.n	8005ec4 <USB_EPStopXfer+0x98>
  HAL_StatusTypeDef ret = HAL_OK;
 8005ee2:	2000      	movs	r0, #0
 8005ee4:	e7b2      	b.n	8005e4c <USB_EPStopXfer+0x20>
          ret = HAL_ERROR;
 8005ee6:	2001      	movs	r0, #1
 8005ee8:	e7b0      	b.n	8005e4c <USB_EPStopXfer+0x20>

08005eea <USB_WritePacket>:
{
 8005eea:	b510      	push	{r4, lr}
 8005eec:	f89d 4008 	ldrb.w	r4, [sp, #8]
  if (dma == 0U)
 8005ef0:	b984      	cbnz	r4, 8005f14 <USB_WritePacket+0x2a>
    count32b = ((uint32_t)len + 3U) / 4U;
 8005ef2:	3303      	adds	r3, #3
 8005ef4:	ea4f 0e93 	mov.w	lr, r3, lsr #2
    for (i = 0U; i < count32b; i++)
 8005ef8:	f04f 0c00 	mov.w	ip, #0
 8005efc:	e008      	b.n	8005f10 <USB_WritePacket+0x26>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005efe:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 8005f02:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f06:	f851 4b04 	ldr.w	r4, [r1], #4
 8005f0a:	601c      	str	r4, [r3, #0]
    for (i = 0U; i < count32b; i++)
 8005f0c:	f10c 0c01 	add.w	ip, ip, #1
 8005f10:	45f4      	cmp	ip, lr
 8005f12:	d3f4      	bcc.n	8005efe <USB_WritePacket+0x14>
}
 8005f14:	2000      	movs	r0, #0
 8005f16:	bd10      	pop	{r4, pc}

08005f18 <USB_EPStartXfer>:
{
 8005f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005f1a:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 8005f1c:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8005f1e:	784b      	ldrb	r3, [r1, #1]
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d02d      	beq.n	8005f80 <USB_EPStartXfer+0x68>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005f24:	eb00 1c44 	add.w	ip, r0, r4, lsl #5
 8005f28:	f50c 6330 	add.w	r3, ip, #2816	@ 0xb00
 8005f2c:	691d      	ldr	r5, [r3, #16]
 8005f2e:	f36f 0512 	bfc	r5, #0, #19
 8005f32:	611d      	str	r5, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005f34:	691d      	ldr	r5, [r3, #16]
 8005f36:	f36f 45dc 	bfc	r5, #19, #10
 8005f3a:	611d      	str	r5, [r3, #16]
    if (epnum == 0U)
 8005f3c:	2c00      	cmp	r4, #0
 8005f3e:	f040 80ce 	bne.w	80060de <USB_EPStartXfer+0x1c6>
      if (ep->xfer_len > 0U)
 8005f42:	690c      	ldr	r4, [r1, #16]
 8005f44:	b10c      	cbz	r4, 8005f4a <USB_EPStartXfer+0x32>
        ep->xfer_len = ep->maxpacket;
 8005f46:	688c      	ldr	r4, [r1, #8]
 8005f48:	610c      	str	r4, [r1, #16]
      ep->xfer_size = ep->maxpacket;
 8005f4a:	688c      	ldr	r4, [r1, #8]
 8005f4c:	620c      	str	r4, [r1, #32]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005f4e:	691d      	ldr	r5, [r3, #16]
 8005f50:	f3c4 0412 	ubfx	r4, r4, #0, #19
 8005f54:	432c      	orrs	r4, r5
 8005f56:	611c      	str	r4, [r3, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f58:	691c      	ldr	r4, [r3, #16]
 8005f5a:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 8005f5e:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8005f60:	2a01      	cmp	r2, #1
 8005f62:	f000 80df 	beq.w	8006124 <USB_EPStartXfer+0x20c>
    if (ep->type == EP_TYPE_ISOC)
 8005f66:	790b      	ldrb	r3, [r1, #4]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	f000 80e1 	beq.w	8006130 <USB_EPStartXfer+0x218>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005f6e:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 8005f72:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005f76:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
}
 8005f7a:	2000      	movs	r0, #0
 8005f7c:	b003      	add	sp, #12
 8005f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 8005f80:	690b      	ldr	r3, [r1, #16]
 8005f82:	bb73      	cbnz	r3, 8005fe2 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005f84:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8005f88:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8005f8c:	f36f 45dc 	bfc	r5, #19, #10
 8005f90:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005f94:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8005f98:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 8005f9c:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005fa0:	f8d3 5910 	ldr.w	r5, [r3, #2320]	@ 0x910
 8005fa4:	f36f 0512 	bfc	r5, #0, #19
 8005fa8:	f8c3 5910 	str.w	r5, [r3, #2320]	@ 0x910
    if (dma == 1U)
 8005fac:	2a01      	cmp	r2, #1
 8005fae:	d054      	beq.n	800605a <USB_EPStartXfer+0x142>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005fb0:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8005fb4:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8005fb8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005fbc:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
      if (ep->type != EP_TYPE_ISOC)
 8005fc0:	790b      	ldrb	r3, [r1, #4]
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d072      	beq.n	80060ac <USB_EPStartXfer+0x194>
        if (ep->xfer_len > 0U)
 8005fc6:	690b      	ldr	r3, [r1, #16]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d0d6      	beq.n	8005f7a <USB_EPStartXfer+0x62>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005fcc:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
 8005fd0:	7809      	ldrb	r1, [r1, #0]
 8005fd2:	f001 010f 	and.w	r1, r1, #15
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	408a      	lsls	r2, r1
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	f8c0 3834 	str.w	r3, [r0, #2100]	@ 0x834
 8005fe0:	e7cb      	b.n	8005f7a <USB_EPStartXfer+0x62>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005fe2:	eb00 1344 	add.w	r3, r0, r4, lsl #5
 8005fe6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fea:	691d      	ldr	r5, [r3, #16]
 8005fec:	f36f 0512 	bfc	r5, #0, #19
 8005ff0:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005ff2:	691d      	ldr	r5, [r3, #16]
 8005ff4:	f36f 45dc 	bfc	r5, #19, #10
 8005ff8:	611d      	str	r5, [r3, #16]
      if (epnum == 0U)
 8005ffa:	b984      	cbnz	r4, 800601e <USB_EPStartXfer+0x106>
        if (ep->xfer_len > ep->maxpacket)
 8005ffc:	690e      	ldr	r6, [r1, #16]
 8005ffe:	688d      	ldr	r5, [r1, #8]
 8006000:	42ae      	cmp	r6, r5
 8006002:	d900      	bls.n	8006006 <USB_EPStartXfer+0xee>
          ep->xfer_len = ep->maxpacket;
 8006004:	610d      	str	r5, [r1, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006006:	691d      	ldr	r5, [r3, #16]
 8006008:	f445 2500 	orr.w	r5, r5, #524288	@ 0x80000
 800600c:	611d      	str	r5, [r3, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800600e:	691d      	ldr	r5, [r3, #16]
 8006010:	690e      	ldr	r6, [r1, #16]
 8006012:	f3c6 0c12 	ubfx	ip, r6, #0, #19
 8006016:	ea45 050c 	orr.w	r5, r5, ip
 800601a:	611d      	str	r5, [r3, #16]
 800601c:	e7c6      	b.n	8005fac <USB_EPStartXfer+0x94>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800601e:	690d      	ldr	r5, [r1, #16]
 8006020:	688e      	ldr	r6, [r1, #8]
 8006022:	4435      	add	r5, r6
 8006024:	3d01      	subs	r5, #1
 8006026:	fbb5 f5f6 	udiv	r5, r5, r6
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800602a:	691e      	ldr	r6, [r3, #16]
 800602c:	fa1f fc85 	uxth.w	ip, r5
 8006030:	4f49      	ldr	r7, [pc, #292]	@ (8006158 <USB_EPStartXfer+0x240>)
 8006032:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8006036:	4335      	orrs	r5, r6
 8006038:	611d      	str	r5, [r3, #16]
        if (ep->type == EP_TYPE_ISOC)
 800603a:	790d      	ldrb	r5, [r1, #4]
 800603c:	2d01      	cmp	r5, #1
 800603e:	d1e6      	bne.n	800600e <USB_EPStartXfer+0xf6>
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006040:	691d      	ldr	r5, [r3, #16]
 8006042:	f025 45c0 	bic.w	r5, r5, #1610612736	@ 0x60000000
 8006046:	611d      	str	r5, [r3, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006048:	691d      	ldr	r5, [r3, #16]
 800604a:	ea4f 7c4c 	mov.w	ip, ip, lsl #29
 800604e:	f00c 4cc0 	and.w	ip, ip, #1610612736	@ 0x60000000
 8006052:	ea45 050c 	orr.w	r5, r5, ip
 8006056:	611d      	str	r5, [r3, #16]
 8006058:	e7d9      	b.n	800600e <USB_EPStartXfer+0xf6>
      if ((uint32_t)ep->dma_addr != 0U)
 800605a:	69cb      	ldr	r3, [r1, #28]
 800605c:	b11b      	cbz	r3, 8006066 <USB_EPStartXfer+0x14e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800605e:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 8006062:	f8c2 3914 	str.w	r3, [r2, #2324]	@ 0x914
      if (ep->type == EP_TYPE_ISOC)
 8006066:	790b      	ldrb	r3, [r1, #4]
 8006068:	2b01      	cmp	r3, #1
 800606a:	d008      	beq.n	800607e <USB_EPStartXfer+0x166>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800606c:	eb00 1444 	add.w	r4, r0, r4, lsl #5
 8006070:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 8006074:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006078:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 800607c:	e77d      	b.n	8005f7a <USB_EPStartXfer+0x62>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800607e:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8006082:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006086:	d108      	bne.n	800609a <USB_EPStartXfer+0x182>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006088:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800608c:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 8006090:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006094:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 8006098:	e7e8      	b.n	800606c <USB_EPStartXfer+0x154>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800609a:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 800609e:	f8d2 3900 	ldr.w	r3, [r2, #2304]	@ 0x900
 80060a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060a6:	f8c2 3900 	str.w	r3, [r2, #2304]	@ 0x900
 80060aa:	e7df      	b.n	800606c <USB_EPStartXfer+0x154>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80060ac:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 80060b0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80060b4:	d10c      	bne.n	80060d0 <USB_EPStartXfer+0x1b8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80060b6:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80060ba:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80060be:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80060c2:	9200      	str	r2, [sp, #0]
 80060c4:	8a0b      	ldrh	r3, [r1, #16]
 80060c6:	780a      	ldrb	r2, [r1, #0]
 80060c8:	68c9      	ldr	r1, [r1, #12]
 80060ca:	f7ff ff0e 	bl	8005eea <USB_WritePacket>
 80060ce:	e754      	b.n	8005f7a <USB_EPStartXfer+0x62>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80060d0:	f8d4 3900 	ldr.w	r3, [r4, #2304]	@ 0x900
 80060d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060d8:	f8c4 3900 	str.w	r3, [r4, #2304]	@ 0x900
 80060dc:	e7f1      	b.n	80060c2 <USB_EPStartXfer+0x1aa>
      if (ep->xfer_len == 0U)
 80060de:	690c      	ldr	r4, [r1, #16]
 80060e0:	b954      	cbnz	r4, 80060f8 <USB_EPStartXfer+0x1e0>
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80060e2:	691c      	ldr	r4, [r3, #16]
 80060e4:	688d      	ldr	r5, [r1, #8]
 80060e6:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80060ea:	432c      	orrs	r4, r5
 80060ec:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80060ee:	691c      	ldr	r4, [r3, #16]
 80060f0:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80060f4:	611c      	str	r4, [r3, #16]
 80060f6:	e733      	b.n	8005f60 <USB_EPStartXfer+0x48>
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80060f8:	688d      	ldr	r5, [r1, #8]
 80060fa:	442c      	add	r4, r5
 80060fc:	3c01      	subs	r4, #1
 80060fe:	fbb4 f4f5 	udiv	r4, r4, r5
        ep->xfer_size = ep->maxpacket * pktcnt;
 8006102:	b2a4      	uxth	r4, r4
 8006104:	fb04 f505 	mul.w	r5, r4, r5
 8006108:	620d      	str	r5, [r1, #32]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800610a:	691d      	ldr	r5, [r3, #16]
 800610c:	4e12      	ldr	r6, [pc, #72]	@ (8006158 <USB_EPStartXfer+0x240>)
 800610e:	ea06 44c4 	and.w	r4, r6, r4, lsl #19
 8006112:	432c      	orrs	r4, r5
 8006114:	611c      	str	r4, [r3, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8006116:	691c      	ldr	r4, [r3, #16]
 8006118:	6a0d      	ldr	r5, [r1, #32]
 800611a:	f3c5 0512 	ubfx	r5, r5, #0, #19
 800611e:	432c      	orrs	r4, r5
 8006120:	611c      	str	r4, [r3, #16]
 8006122:	e71d      	b.n	8005f60 <USB_EPStartXfer+0x48>
      if ((uint32_t)ep->xfer_buff != 0U)
 8006124:	68ca      	ldr	r2, [r1, #12]
 8006126:	2a00      	cmp	r2, #0
 8006128:	f43f af1d 	beq.w	8005f66 <USB_EPStartXfer+0x4e>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800612c:	615a      	str	r2, [r3, #20]
 800612e:	e71a      	b.n	8005f66 <USB_EPStartXfer+0x4e>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006130:	f8d0 3808 	ldr.w	r3, [r0, #2056]	@ 0x808
 8006134:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8006138:	d106      	bne.n	8006148 <USB_EPStartXfer+0x230>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800613a:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 800613e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006142:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8006146:	e712      	b.n	8005f6e <USB_EPStartXfer+0x56>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006148:	f8dc 3b00 	ldr.w	r3, [ip, #2816]	@ 0xb00
 800614c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006150:	f8cc 3b00 	str.w	r3, [ip, #2816]	@ 0xb00
 8006154:	e70b      	b.n	8005f6e <USB_EPStartXfer+0x56>
 8006156:	bf00      	nop
 8006158:	1ff80000 	.word	0x1ff80000

0800615c <USB_ReadPacket>:
{
 800615c:	b510      	push	{r4, lr}
 800615e:	4684      	mov	ip, r0
 8006160:	4608      	mov	r0, r1
  uint32_t count32b = (uint32_t)len >> 2U;
 8006162:	ea4f 0e92 	mov.w	lr, r2, lsr #2
  uint16_t remaining_bytes = len % 4U;
 8006166:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 800616a:	2300      	movs	r3, #0
 800616c:	e005      	b.n	800617a <USB_ReadPacket+0x1e>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800616e:	f50c 5180 	add.w	r1, ip, #4096	@ 0x1000
 8006172:	6809      	ldr	r1, [r1, #0]
 8006174:	f840 1b04 	str.w	r1, [r0], #4
  for (i = 0U; i < count32b; i++)
 8006178:	3301      	adds	r3, #1
 800617a:	4573      	cmp	r3, lr
 800617c:	d3f7      	bcc.n	800616e <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 800617e:	b17a      	cbz	r2, 80061a0 <USB_ReadPacket+0x44>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006180:	f50c 5c80 	add.w	ip, ip, #4096	@ 0x1000
 8006184:	f8dc 4000 	ldr.w	r4, [ip]
    i = 0U;
 8006188:	2100      	movs	r1, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800618a:	b2cb      	uxtb	r3, r1
 800618c:	00db      	lsls	r3, r3, #3
 800618e:	fa24 f303 	lsr.w	r3, r4, r3
 8006192:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 8006196:	3101      	adds	r1, #1
      remaining_bytes--;
 8006198:	3a01      	subs	r2, #1
 800619a:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 800619c:	2a00      	cmp	r2, #0
 800619e:	d1f4      	bne.n	800618a <USB_ReadPacket+0x2e>
}
 80061a0:	bd10      	pop	{r4, pc}

080061a2 <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 80061a2:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80061a4:	784a      	ldrb	r2, [r1, #1]
 80061a6:	2a01      	cmp	r2, #1
 80061a8:	d014      	beq.n	80061d4 <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80061aa:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80061ae:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	@ 0xb00
 80061b2:	2a00      	cmp	r2, #0
 80061b4:	db06      	blt.n	80061c4 <USB_EPSetStall+0x22>
 80061b6:	b12b      	cbz	r3, 80061c4 <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80061b8:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80061bc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80061c0:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80061c4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80061c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80061cc:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
}
 80061d0:	2000      	movs	r0, #0
 80061d2:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80061d4:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80061d8:	f8d0 2900 	ldr.w	r2, [r0, #2304]	@ 0x900
 80061dc:	2a00      	cmp	r2, #0
 80061de:	db06      	blt.n	80061ee <USB_EPSetStall+0x4c>
 80061e0:	b12b      	cbz	r3, 80061ee <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80061e2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80061e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80061ea:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80061ee:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 80061f2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80061f6:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 80061fa:	e7e9      	b.n	80061d0 <USB_EPSetStall+0x2e>

080061fc <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 80061fc:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80061fe:	784a      	ldrb	r2, [r1, #1]
 8006200:	2a01      	cmp	r2, #1
 8006202:	d00e      	beq.n	8006222 <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006204:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8006208:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800620c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006210:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006214:	790b      	ldrb	r3, [r1, #4]
 8006216:	3b02      	subs	r3, #2
 8006218:	b2db      	uxtb	r3, r3
 800621a:	2b01      	cmp	r3, #1
 800621c:	d915      	bls.n	800624a <USB_EPClearStall+0x4e>
}
 800621e:	2000      	movs	r0, #0
 8006220:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006222:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8006226:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800622a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800622e:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006232:	790b      	ldrb	r3, [r1, #4]
 8006234:	3b02      	subs	r3, #2
 8006236:	b2db      	uxtb	r3, r3
 8006238:	2b01      	cmp	r3, #1
 800623a:	d8f0      	bhi.n	800621e <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800623c:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 8006240:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006244:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
 8006248:	e7e9      	b.n	800621e <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800624a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 800624e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006252:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 8006256:	e7e2      	b.n	800621e <USB_EPClearStall+0x22>

08006258 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006258:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 800625c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006260:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006264:	f8d0 3800 	ldr.w	r3, [r0, #2048]	@ 0x800
 8006268:	0109      	lsls	r1, r1, #4
 800626a:	f401 61fe 	and.w	r1, r1, #2032	@ 0x7f0
 800626e:	430b      	orrs	r3, r1
 8006270:	f8c0 3800 	str.w	r3, [r0, #2048]	@ 0x800
}
 8006274:	2000      	movs	r0, #0
 8006276:	4770      	bx	lr

08006278 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006278:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 800627c:	f023 0303 	bic.w	r3, r3, #3
 8006280:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006284:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8006288:	f023 0302 	bic.w	r3, r3, #2
 800628c:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8006290:	2000      	movs	r0, #0
 8006292:	4770      	bx	lr

08006294 <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006294:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	@ 0xe00
 8006298:	f023 0303 	bic.w	r3, r3, #3
 800629c:	f8c0 3e00 	str.w	r3, [r0, #3584]	@ 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80062a0:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 80062a4:	f043 0302 	orr.w	r3, r3, #2
 80062a8:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 80062ac:	2000      	movs	r0, #0
 80062ae:	4770      	bx	lr

080062b0 <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 80062b0:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 80062b2:	6980      	ldr	r0, [r0, #24]
}
 80062b4:	4010      	ands	r0, r2
 80062b6:	4770      	bx	lr

080062b8 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80062b8:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 80062bc:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80062c0:	69c0      	ldr	r0, [r0, #28]
 80062c2:	4018      	ands	r0, r3
}
 80062c4:	0c00      	lsrs	r0, r0, #16
 80062c6:	4770      	bx	lr

080062c8 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80062c8:	f8d0 3818 	ldr.w	r3, [r0, #2072]	@ 0x818
 80062cc:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80062d0:	69c0      	ldr	r0, [r0, #28]
 80062d2:	4018      	ands	r0, r3
}
 80062d4:	b280      	uxth	r0, r0
 80062d6:	4770      	bx	lr

080062d8 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80062d8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 80062dc:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	@ 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80062e0:	f500 6000 	add.w	r0, r0, #2048	@ 0x800
 80062e4:	6940      	ldr	r0, [r0, #20]
}
 80062e6:	4010      	ands	r0, r2
 80062e8:	4770      	bx	lr

080062ea <USB_ReadDevInEPInterrupt>:
  msk = USBx_DEVICE->DIEPMSK;
 80062ea:	f8d0 2810 	ldr.w	r2, [r0, #2064]	@ 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 80062ee:	f8d0 3834 	ldr.w	r3, [r0, #2100]	@ 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80062f2:	f001 0c0f 	and.w	ip, r1, #15
 80062f6:	fa23 f30c 	lsr.w	r3, r3, ip
 80062fa:	01db      	lsls	r3, r3, #7
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	4313      	orrs	r3, r2
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006300:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 8006304:	f500 6010 	add.w	r0, r0, #2304	@ 0x900
 8006308:	6880      	ldr	r0, [r0, #8]
}
 800630a:	4018      	ands	r0, r3
 800630c:	4770      	bx	lr

0800630e <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 800630e:	6940      	ldr	r0, [r0, #20]
}
 8006310:	f000 0001 	and.w	r0, r0, #1
 8006314:	4770      	bx	lr

08006316 <USB_SetCurrentMode>:
{
 8006316:	b538      	push	{r3, r4, r5, lr}
 8006318:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800631a:	68c3      	ldr	r3, [r0, #12]
 800631c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8006320:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8006322:	2901      	cmp	r1, #1
 8006324:	d013      	beq.n	800634e <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 8006326:	bb19      	cbnz	r1, 8006370 <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006328:	68c3      	ldr	r3, [r0, #12]
 800632a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800632e:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8006330:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8006332:	200a      	movs	r0, #10
 8006334:	f7fa fce0 	bl	8000cf8 <HAL_Delay>
      ms += 10U;
 8006338:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800633a:	4628      	mov	r0, r5
 800633c:	f7ff ffe7 	bl	800630e <USB_GetMode>
 8006340:	b108      	cbz	r0, 8006346 <USB_SetCurrentMode+0x30>
 8006342:	2cc7      	cmp	r4, #199	@ 0xc7
 8006344:	d9f5      	bls.n	8006332 <USB_SetCurrentMode+0x1c>
  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006346:	2cc8      	cmp	r4, #200	@ 0xc8
 8006348:	d014      	beq.n	8006374 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 800634a:	2000      	movs	r0, #0
}
 800634c:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800634e:	68c3      	ldr	r3, [r0, #12]
 8006350:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006354:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8006356:	2400      	movs	r4, #0
      HAL_Delay(10U);
 8006358:	200a      	movs	r0, #10
 800635a:	f7fa fccd 	bl	8000cf8 <HAL_Delay>
      ms += 10U;
 800635e:	340a      	adds	r4, #10
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006360:	4628      	mov	r0, r5
 8006362:	f7ff ffd4 	bl	800630e <USB_GetMode>
 8006366:	2801      	cmp	r0, #1
 8006368:	d0ed      	beq.n	8006346 <USB_SetCurrentMode+0x30>
 800636a:	2cc7      	cmp	r4, #199	@ 0xc7
 800636c:	d9f4      	bls.n	8006358 <USB_SetCurrentMode+0x42>
 800636e:	e7ea      	b.n	8006346 <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 8006370:	2001      	movs	r0, #1
 8006372:	e7eb      	b.n	800634c <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 8006374:	2001      	movs	r0, #1
 8006376:	e7e9      	b.n	800634c <USB_SetCurrentMode+0x36>

08006378 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006378:	f8d0 3900 	ldr.w	r3, [r0, #2304]	@ 0x900
 800637c:	f36f 030a 	bfc	r3, #0, #11
 8006380:	f8c0 3900 	str.w	r3, [r0, #2304]	@ 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006384:	f8d0 3804 	ldr.w	r3, [r0, #2052]	@ 0x804
 8006388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800638c:	f8c0 3804 	str.w	r3, [r0, #2052]	@ 0x804
}
 8006390:	2000      	movs	r0, #0
 8006392:	4770      	bx	lr

08006394 <USB_EP0_OutStart>:
{
 8006394:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006396:	6c04      	ldr	r4, [r0, #64]	@ 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006398:	4b15      	ldr	r3, [pc, #84]	@ (80063f0 <USB_EP0_OutStart+0x5c>)
 800639a:	429c      	cmp	r4, r3
 800639c:	d903      	bls.n	80063a6 <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800639e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	db16      	blt.n	80063d4 <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80063a6:	2400      	movs	r4, #0
 80063a8:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80063ac:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80063b0:	f444 2400 	orr.w	r4, r4, #524288	@ 0x80000
 80063b4:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80063b8:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80063bc:	f044 0418 	orr.w	r4, r4, #24
 80063c0:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80063c4:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	@ 0xb10
 80063c8:	f044 44c0 	orr.w	r4, r4, #1610612736	@ 0x60000000
 80063cc:	f8c0 4b10 	str.w	r4, [r0, #2832]	@ 0xb10
  if (dma == 1U)
 80063d0:	2901      	cmp	r1, #1
 80063d2:	d003      	beq.n	80063dc <USB_EP0_OutStart+0x48>
}
 80063d4:	2000      	movs	r0, #0
 80063d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063da:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80063dc:	f8c0 2b14 	str.w	r2, [r0, #2836]	@ 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80063e0:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	@ 0xb00
 80063e4:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80063e8:	f8c0 3b00 	str.w	r3, [r0, #2816]	@ 0xb00
 80063ec:	e7f2      	b.n	80063d4 <USB_EP0_OutStart+0x40>
 80063ee:	bf00      	nop
 80063f0:	4f54300a 	.word	0x4f54300a

080063f4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80063f4:	b570      	push	{r4, r5, r6, lr}
 80063f6:	460c      	mov	r4, r1
 80063f8:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80063fa:	2500      	movs	r5, #0
 80063fc:	e006      	b.n	800640c <_read+0x18>
  {
    *ptr++ = __io_getchar();
 80063fe:	f3af 8000 	nop.w
 8006402:	4621      	mov	r1, r4
 8006404:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006408:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 800640a:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800640c:	42b5      	cmp	r5, r6
 800640e:	dbf6      	blt.n	80063fe <_read+0xa>
  }

  return len;
}
 8006410:	4630      	mov	r0, r6
 8006412:	bd70      	pop	{r4, r5, r6, pc}

08006414 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006414:	b570      	push	{r4, r5, r6, lr}
 8006416:	460c      	mov	r4, r1
 8006418:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800641a:	2500      	movs	r5, #0
 800641c:	e004      	b.n	8006428 <_write+0x14>
  {
    __io_putchar(*ptr++);
 800641e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006422:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006426:	3501      	adds	r5, #1
 8006428:	42b5      	cmp	r5, r6
 800642a:	dbf8      	blt.n	800641e <_write+0xa>
  }
  return len;
}
 800642c:	4630      	mov	r0, r6
 800642e:	bd70      	pop	{r4, r5, r6, pc}

08006430 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8006430:	f04f 30ff 	mov.w	r0, #4294967295
 8006434:	4770      	bx	lr

08006436 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8006436:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800643a:	604b      	str	r3, [r1, #4]
  return 0;
}
 800643c:	2000      	movs	r0, #0
 800643e:	4770      	bx	lr

08006440 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8006440:	2001      	movs	r0, #1
 8006442:	4770      	bx	lr

08006444 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8006444:	2000      	movs	r0, #0
 8006446:	4770      	bx	lr

08006448 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006448:	b510      	push	{r4, lr}
 800644a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800644c:	4a0c      	ldr	r2, [pc, #48]	@ (8006480 <_sbrk+0x38>)
 800644e:	490d      	ldr	r1, [pc, #52]	@ (8006484 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006450:	480d      	ldr	r0, [pc, #52]	@ (8006488 <_sbrk+0x40>)
 8006452:	6800      	ldr	r0, [r0, #0]
 8006454:	b140      	cbz	r0, 8006468 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006456:	480c      	ldr	r0, [pc, #48]	@ (8006488 <_sbrk+0x40>)
 8006458:	6800      	ldr	r0, [r0, #0]
 800645a:	4403      	add	r3, r0
 800645c:	1a52      	subs	r2, r2, r1
 800645e:	4293      	cmp	r3, r2
 8006460:	d806      	bhi.n	8006470 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8006462:	4a09      	ldr	r2, [pc, #36]	@ (8006488 <_sbrk+0x40>)
 8006464:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8006466:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8006468:	4807      	ldr	r0, [pc, #28]	@ (8006488 <_sbrk+0x40>)
 800646a:	4c08      	ldr	r4, [pc, #32]	@ (800648c <_sbrk+0x44>)
 800646c:	6004      	str	r4, [r0, #0]
 800646e:	e7f2      	b.n	8006456 <_sbrk+0xe>
    errno = ENOMEM;
 8006470:	f001 fd00 	bl	8007e74 <__errno>
 8006474:	230c      	movs	r3, #12
 8006476:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8006478:	f04f 30ff 	mov.w	r0, #4294967295
 800647c:	e7f3      	b.n	8006466 <_sbrk+0x1e>
 800647e:	bf00      	nop
 8006480:	20020000 	.word	0x20020000
 8006484:	00006000 	.word	0x00006000
 8006488:	20000670 	.word	0x20000670
 800648c:	200023a8 	.word	0x200023a8

08006490 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006490:	4a31      	ldr	r2, [pc, #196]	@ (8006558 <SystemInit+0xc8>)
 8006492:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8006496:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800649a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800649e:	4b2f      	ldr	r3, [pc, #188]	@ (800655c <SystemInit+0xcc>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 030f 	and.w	r3, r3, #15
 80064a6:	2b06      	cmp	r3, #6
 80064a8:	d806      	bhi.n	80064b8 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80064aa:	4a2c      	ldr	r2, [pc, #176]	@ (800655c <SystemInit+0xcc>)
 80064ac:	6813      	ldr	r3, [r2, #0]
 80064ae:	f023 030f 	bic.w	r3, r3, #15
 80064b2:	f043 0307 	orr.w	r3, r3, #7
 80064b6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80064b8:	4b29      	ldr	r3, [pc, #164]	@ (8006560 <SystemInit+0xd0>)
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	f042 0201 	orr.w	r2, r2, #1
 80064c0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80064c2:	2200      	movs	r2, #0
 80064c4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80064c6:	6819      	ldr	r1, [r3, #0]
 80064c8:	4a26      	ldr	r2, [pc, #152]	@ (8006564 <SystemInit+0xd4>)
 80064ca:	400a      	ands	r2, r1
 80064cc:	601a      	str	r2, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80064ce:	4b23      	ldr	r3, [pc, #140]	@ (800655c <SystemInit+0xcc>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f013 0f08 	tst.w	r3, #8
 80064d6:	d006      	beq.n	80064e6 <SystemInit+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80064d8:	4a20      	ldr	r2, [pc, #128]	@ (800655c <SystemInit+0xcc>)
 80064da:	6813      	ldr	r3, [r2, #0]
 80064dc:	f023 030f 	bic.w	r3, r3, #15
 80064e0:	f043 0307 	orr.w	r3, r3, #7
 80064e4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80064e6:	4b1e      	ldr	r3, [pc, #120]	@ (8006560 <SystemInit+0xd0>)
 80064e8:	2200      	movs	r2, #0
 80064ea:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80064ec:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80064ee:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80064f0:	491d      	ldr	r1, [pc, #116]	@ (8006568 <SystemInit+0xd8>)
 80064f2:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80064f4:	491d      	ldr	r1, [pc, #116]	@ (800656c <SystemInit+0xdc>)
 80064f6:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80064f8:	491d      	ldr	r1, [pc, #116]	@ (8006570 <SystemInit+0xe0>)
 80064fa:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80064fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80064fe:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8006500:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8006502:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8006504:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006506:	6819      	ldr	r1, [r3, #0]
 8006508:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 800650c:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800650e:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8006510:	4b18      	ldr	r3, [pc, #96]	@ (8006574 <SystemInit+0xe4>)
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f36f 030f 	bfc	r3, #0, #16
 8006518:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800651c:	d203      	bcs.n	8006526 <SystemInit+0x96>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800651e:	4b16      	ldr	r3, [pc, #88]	@ (8006578 <SystemInit+0xe8>)
 8006520:	2201      	movs	r2, #1
 8006522:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8006526:	4b0e      	ldr	r3, [pc, #56]	@ (8006560 <SystemInit+0xd0>)
 8006528:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800652c:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8006530:	d110      	bne.n	8006554 <SystemInit+0xc4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8006532:	4b0b      	ldr	r3, [pc, #44]	@ (8006560 <SystemInit+0xd0>)
 8006534:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8006538:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800653c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8006540:	4a0e      	ldr	r2, [pc, #56]	@ (800657c <SystemInit+0xec>)
 8006542:	f243 01d2 	movw	r1, #12498	@ 0x30d2
 8006546:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8006548:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800654c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006550:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	e000ed00 	.word	0xe000ed00
 800655c:	52002000 	.word	0x52002000
 8006560:	58024400 	.word	0x58024400
 8006564:	eaf6ed7f 	.word	0xeaf6ed7f
 8006568:	02020200 	.word	0x02020200
 800656c:	01ff0000 	.word	0x01ff0000
 8006570:	01010280 	.word	0x01010280
 8006574:	5c001000 	.word	0x5c001000
 8006578:	51008000 	.word	0x51008000
 800657c:	52004000 	.word	0x52004000

08006580 <ExitRun0Mode>:
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8006580:	4a05      	ldr	r2, [pc, #20]	@ (8006598 <ExitRun0Mode+0x18>)
 8006582:	68d3      	ldr	r3, [r2, #12]
 8006584:	f043 0302 	orr.w	r3, r3, #2
 8006588:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800658a:	4b03      	ldr	r3, [pc, #12]	@ (8006598 <ExitRun0Mode+0x18>)
 800658c:	685b      	ldr	r3, [r3, #4]
 800658e:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8006592:	d0fa      	beq.n	800658a <ExitRun0Mode+0xa>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8006594:	4770      	bx	lr
 8006596:	bf00      	nop
 8006598:	58024800 	.word	0x58024800

0800659c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800659c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800659e:	2200      	movs	r2, #0
 80065a0:	4910      	ldr	r1, [pc, #64]	@ (80065e4 <MX_USB_DEVICE_Init+0x48>)
 80065a2:	4811      	ldr	r0, [pc, #68]	@ (80065e8 <MX_USB_DEVICE_Init+0x4c>)
 80065a4:	f000 fc1c 	bl	8006de0 <USBD_Init>
 80065a8:	b980      	cbnz	r0, 80065cc <MX_USB_DEVICE_Init+0x30>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80065aa:	4910      	ldr	r1, [pc, #64]	@ (80065ec <MX_USB_DEVICE_Init+0x50>)
 80065ac:	480e      	ldr	r0, [pc, #56]	@ (80065e8 <MX_USB_DEVICE_Init+0x4c>)
 80065ae:	f000 fc3b 	bl	8006e28 <USBD_RegisterClass>
 80065b2:	b970      	cbnz	r0, 80065d2 <MX_USB_DEVICE_Init+0x36>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80065b4:	490e      	ldr	r1, [pc, #56]	@ (80065f0 <MX_USB_DEVICE_Init+0x54>)
 80065b6:	480c      	ldr	r0, [pc, #48]	@ (80065e8 <MX_USB_DEVICE_Init+0x4c>)
 80065b8:	f000 fa3b 	bl	8006a32 <USBD_CDC_RegisterInterface>
 80065bc:	b960      	cbnz	r0, 80065d8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80065be:	480a      	ldr	r0, [pc, #40]	@ (80065e8 <MX_USB_DEVICE_Init+0x4c>)
 80065c0:	f000 fc60 	bl	8006e84 <USBD_Start>
 80065c4:	b958      	cbnz	r0, 80065de <MX_USB_DEVICE_Init+0x42>
  {
    Error_Handler();
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80065c6:	f7fc f927 	bl	8002818 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80065ca:	bd08      	pop	{r3, pc}
    Error_Handler();
 80065cc:	f7fa f8ac 	bl	8000728 <Error_Handler>
 80065d0:	e7eb      	b.n	80065aa <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 80065d2:	f7fa f8a9 	bl	8000728 <Error_Handler>
 80065d6:	e7ed      	b.n	80065b4 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 80065d8:	f7fa f8a6 	bl	8000728 <Error_Handler>
 80065dc:	e7ef      	b.n	80065be <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 80065de:	f7fa f8a3 	bl	8000728 <Error_Handler>
 80065e2:	e7f0      	b.n	80065c6 <MX_USB_DEVICE_Init+0x2a>
 80065e4:	200000e0 	.word	0x200000e0
 80065e8:	20000674 	.word	0x20000674
 80065ec:	20000054 	.word	0x20000054
 80065f0:	20000098 	.word	0x20000098

080065f4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80065f4:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80065f6:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80065fa:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80065fe:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]

  if (hcdc == NULL)
 8006602:	b18c      	cbz	r4, 8006628 <USBD_CDC_EP0_RxReady+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006604:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8006608:	6843      	ldr	r3, [r0, #4]
 800660a:	b17b      	cbz	r3, 800662c <USBD_CDC_EP0_RxReady+0x38>
 800660c:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 8006610:	28ff      	cmp	r0, #255	@ 0xff
 8006612:	d00d      	beq.n	8006630 <USBD_CDC_EP0_RxReady+0x3c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006614:	689b      	ldr	r3, [r3, #8]
 8006616:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 800661a:	4621      	mov	r1, r4
 800661c:	4798      	blx	r3
                                                                     (uint8_t *)hcdc->data,
                                                                     (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 800661e:	23ff      	movs	r3, #255	@ 0xff
 8006620:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006624:	2000      	movs	r0, #0
}
 8006626:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8006628:	2003      	movs	r0, #3
 800662a:	e7fc      	b.n	8006626 <USBD_CDC_EP0_RxReady+0x32>
  return (uint8_t)USBD_OK;
 800662c:	2000      	movs	r0, #0
 800662e:	e7fa      	b.n	8006626 <USBD_CDC_EP0_RxReady+0x32>
 8006630:	2000      	movs	r0, #0
 8006632:	e7f8      	b.n	8006626 <USBD_CDC_EP0_RxReady+0x32>

08006634 <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006634:	230a      	movs	r3, #10
 8006636:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8006638:	4800      	ldr	r0, [pc, #0]	@ (800663c <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800663a:	4770      	bx	lr
 800663c:	2000008c 	.word	0x2000008c

08006640 <USBD_CDC_GetOtherSpeedCfgDesc>:
{
 8006640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006642:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006644:	4f0f      	ldr	r7, [pc, #60]	@ (8006684 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 8006646:	2182      	movs	r1, #130	@ 0x82
 8006648:	4638      	mov	r0, r7
 800664a:	f000 fdce 	bl	80071ea <USBD_GetEpDesc>
 800664e:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006650:	2101      	movs	r1, #1
 8006652:	4638      	mov	r0, r7
 8006654:	f000 fdc9 	bl	80071ea <USBD_GetEpDesc>
 8006658:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800665a:	2181      	movs	r1, #129	@ 0x81
 800665c:	4638      	mov	r0, r7
 800665e:	f000 fdc4 	bl	80071ea <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 8006662:	b10d      	cbz	r5, 8006668 <USBD_CDC_GetOtherSpeedCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006664:	2210      	movs	r2, #16
 8006666:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 8006668:	b11c      	cbz	r4, 8006672 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800666a:	2240      	movs	r2, #64	@ 0x40
 800666c:	7122      	strb	r2, [r4, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8006672:	b118      	cbz	r0, 800667c <USBD_CDC_GetOtherSpeedCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006674:	2240      	movs	r2, #64	@ 0x40
 8006676:	7102      	strb	r2, [r0, #4]
 8006678:	2200      	movs	r2, #0
 800667a:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800667c:	2343      	movs	r3, #67	@ 0x43
 800667e:	8033      	strh	r3, [r6, #0]
}
 8006680:	4800      	ldr	r0, [pc, #0]	@ (8006684 <USBD_CDC_GetOtherSpeedCfgDesc+0x44>)
 8006682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006684:	20000010 	.word	0x20000010

08006688 <USBD_CDC_GetFSCfgDesc>:
{
 8006688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800668a:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800668c:	4f0f      	ldr	r7, [pc, #60]	@ (80066cc <USBD_CDC_GetFSCfgDesc+0x44>)
 800668e:	2182      	movs	r1, #130	@ 0x82
 8006690:	4638      	mov	r0, r7
 8006692:	f000 fdaa 	bl	80071ea <USBD_GetEpDesc>
 8006696:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006698:	2101      	movs	r1, #1
 800669a:	4638      	mov	r0, r7
 800669c:	f000 fda5 	bl	80071ea <USBD_GetEpDesc>
 80066a0:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80066a2:	2181      	movs	r1, #129	@ 0x81
 80066a4:	4638      	mov	r0, r7
 80066a6:	f000 fda0 	bl	80071ea <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 80066aa:	b10d      	cbz	r5, 80066b0 <USBD_CDC_GetFSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80066ac:	2210      	movs	r2, #16
 80066ae:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 80066b0:	b11c      	cbz	r4, 80066ba <USBD_CDC_GetFSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80066b2:	2240      	movs	r2, #64	@ 0x40
 80066b4:	7122      	strb	r2, [r4, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 80066ba:	b118      	cbz	r0, 80066c4 <USBD_CDC_GetFSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80066bc:	2240      	movs	r2, #64	@ 0x40
 80066be:	7102      	strb	r2, [r0, #4]
 80066c0:	2200      	movs	r2, #0
 80066c2:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80066c4:	2343      	movs	r3, #67	@ 0x43
 80066c6:	8033      	strh	r3, [r6, #0]
}
 80066c8:	4800      	ldr	r0, [pc, #0]	@ (80066cc <USBD_CDC_GetFSCfgDesc+0x44>)
 80066ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066cc:	20000010 	.word	0x20000010

080066d0 <USBD_CDC_GetHSCfgDesc>:
{
 80066d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066d2:	4606      	mov	r6, r0
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80066d4:	4f0f      	ldr	r7, [pc, #60]	@ (8006714 <USBD_CDC_GetHSCfgDesc+0x44>)
 80066d6:	2182      	movs	r1, #130	@ 0x82
 80066d8:	4638      	mov	r0, r7
 80066da:	f000 fd86 	bl	80071ea <USBD_GetEpDesc>
 80066de:	4605      	mov	r5, r0
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80066e0:	2101      	movs	r1, #1
 80066e2:	4638      	mov	r0, r7
 80066e4:	f000 fd81 	bl	80071ea <USBD_GetEpDesc>
 80066e8:	4604      	mov	r4, r0
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80066ea:	2181      	movs	r1, #129	@ 0x81
 80066ec:	4638      	mov	r0, r7
 80066ee:	f000 fd7c 	bl	80071ea <USBD_GetEpDesc>
  if (pEpCmdDesc != NULL)
 80066f2:	b10d      	cbz	r5, 80066f8 <USBD_CDC_GetHSCfgDesc+0x28>
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80066f4:	2210      	movs	r2, #16
 80066f6:	71aa      	strb	r2, [r5, #6]
  if (pEpOutDesc != NULL)
 80066f8:	b11c      	cbz	r4, 8006702 <USBD_CDC_GetHSCfgDesc+0x32>
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80066fa:	2200      	movs	r2, #0
 80066fc:	7122      	strb	r2, [r4, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	7162      	strb	r2, [r4, #5]
  if (pEpInDesc != NULL)
 8006702:	b118      	cbz	r0, 800670c <USBD_CDC_GetHSCfgDesc+0x3c>
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006704:	2200      	movs	r2, #0
 8006706:	7102      	strb	r2, [r0, #4]
 8006708:	2202      	movs	r2, #2
 800670a:	7142      	strb	r2, [r0, #5]
  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800670c:	2343      	movs	r3, #67	@ 0x43
 800670e:	8033      	strh	r3, [r6, #0]
}
 8006710:	4800      	ldr	r0, [pc, #0]	@ (8006714 <USBD_CDC_GetHSCfgDesc+0x44>)
 8006712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006714:	20000010 	.word	0x20000010

08006718 <USBD_CDC_DataOut>:
{
 8006718:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800671a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800671e:	33b0      	adds	r3, #176	@ 0xb0
 8006720:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006724:	b195      	cbz	r5, 800674c <USBD_CDC_DataOut+0x34>
 8006726:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006728:	f000 fb02 	bl	8006d30 <USBD_LL_GetRxDataSize>
 800672c:	f8c5 020c 	str.w	r0, [r5, #524]	@ 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006730:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006734:	33b0      	adds	r3, #176	@ 0xb0
 8006736:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800673a:	6863      	ldr	r3, [r4, #4]
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	f505 7103 	add.w	r1, r5, #524	@ 0x20c
 8006742:	f8d5 0204 	ldr.w	r0, [r5, #516]	@ 0x204
 8006746:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8006748:	2000      	movs	r0, #0
}
 800674a:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800674c:	2003      	movs	r0, #3
 800674e:	e7fc      	b.n	800674a <USBD_CDC_DataOut+0x32>

08006750 <USBD_CDC_DataIn>:
{
 8006750:	b538      	push	{r3, r4, r5, lr}
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006752:	f8d0 52c8 	ldr.w	r5, [r0, #712]	@ 0x2c8
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006756:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 800675a:	33b0      	adds	r3, #176	@ 0xb0
 800675c:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8006760:	b384      	cbz	r4, 80067c4 <USBD_CDC_DataIn+0x74>
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006762:	f001 030f 	and.w	r3, r1, #15
 8006766:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800676a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800676e:	6992      	ldr	r2, [r2, #24]
 8006770:	b14a      	cbz	r2, 8006786 <USBD_CDC_DataIn+0x36>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006772:	eb03 0cc3 	add.w	ip, r3, r3, lsl #3
 8006776:	eb05 058c 	add.w	r5, r5, ip, lsl #2
 800677a:	69ed      	ldr	r5, [r5, #28]
 800677c:	fbb2 fcf5 	udiv	ip, r2, r5
 8006780:	fb05 221c 	mls	r2, r5, ip, r2
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006784:	b192      	cbz	r2, 80067ac <USBD_CDC_DataIn+0x5c>
    hcdc->TxState = 0U;
 8006786:	2300      	movs	r3, #0
 8006788:	f8c4 3214 	str.w	r3, [r4, #532]	@ 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800678c:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006790:	33b0      	adds	r3, #176	@ 0xb0
 8006792:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8006796:	6843      	ldr	r3, [r0, #4]
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	b1ab      	cbz	r3, 80067c8 <USBD_CDC_DataIn+0x78>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800679c:	460a      	mov	r2, r1
 800679e:	f504 7104 	add.w	r1, r4, #528	@ 0x210
 80067a2:	f8d4 0208 	ldr.w	r0, [r4, #520]	@ 0x208
 80067a6:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 80067a8:	2000      	movs	r0, #0
}
 80067aa:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80067ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80067b0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80067b4:	2400      	movs	r4, #0
 80067b6:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80067b8:	4623      	mov	r3, r4
 80067ba:	4622      	mov	r2, r4
 80067bc:	f000 fb00 	bl	8006dc0 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 80067c0:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80067c2:	e7f2      	b.n	80067aa <USBD_CDC_DataIn+0x5a>
    return (uint8_t)USBD_FAIL;
 80067c4:	2003      	movs	r0, #3
 80067c6:	e7f0      	b.n	80067aa <USBD_CDC_DataIn+0x5a>
  return (uint8_t)USBD_OK;
 80067c8:	2000      	movs	r0, #0
 80067ca:	e7ee      	b.n	80067aa <USBD_CDC_DataIn+0x5a>

080067cc <USBD_CDC_Setup>:
{
 80067cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067ce:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80067d0:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 80067d4:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80067d8:	f850 7022 	ldr.w	r7, [r0, r2, lsl #2]
  uint8_t ifalt = 0U;
 80067dc:	2200      	movs	r2, #0
 80067de:	f88d 2007 	strb.w	r2, [sp, #7]
  uint16_t status_info = 0U;
 80067e2:	f8ad 2004 	strh.w	r2, [sp, #4]
  if (hcdc == NULL)
 80067e6:	2f00      	cmp	r7, #0
 80067e8:	d078      	beq.n	80068dc <USBD_CDC_Setup+0x110>
 80067ea:	4604      	mov	r4, r0
 80067ec:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80067ee:	7809      	ldrb	r1, [r1, #0]
 80067f0:	f011 0660 	ands.w	r6, r1, #96	@ 0x60
 80067f4:	d034      	beq.n	8006860 <USBD_CDC_Setup+0x94>
 80067f6:	2e20      	cmp	r6, #32
 80067f8:	d169      	bne.n	80068ce <USBD_CDC_Setup+0x102>
      if (req->wLength != 0U)
 80067fa:	88ea      	ldrh	r2, [r5, #6]
 80067fc:	b32a      	cbz	r2, 800684a <USBD_CDC_Setup+0x7e>
        if ((req->bmRequest & 0x80U) != 0U)
 80067fe:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8006802:	d10e      	bne.n	8006822 <USBD_CDC_Setup+0x56>
          hcdc->CmdOpCode = req->bRequest;
 8006804:	786b      	ldrb	r3, [r5, #1]
 8006806:	f887 3200 	strb.w	r3, [r7, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800680a:	88ea      	ldrh	r2, [r5, #6]
 800680c:	2a3f      	cmp	r2, #63	@ 0x3f
 800680e:	d81a      	bhi.n	8006846 <USBD_CDC_Setup+0x7a>
 8006810:	b2d2      	uxtb	r2, r2
 8006812:	f887 2201 	strb.w	r2, [r7, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8006816:	4639      	mov	r1, r7
 8006818:	4620      	mov	r0, r4
 800681a:	f001 f962 	bl	8007ae2 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 800681e:	2600      	movs	r6, #0
 8006820:	e059      	b.n	80068d6 <USBD_CDC_Setup+0x10a>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006822:	33b0      	adds	r3, #176	@ 0xb0
 8006824:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	4639      	mov	r1, r7
 800682e:	7868      	ldrb	r0, [r5, #1]
 8006830:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8006832:	88ea      	ldrh	r2, [r5, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006834:	2a07      	cmp	r2, #7
 8006836:	bf28      	it	cs
 8006838:	2207      	movcs	r2, #7
 800683a:	4639      	mov	r1, r7
 800683c:	4620      	mov	r0, r4
 800683e:	f001 f93b 	bl	8007ab8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8006842:	2600      	movs	r6, #0
 8006844:	e047      	b.n	80068d6 <USBD_CDC_Setup+0x10a>
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8006846:	2240      	movs	r2, #64	@ 0x40
 8006848:	e7e3      	b.n	8006812 <USBD_CDC_Setup+0x46>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800684a:	33b0      	adds	r3, #176	@ 0xb0
 800684c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	2200      	movs	r2, #0
 8006856:	4629      	mov	r1, r5
 8006858:	7868      	ldrb	r0, [r5, #1]
 800685a:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 800685c:	2600      	movs	r6, #0
 800685e:	e03a      	b.n	80068d6 <USBD_CDC_Setup+0x10a>
      switch (req->bRequest)
 8006860:	786f      	ldrb	r7, [r5, #1]
 8006862:	2f0b      	cmp	r7, #11
 8006864:	d82e      	bhi.n	80068c4 <USBD_CDC_Setup+0xf8>
 8006866:	e8df f007 	tbb	[pc, r7]
 800686a:	3606      	.short	0x3606
 800686c:	2d2d2d2d 	.word	0x2d2d2d2d
 8006870:	2d2d2d2d 	.word	0x2d2d2d2d
 8006874:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006876:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800687a:	2b03      	cmp	r3, #3
 800687c:	d004      	beq.n	8006888 <USBD_CDC_Setup+0xbc>
            USBD_CtlError(pdev, req);
 800687e:	4629      	mov	r1, r5
 8006880:	f000 fcf0 	bl	8007264 <USBD_CtlError>
            ret = USBD_FAIL;
 8006884:	2603      	movs	r6, #3
 8006886:	e026      	b.n	80068d6 <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006888:	2202      	movs	r2, #2
 800688a:	a901      	add	r1, sp, #4
 800688c:	f001 f914 	bl	8007ab8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8006890:	463e      	mov	r6, r7
 8006892:	e020      	b.n	80068d6 <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006894:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006898:	2b03      	cmp	r3, #3
 800689a:	d004      	beq.n	80068a6 <USBD_CDC_Setup+0xda>
            USBD_CtlError(pdev, req);
 800689c:	4629      	mov	r1, r5
 800689e:	f000 fce1 	bl	8007264 <USBD_CtlError>
            ret = USBD_FAIL;
 80068a2:	2603      	movs	r6, #3
 80068a4:	e017      	b.n	80068d6 <USBD_CDC_Setup+0x10a>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80068a6:	2201      	movs	r2, #1
 80068a8:	f10d 0107 	add.w	r1, sp, #7
 80068ac:	f001 f904 	bl	8007ab8 <USBD_CtlSendData>
 80068b0:	e011      	b.n	80068d6 <USBD_CDC_Setup+0x10a>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80068b2:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80068b6:	2b03      	cmp	r3, #3
 80068b8:	d00d      	beq.n	80068d6 <USBD_CDC_Setup+0x10a>
            USBD_CtlError(pdev, req);
 80068ba:	4629      	mov	r1, r5
 80068bc:	f000 fcd2 	bl	8007264 <USBD_CtlError>
            ret = USBD_FAIL;
 80068c0:	2603      	movs	r6, #3
 80068c2:	e008      	b.n	80068d6 <USBD_CDC_Setup+0x10a>
          USBD_CtlError(pdev, req);
 80068c4:	4629      	mov	r1, r5
 80068c6:	f000 fccd 	bl	8007264 <USBD_CtlError>
          ret = USBD_FAIL;
 80068ca:	2603      	movs	r6, #3
          break;
 80068cc:	e003      	b.n	80068d6 <USBD_CDC_Setup+0x10a>
      USBD_CtlError(pdev, req);
 80068ce:	4629      	mov	r1, r5
 80068d0:	f000 fcc8 	bl	8007264 <USBD_CtlError>
      ret = USBD_FAIL;
 80068d4:	2603      	movs	r6, #3
}
 80068d6:	4630      	mov	r0, r6
 80068d8:	b003      	add	sp, #12
 80068da:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 80068dc:	2603      	movs	r6, #3
 80068de:	e7fa      	b.n	80068d6 <USBD_CDC_Setup+0x10a>

080068e0 <USBD_CDC_DeInit>:
{
 80068e0:	b538      	push	{r3, r4, r5, lr}
 80068e2:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80068e4:	2181      	movs	r1, #129	@ 0x81
 80068e6:	f000 fa4b 	bl	8006d80 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80068ea:	2500      	movs	r5, #0
 80068ec:	8725      	strh	r5, [r4, #56]	@ 0x38
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80068ee:	2101      	movs	r1, #1
 80068f0:	4620      	mov	r0, r4
 80068f2:	f000 fa45 	bl	8006d80 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80068f6:	f8a4 5178 	strh.w	r5, [r4, #376]	@ 0x178
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80068fa:	2182      	movs	r1, #130	@ 0x82
 80068fc:	4620      	mov	r0, r4
 80068fe:	f000 fa3f 	bl	8006d80 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006902:	f8a4 504c 	strh.w	r5, [r4, #76]	@ 0x4c
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006906:	f8a4 504e 	strh.w	r5, [r4, #78]	@ 0x4e
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800690a:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 800690e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8006912:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006916:	b19a      	cbz	r2, 8006940 <USBD_CDC_DeInit+0x60>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006918:	33b0      	adds	r3, #176	@ 0xb0
 800691a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006924:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006928:	33b0      	adds	r3, #176	@ 0xb0
 800692a:	f854 0023 	ldr.w	r0, [r4, r3, lsl #2]
 800692e:	f000 fa09 	bl	8006d44 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006932:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006936:	33b0      	adds	r3, #176	@ 0xb0
 8006938:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
    pdev->pClassData = NULL;
 800693c:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 8006940:	2000      	movs	r0, #0
 8006942:	bd38      	pop	{r3, r4, r5, pc}

08006944 <USBD_CDC_Init>:
{
 8006944:	b570      	push	{r4, r5, r6, lr}
 8006946:	4604      	mov	r4, r0
  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006948:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800694c:	f000 f9f6 	bl	8006d3c <USBD_static_malloc>
  if (hcdc == NULL)
 8006950:	2800      	cmp	r0, #0
 8006952:	d049      	beq.n	80069e8 <USBD_CDC_Init+0xa4>
 8006954:	4605      	mov	r5, r0
  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006956:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800695a:	2100      	movs	r1, #0
 800695c:	f001 fa3c 	bl	8007dd8 <memset>
  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006960:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 8006964:	33b0      	adds	r3, #176	@ 0xb0
 8006966:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800696a:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800696e:	7c23      	ldrb	r3, [r4, #16]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d141      	bne.n	80069f8 <USBD_CDC_Init+0xb4>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006974:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006978:	2202      	movs	r2, #2
 800697a:	2181      	movs	r1, #129	@ 0x81
 800697c:	4620      	mov	r0, r4
 800697e:	f000 f9f4 	bl	8006d6a <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006982:	2601      	movs	r6, #1
 8006984:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006986:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800698a:	2202      	movs	r2, #2
 800698c:	4631      	mov	r1, r6
 800698e:	4620      	mov	r0, r4
 8006990:	f000 f9eb 	bl	8006d6a <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006994:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006998:	2310      	movs	r3, #16
 800699a:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800699e:	2308      	movs	r3, #8
 80069a0:	2203      	movs	r2, #3
 80069a2:	2182      	movs	r1, #130	@ 0x82
 80069a4:	4620      	mov	r0, r4
 80069a6:	f000 f9e0 	bl	8006d6a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80069aa:	2301      	movs	r3, #1
 80069ac:	f8a4 304c 	strh.w	r3, [r4, #76]	@ 0x4c
  hcdc->RxBuffer = NULL;
 80069b0:	2600      	movs	r6, #0
 80069b2:	f8c5 6204 	str.w	r6, [r5, #516]	@ 0x204
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80069b6:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80069ba:	33b0      	adds	r3, #176	@ 0xb0
 80069bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4798      	blx	r3
  hcdc->TxState = 0U;
 80069c6:	f8c5 6214 	str.w	r6, [r5, #532]	@ 0x214
  hcdc->RxState = 0U;
 80069ca:	f8c5 6218 	str.w	r6, [r5, #536]	@ 0x218
  if (hcdc->RxBuffer == NULL)
 80069ce:	f8d5 2204 	ldr.w	r2, [r5, #516]	@ 0x204
 80069d2:	b362      	cbz	r2, 8006a2e <USBD_CDC_Init+0xea>
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80069d4:	7c25      	ldrb	r5, [r4, #16]
 80069d6:	bb1d      	cbnz	r5, 8006a20 <USBD_CDC_Init+0xdc>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80069d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80069dc:	2101      	movs	r1, #1
 80069de:	4620      	mov	r0, r4
 80069e0:	f000 f9f6 	bl	8006dd0 <USBD_LL_PrepareReceive>
}
 80069e4:	4628      	mov	r0, r5
 80069e6:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80069e8:	f8d4 32d4 	ldr.w	r3, [r4, #724]	@ 0x2d4
 80069ec:	33b0      	adds	r3, #176	@ 0xb0
 80069ee:	2200      	movs	r2, #0
 80069f0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
    return (uint8_t)USBD_EMEM;
 80069f4:	2502      	movs	r5, #2
 80069f6:	e7f5      	b.n	80069e4 <USBD_CDC_Init+0xa0>
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80069f8:	2340      	movs	r3, #64	@ 0x40
 80069fa:	2202      	movs	r2, #2
 80069fc:	2181      	movs	r1, #129	@ 0x81
 80069fe:	4620      	mov	r0, r4
 8006a00:	f000 f9b3 	bl	8006d6a <USBD_LL_OpenEP>
    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006a04:	2601      	movs	r6, #1
 8006a06:	8726      	strh	r6, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006a08:	2340      	movs	r3, #64	@ 0x40
 8006a0a:	2202      	movs	r2, #2
 8006a0c:	4631      	mov	r1, r6
 8006a0e:	4620      	mov	r0, r4
 8006a10:	f000 f9ab 	bl	8006d6a <USBD_LL_OpenEP>
    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006a14:	f8a4 6178 	strh.w	r6, [r4, #376]	@ 0x178
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006a18:	2310      	movs	r3, #16
 8006a1a:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
 8006a1e:	e7be      	b.n	800699e <USBD_CDC_Init+0x5a>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006a20:	2340      	movs	r3, #64	@ 0x40
 8006a22:	2101      	movs	r1, #1
 8006a24:	4620      	mov	r0, r4
 8006a26:	f000 f9d3 	bl	8006dd0 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8006a2a:	2500      	movs	r5, #0
 8006a2c:	e7da      	b.n	80069e4 <USBD_CDC_Init+0xa0>
    return (uint8_t)USBD_EMEM;
 8006a2e:	2502      	movs	r5, #2
 8006a30:	e7d8      	b.n	80069e4 <USBD_CDC_Init+0xa0>

08006a32 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 8006a32:	b139      	cbz	r1, 8006a44 <USBD_CDC_RegisterInterface+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData[pdev->classId] = fops;
 8006a34:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006a38:	33b0      	adds	r3, #176	@ 0xb0
 8006a3a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8006a3e:	6041      	str	r1, [r0, #4]

  return (uint8_t)USBD_OK;
 8006a40:	2000      	movs	r0, #0
 8006a42:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8006a44:	2003      	movs	r0, #3
}
 8006a46:	4770      	bx	lr

08006a48 <USBD_CDC_SetTxBuffer>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a48:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006a4c:	33b0      	adds	r3, #176	@ 0xb0
 8006a4e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006a52:	b12b      	cbz	r3, 8006a60 <USBD_CDC_SetTxBuffer+0x18>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 8006a54:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006a58:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006a5c:	2000      	movs	r0, #0
 8006a5e:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8006a60:	2003      	movs	r0, #3
}
 8006a62:	4770      	bx	lr

08006a64 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a64:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006a68:	33b0      	adds	r3, #176	@ 0xb0
 8006a6a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]

  if (hcdc == NULL)
 8006a6e:	b11b      	cbz	r3, 8006a78 <USBD_CDC_SetRxBuffer+0x14>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 8006a70:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006a74:	2000      	movs	r0, #0
 8006a76:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8006a78:	2003      	movs	r0, #3
}
 8006a7a:	4770      	bx	lr

08006a7c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006a7c:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a7e:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006a82:	33b0      	adds	r3, #176	@ 0xb0
 8006a84:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006a88:	b192      	cbz	r2, 8006ab0 <USBD_CDC_ReceivePacket+0x34>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a8a:	7c04      	ldrb	r4, [r0, #16]
 8006a8c:	b944      	cbnz	r4, 8006aa0 <USBD_CDC_ReceivePacket+0x24>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006a8e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006a92:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8006a96:	2101      	movs	r1, #1
 8006a98:	f000 f99a 	bl	8006dd0 <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006aa0:	2340      	movs	r3, #64	@ 0x40
 8006aa2:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8006aa6:	2101      	movs	r1, #1
 8006aa8:	f000 f992 	bl	8006dd0 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8006aac:	2400      	movs	r4, #0
 8006aae:	e7f5      	b.n	8006a9c <USBD_CDC_ReceivePacket+0x20>
    return (uint8_t)USBD_FAIL;
 8006ab0:	2403      	movs	r4, #3
 8006ab2:	e7f3      	b.n	8006a9c <USBD_CDC_ReceivePacket+0x20>

08006ab4 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8006ab4:	2000      	movs	r0, #0
 8006ab6:	4770      	bx	lr

08006ab8 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8006ab8:	2000      	movs	r0, #0
 8006aba:	4770      	bx	lr

08006abc <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8006abc:	2000      	movs	r0, #0
 8006abe:	4770      	bx	lr

08006ac0 <CDC_Receive_FS>:
{
 8006ac0:	b510      	push	{r4, lr}
 8006ac2:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006ac4:	4c04      	ldr	r4, [pc, #16]	@ (8006ad8 <CDC_Receive_FS+0x18>)
 8006ac6:	4620      	mov	r0, r4
 8006ac8:	f7ff ffcc 	bl	8006a64 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006acc:	4620      	mov	r0, r4
 8006ace:	f7ff ffd5 	bl	8006a7c <USBD_CDC_ReceivePacket>
}
 8006ad2:	2000      	movs	r0, #0
 8006ad4:	bd10      	pop	{r4, pc}
 8006ad6:	bf00      	nop
 8006ad8:	20000674 	.word	0x20000674

08006adc <CDC_Init_FS>:
{
 8006adc:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006ade:	4c06      	ldr	r4, [pc, #24]	@ (8006af8 <CDC_Init_FS+0x1c>)
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	4906      	ldr	r1, [pc, #24]	@ (8006afc <CDC_Init_FS+0x20>)
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	f7ff ffaf 	bl	8006a48 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006aea:	4905      	ldr	r1, [pc, #20]	@ (8006b00 <CDC_Init_FS+0x24>)
 8006aec:	4620      	mov	r0, r4
 8006aee:	f7ff ffb9 	bl	8006a64 <USBD_CDC_SetRxBuffer>
}
 8006af2:	2000      	movs	r0, #0
 8006af4:	bd10      	pop	{r4, pc}
 8006af6:	bf00      	nop
 8006af8:	20000674 	.word	0x20000674
 8006afc:	20000950 	.word	0x20000950
 8006b00:	20001150 	.word	0x20001150

08006b04 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006b04:	b530      	push	{r4, r5, lr}
 8006b06:	b0b9      	sub	sp, #228	@ 0xe4
 8006b08:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b0a:	2100      	movs	r1, #0
 8006b0c:	9133      	str	r1, [sp, #204]	@ 0xcc
 8006b0e:	9134      	str	r1, [sp, #208]	@ 0xd0
 8006b10:	9135      	str	r1, [sp, #212]	@ 0xd4
 8006b12:	9136      	str	r1, [sp, #216]	@ 0xd8
 8006b14:	9137      	str	r1, [sp, #220]	@ 0xdc
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006b16:	22c0      	movs	r2, #192	@ 0xc0
 8006b18:	a802      	add	r0, sp, #8
 8006b1a:	f001 f95d 	bl	8007dd8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8006b1e:	6822      	ldr	r2, [r4, #0]
 8006b20:	4b22      	ldr	r3, [pc, #136]	@ (8006bac <HAL_PCD_MspInit+0xa8>)
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d001      	beq.n	8006b2a <HAL_PCD_MspInit+0x26>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8006b26:	b039      	add	sp, #228	@ 0xe4
 8006b28:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006b2a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8006b2e:	2300      	movs	r3, #0
 8006b30:	e9cd 2302 	strd	r2, r3, [sp, #8]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8006b34:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8006b38:	9324      	str	r3, [sp, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006b3a:	a802      	add	r0, sp, #8
 8006b3c:	f7fc fd60 	bl	8003600 <HAL_RCCEx_PeriphCLKConfig>
 8006b40:	bb88      	cbnz	r0, 8006ba6 <HAL_PCD_MspInit+0xa2>
    HAL_PWREx_EnableUSBVoltageDetector();
 8006b42:	f7fb fe69 	bl	8002818 <HAL_PWREx_EnableUSBVoltageDetector>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b46:	4c1a      	ldr	r4, [pc, #104]	@ (8006bb0 <HAL_PCD_MspInit+0xac>)
 8006b48:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006b4c:	f043 0301 	orr.w	r3, r3, #1
 8006b50:	f8c4 30e0 	str.w	r3, [r4, #224]	@ 0xe0
 8006b54:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8006b58:	f003 0301 	and.w	r3, r3, #1
 8006b5c:	9300      	str	r3, [sp, #0]
 8006b5e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006b60:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8006b64:	9333      	str	r3, [sp, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b66:	2302      	movs	r3, #2
 8006b68:	9334      	str	r3, [sp, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b6a:	2500      	movs	r5, #0
 8006b6c:	9535      	str	r5, [sp, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b6e:	9536      	str	r5, [sp, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8006b70:	230a      	movs	r3, #10
 8006b72:	9337      	str	r3, [sp, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b74:	a933      	add	r1, sp, #204	@ 0xcc
 8006b76:	480f      	ldr	r0, [pc, #60]	@ (8006bb4 <HAL_PCD_MspInit+0xb0>)
 8006b78:	f7fa fbd0 	bl	800131c <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006b7c:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8006b80:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006b84:	f8c4 30d8 	str.w	r3, [r4, #216]	@ 0xd8
 8006b88:	f8d4 30d8 	ldr.w	r3, [r4, #216]	@ 0xd8
 8006b8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b90:	9301      	str	r3, [sp, #4]
 8006b92:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006b94:	462a      	mov	r2, r5
 8006b96:	4629      	mov	r1, r5
 8006b98:	2065      	movs	r0, #101	@ 0x65
 8006b9a:	f7fa f919 	bl	8000dd0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006b9e:	2065      	movs	r0, #101	@ 0x65
 8006ba0:	f7fa f926 	bl	8000df0 <HAL_NVIC_EnableIRQ>
}
 8006ba4:	e7bf      	b.n	8006b26 <HAL_PCD_MspInit+0x22>
      Error_Handler();
 8006ba6:	f7f9 fdbf 	bl	8000728 <Error_Handler>
 8006baa:	e7ca      	b.n	8006b42 <HAL_PCD_MspInit+0x3e>
 8006bac:	40080000 	.word	0x40080000
 8006bb0:	58024400 	.word	0x58024400
 8006bb4:	58020000 	.word	0x58020000

08006bb8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006bb8:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006bba:	f200 419c 	addw	r1, r0, #1180	@ 0x49c
 8006bbe:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006bc2:	f000 f975 	bl	8006eb0 <USBD_LL_SetupStage>
}
 8006bc6:	bd08      	pop	{r3, pc}

08006bc8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006bc8:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006bca:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8006bce:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006bd2:	f8d3 2260 	ldr.w	r2, [r3, #608]	@ 0x260
 8006bd6:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006bda:	f000 fa36 	bl	800704a <USBD_LL_DataOutStage>
}
 8006bde:	bd08      	pop	{r3, pc}

08006be0 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006be0:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006be2:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 8006be6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006bea:	6a1a      	ldr	r2, [r3, #32]
 8006bec:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006bf0:	f000 fa8b 	bl	800710a <USBD_LL_DataInStage>
}
 8006bf4:	bd08      	pop	{r3, pc}

08006bf6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006bf6:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006bf8:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006bfc:	f000 f9d3 	bl	8006fa6 <USBD_LL_SOF>
}
 8006c00:	bd08      	pop	{r3, pc}

08006c02 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c02:	b510      	push	{r4, lr}
 8006c04:	4604      	mov	r4, r0
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8006c06:	79c1      	ldrb	r1, [r0, #7]
 8006c08:	b111      	cbz	r1, 8006c10 <HAL_PCD_ResetCallback+0xe>
  {
    speed = USBD_SPEED_HIGH;
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8006c0a:	2902      	cmp	r1, #2
 8006c0c:	d109      	bne.n	8006c22 <HAL_PCD_ResetCallback+0x20>
  {
    speed = USBD_SPEED_FULL;
 8006c0e:	2101      	movs	r1, #1
  else
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006c10:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8006c14:	f000 f9aa 	bl	8006f6c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006c18:	f8d4 04e0 	ldr.w	r0, [r4, #1248]	@ 0x4e0
 8006c1c:	f000 f974 	bl	8006f08 <USBD_LL_Reset>
}
 8006c20:	bd10      	pop	{r4, pc}
    Error_Handler();
 8006c22:	f7f9 fd81 	bl	8000728 <Error_Handler>
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006c26:	2101      	movs	r1, #1
 8006c28:	e7f2      	b.n	8006c10 <HAL_PCD_ResetCallback+0xe>
	...

08006c2c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c2c:	b510      	push	{r4, lr}
 8006c2e:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006c30:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006c34:	f000 f99d 	bl	8006f72 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8006c38:	6822      	ldr	r2, [r4, #0]
 8006c3a:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	@ 0xe00
 8006c3e:	f043 0301 	orr.w	r3, r3, #1
 8006c42:	f8c2 3e00 	str.w	r3, [r2, #3584]	@ 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006c46:	7ae3      	ldrb	r3, [r4, #11]
 8006c48:	b123      	cbz	r3, 8006c54 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006c4a:	4a03      	ldr	r2, [pc, #12]	@ (8006c58 <HAL_PCD_SuspendCallback+0x2c>)
 8006c4c:	6913      	ldr	r3, [r2, #16]
 8006c4e:	f043 0306 	orr.w	r3, r3, #6
 8006c52:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006c54:	bd10      	pop	{r4, pc}
 8006c56:	bf00      	nop
 8006c58:	e000ed00 	.word	0xe000ed00

08006c5c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c5c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006c5e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006c62:	f000 f994 	bl	8006f8e <USBD_LL_Resume>
}
 8006c66:	bd08      	pop	{r3, pc}

08006c68 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c68:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006c6a:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006c6e:	f000 f9c0 	bl	8006ff2 <USBD_LL_IsoOUTIncomplete>
}
 8006c72:	bd08      	pop	{r3, pc}

08006c74 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c74:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006c76:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006c7a:	f000 f9a4 	bl	8006fc6 <USBD_LL_IsoINIncomplete>
}
 8006c7e:	bd08      	pop	{r3, pc}

08006c80 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c80:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8006c82:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006c86:	f000 f9ca 	bl	800701e <USBD_LL_DevConnected>
}
 8006c8a:	bd08      	pop	{r3, pc}

08006c8c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006c8c:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8006c8e:	f8d0 04e0 	ldr.w	r0, [r0, #1248]	@ 0x4e0
 8006c92:	f000 f9c6 	bl	8007022 <USBD_LL_DevDisconnected>
}
 8006c96:	bd08      	pop	{r3, pc}

08006c98 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8006c98:	7802      	ldrb	r2, [r0, #0]
 8006c9a:	b10a      	cbz	r2, 8006ca0 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
}
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	4770      	bx	lr
{
 8006ca0:	b510      	push	{r4, lr}
 8006ca2:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 8006ca4:	4815      	ldr	r0, [pc, #84]	@ (8006cfc <USBD_LL_Init+0x64>)
 8006ca6:	f8c0 34e0 	str.w	r3, [r0, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8006caa:	f8c3 02c8 	str.w	r0, [r3, #712]	@ 0x2c8
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006cae:	4b14      	ldr	r3, [pc, #80]	@ (8006d00 <USBD_LL_Init+0x68>)
 8006cb0:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8006cb2:	2309      	movs	r3, #9
 8006cb4:	7103      	strb	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	71c2      	strb	r2, [r0, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	7183      	strb	r3, [r0, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006cbe:	7242      	strb	r2, [r0, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006cc0:	7283      	strb	r3, [r0, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006cc2:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8006cc4:	7303      	strb	r3, [r0, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8006cc6:	7343      	strb	r3, [r0, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8006cc8:	7383      	strb	r3, [r0, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8006cca:	73c3      	strb	r3, [r0, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8006ccc:	f7fa ff70 	bl	8001bb0 <HAL_PCD_Init>
 8006cd0:	b980      	cbnz	r0, 8006cf4 <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8006cd2:	4c0a      	ldr	r4, [pc, #40]	@ (8006cfc <USBD_LL_Init+0x64>)
 8006cd4:	2180      	movs	r1, #128	@ 0x80
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	f7fb fd59 	bl	800278e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8006cdc:	2240      	movs	r2, #64	@ 0x40
 8006cde:	2100      	movs	r1, #0
 8006ce0:	4620      	mov	r0, r4
 8006ce2:	f7fb fd2e 	bl	8002742 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8006ce6:	2280      	movs	r2, #128	@ 0x80
 8006ce8:	2101      	movs	r1, #1
 8006cea:	4620      	mov	r0, r4
 8006cec:	f7fb fd29 	bl	8002742 <HAL_PCDEx_SetTxFiFo>
}
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8006cf4:	f7f9 fd18 	bl	8000728 <Error_Handler>
 8006cf8:	e7eb      	b.n	8006cd2 <USBD_LL_Init+0x3a>
 8006cfa:	bf00      	nop
 8006cfc:	20001b70 	.word	0x20001b70
 8006d00:	40080000 	.word	0x40080000

08006d04 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006d04:	f8d0 32c8 	ldr.w	r3, [r0, #712]	@ 0x2c8

  if((ep_addr & 0x80) == 0x80)
 8006d08:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8006d0c:	d108      	bne.n	8006d20 <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8006d0e:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8006d12:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8006d16:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006d1a:	f893 0256 	ldrb.w	r0, [r3, #598]	@ 0x256
  }
}
 8006d1e:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8006d20:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8006d24:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8006d28:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8006d2c:	7d98      	ldrb	r0, [r3, #22]
 8006d2e:	4770      	bx	lr

08006d30 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006d30:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8006d32:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006d36:	f7fb f93f 	bl	8001fb8 <HAL_PCD_EP_GetRxCount>
}
 8006d3a:	bd08      	pop	{r3, pc}

08006d3c <USBD_static_malloc>:
void *USBD_static_malloc(uint32_t size)
{
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8006d3c:	4800      	ldr	r0, [pc, #0]	@ (8006d40 <USBD_static_malloc+0x4>)
 8006d3e:	4770      	bx	lr
 8006d40:	20001950 	.word	0x20001950

08006d44 <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{
  UNUSED(p);
}
 8006d44:	4770      	bx	lr

08006d46 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8006d46:	2803      	cmp	r0, #3
 8006d48:	d805      	bhi.n	8006d56 <USBD_Get_USB_Status+0x10>
 8006d4a:	e8df f000 	tbb	[pc, r0]
 8006d4e:	0405      	.short	0x0405
 8006d50:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006d52:	2001      	movs	r0, #1
    break;
 8006d54:	4770      	bx	lr
      usb_status = USBD_FAIL;
 8006d56:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8006d58:	4770      	bx	lr

08006d5a <USBD_LL_Start>:
{
 8006d5a:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8006d5c:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006d60:	f7fa ffa7 	bl	8001cb2 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006d64:	f7ff ffef 	bl	8006d46 <USBD_Get_USB_Status>
}
 8006d68:	bd08      	pop	{r3, pc}

08006d6a <USBD_LL_OpenEP>:
{
 8006d6a:	b508      	push	{r3, lr}
 8006d6c:	4694      	mov	ip, r2
 8006d6e:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006d70:	4663      	mov	r3, ip
 8006d72:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006d76:	f7fb f87c 	bl	8001e72 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006d7a:	f7ff ffe4 	bl	8006d46 <USBD_Get_USB_Status>
}
 8006d7e:	bd08      	pop	{r3, pc}

08006d80 <USBD_LL_CloseEP>:
{
 8006d80:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8006d82:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006d86:	f7fb f8ba 	bl	8001efe <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006d8a:	f7ff ffdc 	bl	8006d46 <USBD_Get_USB_Status>
}
 8006d8e:	bd08      	pop	{r3, pc}

08006d90 <USBD_LL_StallEP>:
{
 8006d90:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006d92:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006d96:	f7fb f93d 	bl	8002014 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006d9a:	f7ff ffd4 	bl	8006d46 <USBD_Get_USB_Status>
}
 8006d9e:	bd08      	pop	{r3, pc}

08006da0 <USBD_LL_ClearStallEP>:
{
 8006da0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8006da2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006da6:	f7fb f978 	bl	800209a <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006daa:	f7ff ffcc 	bl	8006d46 <USBD_Get_USB_Status>
}
 8006dae:	bd08      	pop	{r3, pc}

08006db0 <USBD_LL_SetUSBAddress>:
{
 8006db0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8006db2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006db6:	f7fb f849 	bl	8001e4c <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006dba:	f7ff ffc4 	bl	8006d46 <USBD_Get_USB_Status>
}
 8006dbe:	bd08      	pop	{r3, pc}

08006dc0 <USBD_LL_Transmit>:
{
 8006dc0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8006dc2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006dc6:	f7fb f900 	bl	8001fca <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006dca:	f7ff ffbc 	bl	8006d46 <USBD_Get_USB_Status>
}
 8006dce:	bd08      	pop	{r3, pc}

08006dd0 <USBD_LL_PrepareReceive>:
{
 8006dd0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8006dd2:	f8d0 02c8 	ldr.w	r0, [r0, #712]	@ 0x2c8
 8006dd6:	f7fb f8ca 	bl	8001f6e <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8006dda:	f7ff ffb4 	bl	8006d46 <USBD_Get_USB_Status>
}
 8006dde:	bd08      	pop	{r3, pc}

08006de0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006de0:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006de2:	b190      	cbz	r0, 8006e0a <USBD_Init+0x2a>
 8006de4:	4603      	mov	r3, r0
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006de6:	2000      	movs	r0, #0
 8006de8:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006dec:	f8c3 02c4 	str.w	r0, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006df0:	f8c3 02d0 	str.w	r0, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006df4:	b109      	cbz	r1, 8006dfa <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8006df6:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006dfa:	2101      	movs	r1, #1
 8006dfc:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006e00:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006e02:	4618      	mov	r0, r3
 8006e04:	f7ff ff48 	bl	8006c98 <USBD_LL_Init>

  return ret;
}
 8006e08:	bd08      	pop	{r3, pc}
    USBD_ErrLog("Invalid Device handle");
 8006e0a:	4805      	ldr	r0, [pc, #20]	@ (8006e20 <USBD_Init+0x40>)
 8006e0c:	f000 ff86 	bl	8007d1c <iprintf>
 8006e10:	4804      	ldr	r0, [pc, #16]	@ (8006e24 <USBD_Init+0x44>)
 8006e12:	f000 ff83 	bl	8007d1c <iprintf>
 8006e16:	200a      	movs	r0, #10
 8006e18:	f000 ff92 	bl	8007d40 <putchar>
    return USBD_FAIL;
 8006e1c:	2003      	movs	r0, #3
 8006e1e:	e7f3      	b.n	8006e08 <USBD_Init+0x28>
 8006e20:	08008e28 	.word	0x08008e28
 8006e24:	08008e30 	.word	0x08008e30

08006e28 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006e28:	b510      	push	{r4, lr}
 8006e2a:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8006e32:	b1b9      	cbz	r1, 8006e64 <USBD_RegisterClass+0x3c>
 8006e34:	4604      	mov	r4, r0
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006e36:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006e3a:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006e3e:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8006e40:	b142      	cbz	r2, 8006e54 <USBD_RegisterClass+0x2c>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006e42:	33ae      	adds	r3, #174	@ 0xae
 8006e44:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e4a:	f10d 0006 	add.w	r0, sp, #6
 8006e4e:	4798      	blx	r3
 8006e50:	f8c4 02d0 	str.w	r0, [r4, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006e54:	f8d4 32d8 	ldr.w	r3, [r4, #728]	@ 0x2d8
 8006e58:	3301      	adds	r3, #1
 8006e5a:	f8c4 32d8 	str.w	r3, [r4, #728]	@ 0x2d8

  return USBD_OK;
 8006e5e:	2000      	movs	r0, #0
}
 8006e60:	b002      	add	sp, #8
 8006e62:	bd10      	pop	{r4, pc}
    USBD_ErrLog("Invalid Class handle");
 8006e64:	4805      	ldr	r0, [pc, #20]	@ (8006e7c <USBD_RegisterClass+0x54>)
 8006e66:	f000 ff59 	bl	8007d1c <iprintf>
 8006e6a:	4805      	ldr	r0, [pc, #20]	@ (8006e80 <USBD_RegisterClass+0x58>)
 8006e6c:	f000 ff56 	bl	8007d1c <iprintf>
 8006e70:	200a      	movs	r0, #10
 8006e72:	f000 ff65 	bl	8007d40 <putchar>
    return USBD_FAIL;
 8006e76:	2003      	movs	r0, #3
 8006e78:	e7f2      	b.n	8006e60 <USBD_RegisterClass+0x38>
 8006e7a:	bf00      	nop
 8006e7c:	08008e28 	.word	0x08008e28
 8006e80:	08008e48 	.word	0x08008e48

08006e84 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006e84:	b508      	push	{r3, lr}
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006e86:	f7ff ff68 	bl	8006d5a <USBD_LL_Start>
}
 8006e8a:	bd08      	pop	{r3, pc}

08006e8c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006e8c:	b508      	push	{r3, lr}
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006e8e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006e92:	b113      	cbz	r3, 8006e9a <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8006e98:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8006e9a:	2000      	movs	r0, #0
 8006e9c:	e7fc      	b.n	8006e98 <USBD_SetClassConfig+0xc>

08006e9e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006e9e:	b508      	push	{r3, lr}
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8006ea0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	4798      	blx	r3
 8006ea8:	b900      	cbnz	r0, 8006eac <USBD_ClrClassConfig+0xe>
    ret = USBD_FAIL;
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8006eaa:	bd08      	pop	{r3, pc}
    ret = USBD_FAIL;
 8006eac:	2003      	movs	r0, #3
 8006eae:	e7fc      	b.n	8006eaa <USBD_ClrClassConfig+0xc>

08006eb0 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006eb0:	b538      	push	{r3, r4, r5, lr}
 8006eb2:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006eb4:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 8006eb8:	4628      	mov	r0, r5
 8006eba:	f000 f9bf 	bl	800723c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006ec4:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 8006ec8:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006ecc:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 8006ed0:	f001 031f 	and.w	r3, r1, #31
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d007      	beq.n	8006ee8 <USBD_LL_SetupStage+0x38>
 8006ed8:	2b02      	cmp	r3, #2
 8006eda:	d00a      	beq.n	8006ef2 <USBD_LL_SetupStage+0x42>
 8006edc:	b973      	cbnz	r3, 8006efc <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006ede:	4629      	mov	r1, r5
 8006ee0:	4620      	mov	r0, r4
 8006ee2:	f000 fb91 	bl	8007608 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 8006ee6:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006ee8:	4629      	mov	r1, r5
 8006eea:	4620      	mov	r0, r4
 8006eec:	f000 fbc7 	bl	800767e <USBD_StdItfReq>
      break;
 8006ef0:	e7f9      	b.n	8006ee6 <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006ef2:	4629      	mov	r1, r5
 8006ef4:	4620      	mov	r0, r4
 8006ef6:	f000 fc04 	bl	8007702 <USBD_StdEPReq>
      break;
 8006efa:	e7f4      	b.n	8006ee6 <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006efc:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8006f00:	4620      	mov	r0, r4
 8006f02:	f7ff ff45 	bl	8006d90 <USBD_LL_StallEP>
      break;
 8006f06:	e7ee      	b.n	8006ee6 <USBD_LL_SetupStage+0x36>

08006f08 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f0a:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK;

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006f12:	2300      	movs	r3, #0
 8006f14:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006f18:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8006f1a:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006f1e:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006f22:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006f26:	b1db      	cbz	r3, 8006f60 <USBD_LL_Reset+0x58>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	b1db      	cbz	r3, 8006f64 <USBD_LL_Reset+0x5c>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006f2c:	2100      	movs	r1, #0
 8006f2e:	4798      	blx	r3
 8006f30:	4607      	mov	r7, r0
 8006f32:	b9c8      	cbnz	r0, 8006f68 <USBD_LL_Reset+0x60>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006f34:	2340      	movs	r3, #64	@ 0x40
 8006f36:	2200      	movs	r2, #0
 8006f38:	4611      	mov	r1, r2
 8006f3a:	4620      	mov	r0, r4
 8006f3c:	f7ff ff15 	bl	8006d6a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006f40:	2601      	movs	r6, #1
 8006f42:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006f46:	2540      	movs	r5, #64	@ 0x40
 8006f48:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006f4c:	462b      	mov	r3, r5
 8006f4e:	2200      	movs	r2, #0
 8006f50:	2180      	movs	r1, #128	@ 0x80
 8006f52:	4620      	mov	r0, r4
 8006f54:	f7ff ff09 	bl	8006d6a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006f58:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006f5a:	6225      	str	r5, [r4, #32]

  return ret;
}
 8006f5c:	4638      	mov	r0, r7
 8006f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  USBD_StatusTypeDef ret = USBD_OK;
 8006f60:	2700      	movs	r7, #0
 8006f62:	e7e7      	b.n	8006f34 <USBD_LL_Reset+0x2c>
 8006f64:	2700      	movs	r7, #0
 8006f66:	e7e5      	b.n	8006f34 <USBD_LL_Reset+0x2c>
        ret = USBD_FAIL;
 8006f68:	2703      	movs	r7, #3
 8006f6a:	e7e3      	b.n	8006f34 <USBD_LL_Reset+0x2c>

08006f6c <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8006f6c:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8006f6e:	2000      	movs	r0, #0
 8006f70:	4770      	bx	lr

08006f72 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006f72:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006f76:	2b04      	cmp	r3, #4
 8006f78:	d004      	beq.n	8006f84 <USBD_LL_Suspend+0x12>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006f7a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006f84:	2304      	movs	r3, #4
 8006f86:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 8006f8a:	2000      	movs	r0, #0
 8006f8c:	4770      	bx	lr

08006f8e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006f8e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	d001      	beq.n	8006f9a <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8006f96:	2000      	movs	r0, #0
 8006f98:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8006f9a:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 8006fa4:	e7f7      	b.n	8006f96 <USBD_LL_Resume+0x8>

08006fa6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006fa6:	b508      	push	{r3, lr}
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fa8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006fac:	2b03      	cmp	r3, #3
 8006fae:	d001      	beq.n	8006fb4 <USBD_LL_SOF+0xe>
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
}
 8006fb0:	2000      	movs	r0, #0
 8006fb2:	bd08      	pop	{r3, pc}
    if (pdev->pClass[0] != NULL)
 8006fb4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d0f9      	beq.n	8006fb0 <USBD_LL_SOF+0xa>
      if (pdev->pClass[0]->SOF != NULL)
 8006fbc:	69db      	ldr	r3, [r3, #28]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d0f6      	beq.n	8006fb0 <USBD_LL_SOF+0xa>
        (void)pdev->pClass[0]->SOF(pdev);
 8006fc2:	4798      	blx	r3
 8006fc4:	e7f4      	b.n	8006fb0 <USBD_LL_SOF+0xa>

08006fc6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006fc6:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8006fc8:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006fcc:	33ae      	adds	r3, #174	@ 0xae
 8006fce:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006fd2:	b153      	cbz	r3, 8006fea <USBD_LL_IsoINIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006fd4:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8006fd8:	2a03      	cmp	r2, #3
 8006fda:	d001      	beq.n	8006fe0 <USBD_LL_IsoINIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8006fdc:	2000      	movs	r0, #0
}
 8006fde:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006fe0:	6a1b      	ldr	r3, [r3, #32]
 8006fe2:	b123      	cbz	r3, 8006fee <USBD_LL_IsoINIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006fe4:	4798      	blx	r3
  return USBD_OK;
 8006fe6:	2000      	movs	r0, #0
 8006fe8:	e7f9      	b.n	8006fde <USBD_LL_IsoINIncomplete+0x18>
    return USBD_FAIL;
 8006fea:	2003      	movs	r0, #3
 8006fec:	e7f7      	b.n	8006fde <USBD_LL_IsoINIncomplete+0x18>
  return USBD_OK;
 8006fee:	2000      	movs	r0, #0
 8006ff0:	e7f5      	b.n	8006fde <USBD_LL_IsoINIncomplete+0x18>

08006ff2 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006ff2:	b508      	push	{r3, lr}
  if (pdev->pClass[pdev->classId] == NULL)
 8006ff4:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8006ff8:	33ae      	adds	r3, #174	@ 0xae
 8006ffa:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8006ffe:	b153      	cbz	r3, 8007016 <USBD_LL_IsoOUTIncomplete+0x24>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007000:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8007004:	2a03      	cmp	r2, #3
 8007006:	d001      	beq.n	800700c <USBD_LL_IsoOUTIncomplete+0x1a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8007008:	2000      	movs	r0, #0
}
 800700a:	bd08      	pop	{r3, pc}
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800700c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800700e:	b123      	cbz	r3, 800701a <USBD_LL_IsoOUTIncomplete+0x28>
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007010:	4798      	blx	r3
  return USBD_OK;
 8007012:	2000      	movs	r0, #0
 8007014:	e7f9      	b.n	800700a <USBD_LL_IsoOUTIncomplete+0x18>
    return USBD_FAIL;
 8007016:	2003      	movs	r0, #3
 8007018:	e7f7      	b.n	800700a <USBD_LL_IsoOUTIncomplete+0x18>
  return USBD_OK;
 800701a:	2000      	movs	r0, #0
 800701c:	e7f5      	b.n	800700a <USBD_LL_IsoOUTIncomplete+0x18>

0800701e <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 800701e:	2000      	movs	r0, #0
 8007020:	4770      	bx	lr

08007022 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007022:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_OK;

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007024:	2301      	movs	r3, #1
 8007026:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800702a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800702e:	b123      	cbz	r3, 800703a <USBD_LL_DevDisconnected+0x18>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	7901      	ldrb	r1, [r0, #4]
 8007034:	4798      	blx	r3
 8007036:	b910      	cbnz	r0, 800703e <USBD_LL_DevDisconnected+0x1c>
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
}
 8007038:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef   ret = USBD_OK;
 800703a:	2000      	movs	r0, #0
 800703c:	e7fc      	b.n	8007038 <USBD_LL_DevDisconnected+0x16>
      ret = USBD_FAIL;
 800703e:	2003      	movs	r0, #3
 8007040:	e7fa      	b.n	8007038 <USBD_LL_DevDisconnected+0x16>

08007042 <USBD_CoreFindIF>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8007042:	2000      	movs	r0, #0
 8007044:	4770      	bx	lr

08007046 <USBD_CoreFindEP>:
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
#endif /* USE_USBD_COMPOSITE */
}
 8007046:	2000      	movs	r0, #0
 8007048:	4770      	bx	lr

0800704a <USBD_LL_DataOutStage>:
{
 800704a:	b538      	push	{r3, r4, r5, lr}
 800704c:	4604      	mov	r4, r0
  if (epnum == 0U)
 800704e:	460d      	mov	r5, r1
 8007050:	2900      	cmp	r1, #0
 8007052:	d141      	bne.n	80070d8 <USBD_LL_DataOutStage+0x8e>
 8007054:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007056:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800705a:	2a03      	cmp	r2, #3
 800705c:	d001      	beq.n	8007062 <USBD_LL_DataOutStage+0x18>
  return USBD_OK;
 800705e:	4608      	mov	r0, r1
}
 8007060:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8007062:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 8007066:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 800706a:	4291      	cmp	r1, r2
 800706c:	d809      	bhi.n	8007082 <USBD_LL_DataOutStage+0x38>
        switch (pdev->request.bmRequest & 0x1FU)
 800706e:	f890 32aa 	ldrb.w	r3, [r0, #682]	@ 0x2aa
 8007072:	f003 031f 	and.w	r3, r3, #31
 8007076:	2b01      	cmp	r3, #1
 8007078:	d00e      	beq.n	8007098 <USBD_LL_DataOutStage+0x4e>
 800707a:	2b02      	cmp	r3, #2
 800707c:	d01a      	beq.n	80070b4 <USBD_LL_DataOutStage+0x6a>
 800707e:	4628      	mov	r0, r5
 8007080:	e00f      	b.n	80070a2 <USBD_LL_DataOutStage+0x58>
        pep->rem_length -= pep->maxpacket;
 8007082:	1a89      	subs	r1, r1, r2
 8007084:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007088:	428a      	cmp	r2, r1
 800708a:	bf28      	it	cs
 800708c:	460a      	movcs	r2, r1
 800708e:	4619      	mov	r1, r3
 8007090:	f000 fd36 	bl	8007b00 <USBD_CtlContinueRx>
  return USBD_OK;
 8007094:	4628      	mov	r0, r5
 8007096:	e7e3      	b.n	8007060 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007098:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 800709c:	f7ff ffd1 	bl	8007042 <USBD_CoreFindIF>
        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80070a0:	b918      	cbnz	r0, 80070aa <USBD_LL_DataOutStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070a2:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80070a6:	2b03      	cmp	r3, #3
 80070a8:	d009      	beq.n	80070be <USBD_LL_DataOutStage+0x74>
        (void)USBD_CtlSendStatus(pdev);
 80070aa:	4620      	mov	r0, r4
 80070ac:	f000 fd30 	bl	8007b10 <USBD_CtlSendStatus>
  return USBD_OK;
 80070b0:	4628      	mov	r0, r5
 80070b2:	e7d5      	b.n	8007060 <USBD_LL_DataOutStage+0x16>
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80070b4:	f890 12ae 	ldrb.w	r1, [r0, #686]	@ 0x2ae
 80070b8:	f7ff ffc5 	bl	8007046 <USBD_CoreFindEP>
            break;
 80070bc:	e7f0      	b.n	80070a0 <USBD_LL_DataOutStage+0x56>
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80070be:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80070c2:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80070c6:	691a      	ldr	r2, [r3, #16]
 80070c8:	2a00      	cmp	r2, #0
 80070ca:	d0ee      	beq.n	80070aa <USBD_LL_DataOutStage+0x60>
              pdev->classId = idx;
 80070cc:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80070d0:	691b      	ldr	r3, [r3, #16]
 80070d2:	4620      	mov	r0, r4
 80070d4:	4798      	blx	r3
 80070d6:	e7e8      	b.n	80070aa <USBD_LL_DataOutStage+0x60>
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80070d8:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80070dc:	f7ff ffb3 	bl	8007046 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80070e0:	b988      	cbnz	r0, 8007106 <USBD_LL_DataOutStage+0xbc>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80070e2:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80070e6:	2b03      	cmp	r3, #3
 80070e8:	d1ba      	bne.n	8007060 <USBD_LL_DataOutStage+0x16>
        if (pdev->pClass[idx]->DataOut != NULL)
 80070ea:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80070ee:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80070f2:	699a      	ldr	r2, [r3, #24]
 80070f4:	2a00      	cmp	r2, #0
 80070f6:	d0b3      	beq.n	8007060 <USBD_LL_DataOutStage+0x16>
          pdev->classId = idx;
 80070f8:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	4629      	mov	r1, r5
 8007100:	4620      	mov	r0, r4
 8007102:	4798      	blx	r3
      if (ret != USBD_OK)
 8007104:	e7ac      	b.n	8007060 <USBD_LL_DataOutStage+0x16>
  return USBD_OK;
 8007106:	2000      	movs	r0, #0
 8007108:	e7aa      	b.n	8007060 <USBD_LL_DataOutStage+0x16>

0800710a <USBD_LL_DataInStage>:
{
 800710a:	b538      	push	{r3, r4, r5, lr}
 800710c:	4604      	mov	r4, r0
  if (epnum == 0U)
 800710e:	460d      	mov	r5, r1
 8007110:	2900      	cmp	r1, #0
 8007112:	d14a      	bne.n	80071aa <USBD_LL_DataInStage+0xa0>
 8007114:	4613      	mov	r3, r2
    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007116:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800711a:	2a02      	cmp	r2, #2
 800711c:	d007      	beq.n	800712e <USBD_LL_DataInStage+0x24>
    if (pdev->dev_test_mode != 0U)
 800711e:	f894 02a0 	ldrb.w	r0, [r4, #672]	@ 0x2a0
 8007122:	b118      	cbz	r0, 800712c <USBD_LL_DataInStage+0x22>
      pdev->dev_test_mode = 0U;
 8007124:	2300      	movs	r3, #0
 8007126:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 800712a:	4628      	mov	r0, r5
}
 800712c:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800712e:	69c2      	ldr	r2, [r0, #28]
 8007130:	6a01      	ldr	r1, [r0, #32]
 8007132:	428a      	cmp	r2, r1
 8007134:	d80d      	bhi.n	8007152 <USBD_LL_DataInStage+0x48>
        if ((pep->maxpacket == pep->rem_length) &&
 8007136:	428a      	cmp	r2, r1
 8007138:	d017      	beq.n	800716a <USBD_LL_DataInStage+0x60>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800713a:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 800713e:	2b03      	cmp	r3, #3
 8007140:	d027      	beq.n	8007192 <USBD_LL_DataInStage+0x88>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007142:	2180      	movs	r1, #128	@ 0x80
 8007144:	4620      	mov	r0, r4
 8007146:	f7ff fe23 	bl	8006d90 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800714a:	4620      	mov	r0, r4
 800714c:	f000 fceb 	bl	8007b26 <USBD_CtlReceiveStatus>
 8007150:	e7e5      	b.n	800711e <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8007152:	1a52      	subs	r2, r2, r1
 8007154:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007156:	4619      	mov	r1, r3
 8007158:	f000 fcbb 	bl	8007ad2 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800715c:	2300      	movs	r3, #0
 800715e:	461a      	mov	r2, r3
 8007160:	4619      	mov	r1, r3
 8007162:	4620      	mov	r0, r4
 8007164:	f7ff fe34 	bl	8006dd0 <USBD_LL_PrepareReceive>
 8007168:	e7d9      	b.n	800711e <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 800716a:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800716c:	4299      	cmp	r1, r3
 800716e:	d8e4      	bhi.n	800713a <USBD_LL_DataInStage+0x30>
            (pep->total_length < pdev->ep0_data_len))
 8007170:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007174:	4293      	cmp	r3, r2
 8007176:	d2e0      	bcs.n	800713a <USBD_LL_DataInStage+0x30>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007178:	2200      	movs	r2, #0
 800717a:	4611      	mov	r1, r2
 800717c:	f000 fca9 	bl	8007ad2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007180:	2100      	movs	r1, #0
 8007182:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007186:	460b      	mov	r3, r1
 8007188:	460a      	mov	r2, r1
 800718a:	4620      	mov	r0, r4
 800718c:	f7ff fe20 	bl	8006dd0 <USBD_LL_PrepareReceive>
 8007190:	e7c5      	b.n	800711e <USBD_LL_DataInStage+0x14>
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007192:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8007196:	68da      	ldr	r2, [r3, #12]
 8007198:	2a00      	cmp	r2, #0
 800719a:	d0d2      	beq.n	8007142 <USBD_LL_DataInStage+0x38>
              pdev->classId = 0U;
 800719c:	2200      	movs	r2, #0
 800719e:	f8c4 22d4 	str.w	r2, [r4, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80071a2:	68db      	ldr	r3, [r3, #12]
 80071a4:	4620      	mov	r0, r4
 80071a6:	4798      	blx	r3
 80071a8:	e7cb      	b.n	8007142 <USBD_LL_DataInStage+0x38>
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80071aa:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 80071ae:	f7ff ff4a 	bl	8007046 <USBD_CoreFindEP>
    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80071b2:	b988      	cbnz	r0, 80071d8 <USBD_LL_DataInStage+0xce>
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071b4:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80071b8:	2b03      	cmp	r3, #3
 80071ba:	d1b7      	bne.n	800712c <USBD_LL_DataInStage+0x22>
        if (pdev->pClass[idx]->DataIn != NULL)
 80071bc:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 80071c0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80071c4:	695a      	ldr	r2, [r3, #20]
 80071c6:	2a00      	cmp	r2, #0
 80071c8:	d0b0      	beq.n	800712c <USBD_LL_DataInStage+0x22>
          pdev->classId = idx;
 80071ca:	f8c4 02d4 	str.w	r0, [r4, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80071ce:	695b      	ldr	r3, [r3, #20]
 80071d0:	4629      	mov	r1, r5
 80071d2:	4620      	mov	r0, r4
 80071d4:	4798      	blx	r3
          if (ret != USBD_OK)
 80071d6:	e7a9      	b.n	800712c <USBD_LL_DataInStage+0x22>
  return USBD_OK;
 80071d8:	2000      	movs	r0, #0
 80071da:	e7a7      	b.n	800712c <USBD_LL_DataInStage+0x22>

080071dc <USBD_GetNextDesc>:
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;

  *ptr += pnext->bLength;
 80071dc:	880b      	ldrh	r3, [r1, #0]
 80071de:	7802      	ldrb	r2, [r0, #0]
 80071e0:	4413      	add	r3, r2
 80071e2:	800b      	strh	r3, [r1, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80071e4:	7803      	ldrb	r3, [r0, #0]

  return (pnext);
}
 80071e6:	4418      	add	r0, r3
 80071e8:	4770      	bx	lr

080071ea <USBD_GetEpDesc>:
  if (desc->wTotalLength > desc->bLength)
 80071ea:	8842      	ldrh	r2, [r0, #2]
 80071ec:	7803      	ldrb	r3, [r0, #0]
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d918      	bls.n	8007224 <USBD_GetEpDesc+0x3a>
{
 80071f2:	b530      	push	{r4, r5, lr}
 80071f4:	b083      	sub	sp, #12
 80071f6:	4604      	mov	r4, r0
 80071f8:	460d      	mov	r5, r1
    ptr = desc->bLength;
 80071fa:	f8ad 3006 	strh.w	r3, [sp, #6]
    while (ptr < desc->wTotalLength)
 80071fe:	8863      	ldrh	r3, [r4, #2]
 8007200:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8007204:	429a      	cmp	r2, r3
 8007206:	d20a      	bcs.n	800721e <USBD_GetEpDesc+0x34>
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007208:	f10d 0106 	add.w	r1, sp, #6
 800720c:	f7ff ffe6 	bl	80071dc <USBD_GetNextDesc>
      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007210:	7843      	ldrb	r3, [r0, #1]
 8007212:	2b05      	cmp	r3, #5
 8007214:	d1f3      	bne.n	80071fe <USBD_GetEpDesc+0x14>
        if (pEpDesc->bEndpointAddress == EpAddr)
 8007216:	7883      	ldrb	r3, [r0, #2]
 8007218:	42ab      	cmp	r3, r5
 800721a:	d1f0      	bne.n	80071fe <USBD_GetEpDesc+0x14>
 800721c:	e000      	b.n	8007220 <USBD_GetEpDesc+0x36>
 800721e:	2000      	movs	r0, #0
}
 8007220:	b003      	add	sp, #12
 8007222:	bd30      	pop	{r4, r5, pc}
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007224:	2000      	movs	r0, #0
}
 8007226:	4770      	bx	lr

08007228 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007228:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 800722a:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800722c:	e002      	b.n	8007234 <USBD_GetLen+0xc>
  {
    len++;
 800722e:	3001      	adds	r0, #1
 8007230:	b2c0      	uxtb	r0, r0
    pbuff++;
 8007232:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8007234:	781a      	ldrb	r2, [r3, #0]
 8007236:	2a00      	cmp	r2, #0
 8007238:	d1f9      	bne.n	800722e <USBD_GetLen+0x6>
  }

  return len;
}
 800723a:	4770      	bx	lr

0800723c <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800723c:	780b      	ldrb	r3, [r1, #0]
 800723e:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8007240:	784b      	ldrb	r3, [r1, #1]
 8007242:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8007244:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8007246:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007248:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 800724c:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 800724e:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8007250:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007252:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8007256:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8007258:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 800725a:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800725c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8007260:	80c3      	strh	r3, [r0, #6]
}
 8007262:	4770      	bx	lr

08007264 <USBD_CtlError>:
{
 8007264:	b510      	push	{r4, lr}
 8007266:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007268:	2180      	movs	r1, #128	@ 0x80
 800726a:	f7ff fd91 	bl	8006d90 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800726e:	2100      	movs	r1, #0
 8007270:	4620      	mov	r0, r4
 8007272:	f7ff fd8d 	bl	8006d90 <USBD_LL_StallEP>
}
 8007276:	bd10      	pop	{r4, pc}

08007278 <USBD_GetDescriptor>:
{
 8007278:	b530      	push	{r4, r5, lr}
 800727a:	b083      	sub	sp, #12
 800727c:	4605      	mov	r5, r0
 800727e:	460c      	mov	r4, r1
  uint16_t len = 0U;
 8007280:	2300      	movs	r3, #0
 8007282:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8007286:	884a      	ldrh	r2, [r1, #2]
 8007288:	0a13      	lsrs	r3, r2, #8
 800728a:	3b01      	subs	r3, #1
 800728c:	2b0e      	cmp	r3, #14
 800728e:	f200 80bb 	bhi.w	8007408 <USBD_GetDescriptor+0x190>
 8007292:	e8df f003 	tbb	[pc, r3]
 8007296:	2f15      	.short	0x2f15
 8007298:	9db9b943 	.word	0x9db9b943
 800729c:	b9b9b9aa 	.word	0xb9b9b9aa
 80072a0:	b9b9b9b9 	.word	0xb9b9b9b9
 80072a4:	08          	.byte	0x08
 80072a5:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80072a6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80072aa:	69db      	ldr	r3, [r3, #28]
 80072ac:	b123      	cbz	r3, 80072b8 <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80072ae:	f10d 0106 	add.w	r1, sp, #6
 80072b2:	7c00      	ldrb	r0, [r0, #16]
 80072b4:	4798      	blx	r3
  if (err != 0U)
 80072b6:	e00a      	b.n	80072ce <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 80072b8:	4621      	mov	r1, r4
 80072ba:	f7ff ffd3 	bl	8007264 <USBD_CtlError>
  if (err != 0U)
 80072be:	e0a6      	b.n	800740e <USBD_GetDescriptor+0x196>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80072c0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f10d 0106 	add.w	r1, sp, #6
 80072ca:	7c00      	ldrb	r0, [r0, #16]
 80072cc:	4798      	blx	r3
  if (req->wLength != 0U)
 80072ce:	88e2      	ldrh	r2, [r4, #6]
 80072d0:	2a00      	cmp	r2, #0
 80072d2:	f000 80a3 	beq.w	800741c <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 80072d6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f000 8099 	beq.w	8007412 <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 80072e0:	429a      	cmp	r2, r3
 80072e2:	bf28      	it	cs
 80072e4:	461a      	movcs	r2, r3
 80072e6:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80072ea:	4601      	mov	r1, r0
 80072ec:	4628      	mov	r0, r5
 80072ee:	f000 fbe3 	bl	8007ab8 <USBD_CtlSendData>
 80072f2:	e08c      	b.n	800740e <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80072f4:	7c03      	ldrb	r3, [r0, #16]
 80072f6:	b943      	cbnz	r3, 800730a <USBD_GetDescriptor+0x92>
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80072f8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80072fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fe:	f10d 0006 	add.w	r0, sp, #6
 8007302:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007304:	2302      	movs	r3, #2
 8007306:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8007308:	e7e1      	b.n	80072ce <USBD_GetDescriptor+0x56>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800730a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800730e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007310:	f10d 0006 	add.w	r0, sp, #6
 8007314:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007316:	2302      	movs	r3, #2
 8007318:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800731a:	e7d8      	b.n	80072ce <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 800731c:	b2d2      	uxtb	r2, r2
 800731e:	2a05      	cmp	r2, #5
 8007320:	d852      	bhi.n	80073c8 <USBD_GetDescriptor+0x150>
 8007322:	e8df f002 	tbb	[pc, r2]
 8007326:	1003      	.short	0x1003
 8007328:	44372a1d 	.word	0x44372a1d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800732c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	b123      	cbz	r3, 800733e <USBD_GetDescriptor+0xc6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007334:	f10d 0106 	add.w	r1, sp, #6
 8007338:	7c00      	ldrb	r0, [r0, #16]
 800733a:	4798      	blx	r3
  if (err != 0U)
 800733c:	e7c7      	b.n	80072ce <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800733e:	4621      	mov	r1, r4
 8007340:	f7ff ff90 	bl	8007264 <USBD_CtlError>
  if (err != 0U)
 8007344:	e063      	b.n	800740e <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007346:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800734a:	689b      	ldr	r3, [r3, #8]
 800734c:	b123      	cbz	r3, 8007358 <USBD_GetDescriptor+0xe0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800734e:	f10d 0106 	add.w	r1, sp, #6
 8007352:	7c00      	ldrb	r0, [r0, #16]
 8007354:	4798      	blx	r3
  if (err != 0U)
 8007356:	e7ba      	b.n	80072ce <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007358:	4621      	mov	r1, r4
 800735a:	f7ff ff83 	bl	8007264 <USBD_CtlError>
  if (err != 0U)
 800735e:	e056      	b.n	800740e <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007360:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	b123      	cbz	r3, 8007372 <USBD_GetDescriptor+0xfa>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007368:	f10d 0106 	add.w	r1, sp, #6
 800736c:	7c00      	ldrb	r0, [r0, #16]
 800736e:	4798      	blx	r3
  if (err != 0U)
 8007370:	e7ad      	b.n	80072ce <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8007372:	4621      	mov	r1, r4
 8007374:	f7ff ff76 	bl	8007264 <USBD_CtlError>
  if (err != 0U)
 8007378:	e049      	b.n	800740e <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800737a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	b123      	cbz	r3, 800738c <USBD_GetDescriptor+0x114>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007382:	f10d 0106 	add.w	r1, sp, #6
 8007386:	7c00      	ldrb	r0, [r0, #16]
 8007388:	4798      	blx	r3
  if (err != 0U)
 800738a:	e7a0      	b.n	80072ce <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800738c:	4621      	mov	r1, r4
 800738e:	f7ff ff69 	bl	8007264 <USBD_CtlError>
  if (err != 0U)
 8007392:	e03c      	b.n	800740e <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007394:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007398:	695b      	ldr	r3, [r3, #20]
 800739a:	b123      	cbz	r3, 80073a6 <USBD_GetDescriptor+0x12e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800739c:	f10d 0106 	add.w	r1, sp, #6
 80073a0:	7c00      	ldrb	r0, [r0, #16]
 80073a2:	4798      	blx	r3
  if (err != 0U)
 80073a4:	e793      	b.n	80072ce <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 80073a6:	4621      	mov	r1, r4
 80073a8:	f7ff ff5c 	bl	8007264 <USBD_CtlError>
  if (err != 0U)
 80073ac:	e02f      	b.n	800740e <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80073ae:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80073b2:	699b      	ldr	r3, [r3, #24]
 80073b4:	b123      	cbz	r3, 80073c0 <USBD_GetDescriptor+0x148>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80073b6:	f10d 0106 	add.w	r1, sp, #6
 80073ba:	7c00      	ldrb	r0, [r0, #16]
 80073bc:	4798      	blx	r3
  if (err != 0U)
 80073be:	e786      	b.n	80072ce <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 80073c0:	4621      	mov	r1, r4
 80073c2:	f7ff ff4f 	bl	8007264 <USBD_CtlError>
  if (err != 0U)
 80073c6:	e022      	b.n	800740e <USBD_GetDescriptor+0x196>
          USBD_CtlError(pdev, req);
 80073c8:	4621      	mov	r1, r4
 80073ca:	f7ff ff4b 	bl	8007264 <USBD_CtlError>
  if (err != 0U)
 80073ce:	e01e      	b.n	800740e <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073d0:	7c03      	ldrb	r3, [r0, #16]
 80073d2:	b933      	cbnz	r3, 80073e2 <USBD_GetDescriptor+0x16a>
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80073d4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80073d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073da:	f10d 0006 	add.w	r0, sp, #6
 80073de:	4798      	blx	r3
  if (err != 0U)
 80073e0:	e775      	b.n	80072ce <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 80073e2:	4621      	mov	r1, r4
 80073e4:	f7ff ff3e 	bl	8007264 <USBD_CtlError>
  if (err != 0U)
 80073e8:	e011      	b.n	800740e <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073ea:	7c03      	ldrb	r3, [r0, #16]
 80073ec:	b943      	cbnz	r3, 8007400 <USBD_GetDescriptor+0x188>
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80073ee:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80073f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073f4:	f10d 0006 	add.w	r0, sp, #6
 80073f8:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80073fa:	2307      	movs	r3, #7
 80073fc:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80073fe:	e766      	b.n	80072ce <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8007400:	4621      	mov	r1, r4
 8007402:	f7ff ff2f 	bl	8007264 <USBD_CtlError>
  if (err != 0U)
 8007406:	e002      	b.n	800740e <USBD_GetDescriptor+0x196>
      USBD_CtlError(pdev, req);
 8007408:	4621      	mov	r1, r4
 800740a:	f7ff ff2b 	bl	8007264 <USBD_CtlError>
}
 800740e:	b003      	add	sp, #12
 8007410:	bd30      	pop	{r4, r5, pc}
      USBD_CtlError(pdev, req);
 8007412:	4621      	mov	r1, r4
 8007414:	4628      	mov	r0, r5
 8007416:	f7ff ff25 	bl	8007264 <USBD_CtlError>
 800741a:	e7f8      	b.n	800740e <USBD_GetDescriptor+0x196>
    (void)USBD_CtlSendStatus(pdev);
 800741c:	4628      	mov	r0, r5
 800741e:	f000 fb77 	bl	8007b10 <USBD_CtlSendStatus>
 8007422:	e7f4      	b.n	800740e <USBD_GetDescriptor+0x196>

08007424 <USBD_SetAddress>:
{
 8007424:	b538      	push	{r3, r4, r5, lr}
 8007426:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007428:	888b      	ldrh	r3, [r1, #4]
 800742a:	b9f3      	cbnz	r3, 800746a <USBD_SetAddress+0x46>
 800742c:	88cb      	ldrh	r3, [r1, #6]
 800742e:	b9e3      	cbnz	r3, 800746a <USBD_SetAddress+0x46>
 8007430:	884b      	ldrh	r3, [r1, #2]
 8007432:	2b7f      	cmp	r3, #127	@ 0x7f
 8007434:	d819      	bhi.n	800746a <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007436:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800743a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800743e:	2b03      	cmp	r3, #3
 8007440:	d00c      	beq.n	800745c <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 8007442:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007446:	4629      	mov	r1, r5
 8007448:	f7ff fcb2 	bl	8006db0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800744c:	4620      	mov	r0, r4
 800744e:	f000 fb5f 	bl	8007b10 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 8007452:	b135      	cbz	r5, 8007462 <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007454:	2302      	movs	r3, #2
 8007456:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 800745a:	e009      	b.n	8007470 <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 800745c:	f7ff ff02 	bl	8007264 <USBD_CtlError>
 8007460:	e006      	b.n	8007470 <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007462:	2301      	movs	r3, #1
 8007464:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007468:	e002      	b.n	8007470 <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 800746a:	4620      	mov	r0, r4
 800746c:	f7ff fefa 	bl	8007264 <USBD_CtlError>
}
 8007470:	bd38      	pop	{r3, r4, r5, pc}
	...

08007474 <USBD_SetConfig>:
{
 8007474:	b570      	push	{r4, r5, r6, lr}
 8007476:	4604      	mov	r4, r0
 8007478:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 800747a:	788d      	ldrb	r5, [r1, #2]
 800747c:	4b2f      	ldr	r3, [pc, #188]	@ (800753c <USBD_SetConfig+0xc8>)
 800747e:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007480:	2d01      	cmp	r5, #1
 8007482:	d810      	bhi.n	80074a6 <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 8007484:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007488:	b2da      	uxtb	r2, r3
 800748a:	2b02      	cmp	r3, #2
 800748c:	d00f      	beq.n	80074ae <USBD_SetConfig+0x3a>
 800748e:	2a03      	cmp	r2, #3
 8007490:	d026      	beq.n	80074e0 <USBD_SetConfig+0x6c>
      USBD_CtlError(pdev, req);
 8007492:	f7ff fee7 	bl	8007264 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007496:	4b29      	ldr	r3, [pc, #164]	@ (800753c <USBD_SetConfig+0xc8>)
 8007498:	7819      	ldrb	r1, [r3, #0]
 800749a:	4620      	mov	r0, r4
 800749c:	f7ff fcff 	bl	8006e9e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80074a0:	2503      	movs	r5, #3
}
 80074a2:	4628      	mov	r0, r5
 80074a4:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 80074a6:	f7ff fedd 	bl	8007264 <USBD_CtlError>
    return USBD_FAIL;
 80074aa:	2503      	movs	r5, #3
 80074ac:	e7f9      	b.n	80074a2 <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 80074ae:	b1a5      	cbz	r5, 80074da <USBD_SetConfig+0x66>
        pdev->dev_config = cfgidx;
 80074b0:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80074b2:	4629      	mov	r1, r5
 80074b4:	f7ff fcea 	bl	8006e8c <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80074b8:	4605      	mov	r5, r0
 80074ba:	b138      	cbz	r0, 80074cc <USBD_SetConfig+0x58>
          USBD_CtlError(pdev, req);
 80074bc:	4631      	mov	r1, r6
 80074be:	4620      	mov	r0, r4
 80074c0:	f7ff fed0 	bl	8007264 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80074c4:	2302      	movs	r3, #2
 80074c6:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80074ca:	e7ea      	b.n	80074a2 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 80074cc:	4620      	mov	r0, r4
 80074ce:	f000 fb1f 	bl	8007b10 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80074d2:	2303      	movs	r3, #3
 80074d4:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80074d8:	e7e3      	b.n	80074a2 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 80074da:	f000 fb19 	bl	8007b10 <USBD_CtlSendStatus>
 80074de:	e7e0      	b.n	80074a2 <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 80074e0:	b1cd      	cbz	r5, 8007516 <USBD_SetConfig+0xa2>
      else if (cfgidx != pdev->dev_config)
 80074e2:	6841      	ldr	r1, [r0, #4]
 80074e4:	428d      	cmp	r5, r1
 80074e6:	d025      	beq.n	8007534 <USBD_SetConfig+0xc0>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80074e8:	b2c9      	uxtb	r1, r1
 80074ea:	f7ff fcd8 	bl	8006e9e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80074ee:	4b13      	ldr	r3, [pc, #76]	@ (800753c <USBD_SetConfig+0xc8>)
 80074f0:	7819      	ldrb	r1, [r3, #0]
 80074f2:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80074f4:	4620      	mov	r0, r4
 80074f6:	f7ff fcc9 	bl	8006e8c <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80074fa:	4605      	mov	r5, r0
 80074fc:	b1b0      	cbz	r0, 800752c <USBD_SetConfig+0xb8>
          USBD_CtlError(pdev, req);
 80074fe:	4631      	mov	r1, r6
 8007500:	4620      	mov	r0, r4
 8007502:	f7ff feaf 	bl	8007264 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007506:	7921      	ldrb	r1, [r4, #4]
 8007508:	4620      	mov	r0, r4
 800750a:	f7ff fcc8 	bl	8006e9e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800750e:	2302      	movs	r3, #2
 8007510:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007514:	e7c5      	b.n	80074a2 <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007516:	2302      	movs	r3, #2
 8007518:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800751c:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800751e:	4629      	mov	r1, r5
 8007520:	f7ff fcbd 	bl	8006e9e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007524:	4620      	mov	r0, r4
 8007526:	f000 faf3 	bl	8007b10 <USBD_CtlSendStatus>
 800752a:	e7ba      	b.n	80074a2 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800752c:	4620      	mov	r0, r4
 800752e:	f000 faef 	bl	8007b10 <USBD_CtlSendStatus>
 8007532:	e7b6      	b.n	80074a2 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8007534:	f000 faec 	bl	8007b10 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8007538:	2500      	movs	r5, #0
 800753a:	e7b2      	b.n	80074a2 <USBD_SetConfig+0x2e>
 800753c:	20002054 	.word	0x20002054

08007540 <USBD_GetConfig>:
{
 8007540:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8007542:	88cb      	ldrh	r3, [r1, #6]
 8007544:	2b01      	cmp	r3, #1
 8007546:	d10b      	bne.n	8007560 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8007548:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800754c:	b2da      	uxtb	r2, r3
 800754e:	2b02      	cmp	r3, #2
 8007550:	d909      	bls.n	8007566 <USBD_GetConfig+0x26>
 8007552:	2a03      	cmp	r2, #3
 8007554:	d111      	bne.n	800757a <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007556:	2201      	movs	r2, #1
 8007558:	1d01      	adds	r1, r0, #4
 800755a:	f000 faad 	bl	8007ab8 <USBD_CtlSendData>
        break;
 800755e:	e001      	b.n	8007564 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8007560:	f7ff fe80 	bl	8007264 <USBD_CtlError>
}
 8007564:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8007566:	b252      	sxtb	r2, r2
 8007568:	b13a      	cbz	r2, 800757a <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 800756a:	4601      	mov	r1, r0
 800756c:	2300      	movs	r3, #0
 800756e:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007572:	2201      	movs	r2, #1
 8007574:	f000 faa0 	bl	8007ab8 <USBD_CtlSendData>
        break;
 8007578:	e7f4      	b.n	8007564 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 800757a:	f7ff fe73 	bl	8007264 <USBD_CtlError>
}
 800757e:	e7f1      	b.n	8007564 <USBD_GetConfig+0x24>

08007580 <USBD_GetStatus>:
{
 8007580:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8007582:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007586:	3b01      	subs	r3, #1
 8007588:	2b02      	cmp	r3, #2
 800758a:	d812      	bhi.n	80075b2 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 800758c:	88cb      	ldrh	r3, [r1, #6]
 800758e:	2b02      	cmp	r3, #2
 8007590:	d10c      	bne.n	80075ac <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007592:	2301      	movs	r3, #1
 8007594:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 8007596:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 800759a:	b10b      	cbz	r3, 80075a0 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800759c:	2303      	movs	r3, #3
 800759e:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80075a0:	2202      	movs	r2, #2
 80075a2:	f100 010c 	add.w	r1, r0, #12
 80075a6:	f000 fa87 	bl	8007ab8 <USBD_CtlSendData>
}
 80075aa:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 80075ac:	f7ff fe5a 	bl	8007264 <USBD_CtlError>
        break;
 80075b0:	e7fb      	b.n	80075aa <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 80075b2:	f7ff fe57 	bl	8007264 <USBD_CtlError>
}
 80075b6:	e7f8      	b.n	80075aa <USBD_GetStatus+0x2a>

080075b8 <USBD_SetFeature>:
{
 80075b8:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80075ba:	884b      	ldrh	r3, [r1, #2]
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d004      	beq.n	80075ca <USBD_SetFeature+0x12>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80075c0:	2b02      	cmp	r3, #2
 80075c2:	d007      	beq.n	80075d4 <USBD_SetFeature+0x1c>
    USBD_CtlError(pdev, req);
 80075c4:	f7ff fe4e 	bl	8007264 <USBD_CtlError>
}
 80075c8:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 80075ca:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80075ce:	f000 fa9f 	bl	8007b10 <USBD_CtlSendStatus>
 80075d2:	e7f9      	b.n	80075c8 <USBD_SetFeature+0x10>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80075d4:	888b      	ldrh	r3, [r1, #4]
 80075d6:	0a1b      	lsrs	r3, r3, #8
 80075d8:	f880 32a0 	strb.w	r3, [r0, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80075dc:	f000 fa98 	bl	8007b10 <USBD_CtlSendStatus>
 80075e0:	e7f2      	b.n	80075c8 <USBD_SetFeature+0x10>

080075e2 <USBD_ClrFeature>:
{
 80075e2:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80075e4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80075e8:	3b01      	subs	r3, #1
 80075ea:	2b02      	cmp	r3, #2
 80075ec:	d809      	bhi.n	8007602 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80075ee:	884b      	ldrh	r3, [r1, #2]
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d000      	beq.n	80075f6 <USBD_ClrFeature+0x14>
}
 80075f4:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 80075f6:	2300      	movs	r3, #0
 80075f8:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80075fc:	f000 fa88 	bl	8007b10 <USBD_CtlSendStatus>
 8007600:	e7f8      	b.n	80075f4 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 8007602:	f7ff fe2f 	bl	8007264 <USBD_CtlError>
}
 8007606:	e7f5      	b.n	80075f4 <USBD_ClrFeature+0x12>

08007608 <USBD_StdDevReq>:
{
 8007608:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800760a:	780c      	ldrb	r4, [r1, #0]
 800760c:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8007610:	2c20      	cmp	r4, #32
 8007612:	d006      	beq.n	8007622 <USBD_StdDevReq+0x1a>
 8007614:	2c40      	cmp	r4, #64	@ 0x40
 8007616:	d004      	beq.n	8007622 <USBD_StdDevReq+0x1a>
 8007618:	b16c      	cbz	r4, 8007636 <USBD_StdDevReq+0x2e>
      USBD_CtlError(pdev, req);
 800761a:	f7ff fe23 	bl	8007264 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800761e:	2400      	movs	r4, #0
      break;
 8007620:	e007      	b.n	8007632 <USBD_StdDevReq+0x2a>
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007622:	f8d0 32d4 	ldr.w	r3, [r0, #724]	@ 0x2d4
 8007626:	33ae      	adds	r3, #174	@ 0xae
 8007628:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	4798      	blx	r3
 8007630:	4604      	mov	r4, r0
}
 8007632:	4620      	mov	r0, r4
 8007634:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 8007636:	784d      	ldrb	r5, [r1, #1]
 8007638:	2d09      	cmp	r5, #9
 800763a:	d81d      	bhi.n	8007678 <USBD_StdDevReq+0x70>
 800763c:	e8df f005 	tbb	[pc, r5]
 8007640:	161c1912 	.word	0x161c1912
 8007644:	1c05081c 	.word	0x1c05081c
 8007648:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800764a:	f7ff fe15 	bl	8007278 <USBD_GetDescriptor>
          break;
 800764e:	e7f0      	b.n	8007632 <USBD_StdDevReq+0x2a>
          USBD_SetAddress(pdev, req);
 8007650:	f7ff fee8 	bl	8007424 <USBD_SetAddress>
          break;
 8007654:	e7ed      	b.n	8007632 <USBD_StdDevReq+0x2a>
          ret = USBD_SetConfig(pdev, req);
 8007656:	f7ff ff0d 	bl	8007474 <USBD_SetConfig>
 800765a:	4604      	mov	r4, r0
          break;
 800765c:	e7e9      	b.n	8007632 <USBD_StdDevReq+0x2a>
          USBD_GetConfig(pdev, req);
 800765e:	f7ff ff6f 	bl	8007540 <USBD_GetConfig>
          break;
 8007662:	e7e6      	b.n	8007632 <USBD_StdDevReq+0x2a>
          USBD_GetStatus(pdev, req);
 8007664:	f7ff ff8c 	bl	8007580 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8007668:	462c      	mov	r4, r5
          break;
 800766a:	e7e2      	b.n	8007632 <USBD_StdDevReq+0x2a>
          USBD_SetFeature(pdev, req);
 800766c:	f7ff ffa4 	bl	80075b8 <USBD_SetFeature>
          break;
 8007670:	e7df      	b.n	8007632 <USBD_StdDevReq+0x2a>
          USBD_ClrFeature(pdev, req);
 8007672:	f7ff ffb6 	bl	80075e2 <USBD_ClrFeature>
          break;
 8007676:	e7dc      	b.n	8007632 <USBD_StdDevReq+0x2a>
          USBD_CtlError(pdev, req);
 8007678:	f7ff fdf4 	bl	8007264 <USBD_CtlError>
          break;
 800767c:	e7d9      	b.n	8007632 <USBD_StdDevReq+0x2a>

0800767e <USBD_StdItfReq>:
{
 800767e:	b570      	push	{r4, r5, r6, lr}
 8007680:	4605      	mov	r5, r0
 8007682:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007684:	780b      	ldrb	r3, [r1, #0]
 8007686:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800768a:	2b20      	cmp	r3, #32
 800768c:	d007      	beq.n	800769e <USBD_StdItfReq+0x20>
 800768e:	2b40      	cmp	r3, #64	@ 0x40
 8007690:	d005      	beq.n	800769e <USBD_StdItfReq+0x20>
 8007692:	b123      	cbz	r3, 800769e <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8007694:	f7ff fde6 	bl	8007264 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007698:	2600      	movs	r6, #0
}
 800769a:	4630      	mov	r0, r6
 800769c:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 800769e:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 80076a2:	3b01      	subs	r3, #1
 80076a4:	2b02      	cmp	r3, #2
 80076a6:	d826      	bhi.n	80076f6 <USBD_StdItfReq+0x78>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80076a8:	7921      	ldrb	r1, [r4, #4]
 80076aa:	2901      	cmp	r1, #1
 80076ac:	d905      	bls.n	80076ba <USBD_StdItfReq+0x3c>
            USBD_CtlError(pdev, req);
 80076ae:	4621      	mov	r1, r4
 80076b0:	4628      	mov	r0, r5
 80076b2:	f7ff fdd7 	bl	8007264 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80076b6:	2600      	movs	r6, #0
 80076b8:	e7ef      	b.n	800769a <USBD_StdItfReq+0x1c>
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80076ba:	4628      	mov	r0, r5
 80076bc:	f7ff fcc1 	bl	8007042 <USBD_CoreFindIF>
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80076c0:	b968      	cbnz	r0, 80076de <USBD_StdItfReq+0x60>
              if (pdev->pClass[idx]->Setup != NULL)
 80076c2:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 80076c6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 80076ca:	6891      	ldr	r1, [r2, #8]
 80076cc:	b189      	cbz	r1, 80076f2 <USBD_StdItfReq+0x74>
                pdev->classId = idx;
 80076ce:	f8c5 02d4 	str.w	r0, [r5, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80076d2:	6893      	ldr	r3, [r2, #8]
 80076d4:	4621      	mov	r1, r4
 80076d6:	4628      	mov	r0, r5
 80076d8:	4798      	blx	r3
 80076da:	4606      	mov	r6, r0
 80076dc:	e000      	b.n	80076e0 <USBD_StdItfReq+0x62>
              ret = USBD_FAIL;
 80076de:	2603      	movs	r6, #3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80076e0:	88e3      	ldrh	r3, [r4, #6]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d1d9      	bne.n	800769a <USBD_StdItfReq+0x1c>
 80076e6:	2e00      	cmp	r6, #0
 80076e8:	d1d7      	bne.n	800769a <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 80076ea:	4628      	mov	r0, r5
 80076ec:	f000 fa10 	bl	8007b10 <USBD_CtlSendStatus>
 80076f0:	e7d3      	b.n	800769a <USBD_StdItfReq+0x1c>
                ret = USBD_FAIL;
 80076f2:	2603      	movs	r6, #3
 80076f4:	e7f4      	b.n	80076e0 <USBD_StdItfReq+0x62>
          USBD_CtlError(pdev, req);
 80076f6:	4621      	mov	r1, r4
 80076f8:	4628      	mov	r0, r5
 80076fa:	f7ff fdb3 	bl	8007264 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80076fe:	2600      	movs	r6, #0
          break;
 8007700:	e7cb      	b.n	800769a <USBD_StdItfReq+0x1c>

08007702 <USBD_StdEPReq>:
{
 8007702:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007706:	4606      	mov	r6, r0
 8007708:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 800770a:	888b      	ldrh	r3, [r1, #4]
 800770c:	b2df      	uxtb	r7, r3
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800770e:	780c      	ldrb	r4, [r1, #0]
 8007710:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8007714:	2c20      	cmp	r4, #32
 8007716:	d008      	beq.n	800772a <USBD_StdEPReq+0x28>
 8007718:	2c40      	cmp	r4, #64	@ 0x40
 800771a:	d006      	beq.n	800772a <USBD_StdEPReq+0x28>
 800771c:	b1dc      	cbz	r4, 8007756 <USBD_StdEPReq+0x54>
      USBD_CtlError(pdev, req);
 800771e:	f7ff fda1 	bl	8007264 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007722:	2400      	movs	r4, #0
}
 8007724:	4620      	mov	r0, r4
 8007726:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800772a:	4639      	mov	r1, r7
 800772c:	4630      	mov	r0, r6
 800772e:	f7ff fc8a 	bl	8007046 <USBD_CoreFindEP>
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007732:	4604      	mov	r4, r0
 8007734:	2800      	cmp	r0, #0
 8007736:	f040 80fd 	bne.w	8007934 <USBD_StdEPReq+0x232>
        pdev->classId = idx;
 800773a:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
        if (pdev->pClass[idx]->Setup != NULL)
 800773e:	f100 03ae 	add.w	r3, r0, #174	@ 0xae
 8007742:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d0eb      	beq.n	8007724 <USBD_StdEPReq+0x22>
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800774c:	4629      	mov	r1, r5
 800774e:	4630      	mov	r0, r6
 8007750:	4798      	blx	r3
 8007752:	4604      	mov	r4, r0
 8007754:	e7e6      	b.n	8007724 <USBD_StdEPReq+0x22>
      switch (req->bRequest)
 8007756:	f891 8001 	ldrb.w	r8, [r1, #1]
 800775a:	f1b8 0f01 	cmp.w	r8, #1
 800775e:	d031      	beq.n	80077c4 <USBD_StdEPReq+0xc2>
 8007760:	f1b8 0f03 	cmp.w	r8, #3
 8007764:	d005      	beq.n	8007772 <USBD_StdEPReq+0x70>
 8007766:	f1b8 0f00 	cmp.w	r8, #0
 800776a:	d066      	beq.n	800783a <USBD_StdEPReq+0x138>
          USBD_CtlError(pdev, req);
 800776c:	f7ff fd7a 	bl	8007264 <USBD_CtlError>
          break;
 8007770:	e7d8      	b.n	8007724 <USBD_StdEPReq+0x22>
          switch (pdev->dev_state)
 8007772:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007776:	b2da      	uxtb	r2, r3
 8007778:	2b02      	cmp	r3, #2
 800777a:	d004      	beq.n	8007786 <USBD_StdEPReq+0x84>
 800777c:	2a03      	cmp	r2, #3
 800777e:	d011      	beq.n	80077a4 <USBD_StdEPReq+0xa2>
              USBD_CtlError(pdev, req);
 8007780:	f7ff fd70 	bl	8007264 <USBD_CtlError>
              break;
 8007784:	e7ce      	b.n	8007724 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007786:	2f00      	cmp	r7, #0
 8007788:	bf18      	it	ne
 800778a:	2f80      	cmpne	r7, #128	@ 0x80
 800778c:	d007      	beq.n	800779e <USBD_StdEPReq+0x9c>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800778e:	4639      	mov	r1, r7
 8007790:	f7ff fafe 	bl	8006d90 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007794:	2180      	movs	r1, #128	@ 0x80
 8007796:	4630      	mov	r0, r6
 8007798:	f7ff fafa 	bl	8006d90 <USBD_LL_StallEP>
 800779c:	e7c2      	b.n	8007724 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 800779e:	f7ff fd61 	bl	8007264 <USBD_CtlError>
 80077a2:	e7bf      	b.n	8007724 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80077a4:	884b      	ldrh	r3, [r1, #2]
 80077a6:	b92b      	cbnz	r3, 80077b4 <USBD_StdEPReq+0xb2>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80077a8:	2f00      	cmp	r7, #0
 80077aa:	bf18      	it	ne
 80077ac:	2f80      	cmpne	r7, #128	@ 0x80
 80077ae:	d001      	beq.n	80077b4 <USBD_StdEPReq+0xb2>
 80077b0:	88cb      	ldrh	r3, [r1, #6]
 80077b2:	b11b      	cbz	r3, 80077bc <USBD_StdEPReq+0xba>
              (void)USBD_CtlSendStatus(pdev);
 80077b4:	4630      	mov	r0, r6
 80077b6:	f000 f9ab 	bl	8007b10 <USBD_CtlSendStatus>
              break;
 80077ba:	e7b3      	b.n	8007724 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80077bc:	4639      	mov	r1, r7
 80077be:	f7ff fae7 	bl	8006d90 <USBD_LL_StallEP>
 80077c2:	e7f7      	b.n	80077b4 <USBD_StdEPReq+0xb2>
          switch (pdev->dev_state)
 80077c4:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80077c8:	b2da      	uxtb	r2, r3
 80077ca:	2b02      	cmp	r3, #2
 80077cc:	d004      	beq.n	80077d8 <USBD_StdEPReq+0xd6>
 80077ce:	2a03      	cmp	r2, #3
 80077d0:	d011      	beq.n	80077f6 <USBD_StdEPReq+0xf4>
              USBD_CtlError(pdev, req);
 80077d2:	f7ff fd47 	bl	8007264 <USBD_CtlError>
              break;
 80077d6:	e7a5      	b.n	8007724 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80077d8:	2f00      	cmp	r7, #0
 80077da:	bf18      	it	ne
 80077dc:	2f80      	cmpne	r7, #128	@ 0x80
 80077de:	d007      	beq.n	80077f0 <USBD_StdEPReq+0xee>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80077e0:	4639      	mov	r1, r7
 80077e2:	f7ff fad5 	bl	8006d90 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80077e6:	2180      	movs	r1, #128	@ 0x80
 80077e8:	4630      	mov	r0, r6
 80077ea:	f7ff fad1 	bl	8006d90 <USBD_LL_StallEP>
 80077ee:	e799      	b.n	8007724 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 80077f0:	f7ff fd38 	bl	8007264 <USBD_CtlError>
 80077f4:	e796      	b.n	8007724 <USBD_StdEPReq+0x22>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80077f6:	884b      	ldrh	r3, [r1, #2]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d193      	bne.n	8007724 <USBD_StdEPReq+0x22>
                if ((ep_addr & 0x7FU) != 0x00U)
 80077fc:	f017 0f7f 	tst.w	r7, #127	@ 0x7f
 8007800:	d117      	bne.n	8007832 <USBD_StdEPReq+0x130>
                (void)USBD_CtlSendStatus(pdev);
 8007802:	4630      	mov	r0, r6
 8007804:	f000 f984 	bl	8007b10 <USBD_CtlSendStatus>
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007808:	4639      	mov	r1, r7
 800780a:	4630      	mov	r0, r6
 800780c:	f7ff fc1b 	bl	8007046 <USBD_CoreFindEP>
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007810:	2800      	cmp	r0, #0
 8007812:	d187      	bne.n	8007724 <USBD_StdEPReq+0x22>
                  pdev->classId = idx;
 8007814:	f8c6 02d4 	str.w	r0, [r6, #724]	@ 0x2d4
                  if (pdev->pClass[idx]->Setup != NULL)
 8007818:	f100 02ae 	add.w	r2, r0, #174	@ 0xae
 800781c:	f856 2022 	ldr.w	r2, [r6, r2, lsl #2]
 8007820:	6892      	ldr	r2, [r2, #8]
 8007822:	2a00      	cmp	r2, #0
 8007824:	f000 8088 	beq.w	8007938 <USBD_StdEPReq+0x236>
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007828:	4629      	mov	r1, r5
 800782a:	4630      	mov	r0, r6
 800782c:	4790      	blx	r2
 800782e:	4604      	mov	r4, r0
 8007830:	e778      	b.n	8007724 <USBD_StdEPReq+0x22>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007832:	4639      	mov	r1, r7
 8007834:	f7ff fab4 	bl	8006da0 <USBD_LL_ClearStallEP>
 8007838:	e7e3      	b.n	8007802 <USBD_StdEPReq+0x100>
          switch (pdev->dev_state)
 800783a:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 800783e:	b2d1      	uxtb	r1, r2
 8007840:	2a02      	cmp	r2, #2
 8007842:	d006      	beq.n	8007852 <USBD_StdEPReq+0x150>
 8007844:	2903      	cmp	r1, #3
 8007846:	d02a      	beq.n	800789e <USBD_StdEPReq+0x19c>
              USBD_CtlError(pdev, req);
 8007848:	4629      	mov	r1, r5
 800784a:	f7ff fd0b 	bl	8007264 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800784e:	4644      	mov	r4, r8
              break;
 8007850:	e768      	b.n	8007724 <USBD_StdEPReq+0x22>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007852:	2f00      	cmp	r7, #0
 8007854:	bf18      	it	ne
 8007856:	2f80      	cmpne	r7, #128	@ 0x80
 8007858:	d113      	bne.n	8007882 <USBD_StdEPReq+0x180>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800785a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800785e:	d115      	bne.n	800788c <USBD_StdEPReq+0x18a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007860:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007864:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8007868:	00b9      	lsls	r1, r7, #2
 800786a:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800786e:	4401      	add	r1, r0
 8007870:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8007872:	2300      	movs	r3, #0
 8007874:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007876:	2202      	movs	r2, #2
 8007878:	4630      	mov	r0, r6
 800787a:	f000 f91d 	bl	8007ab8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800787e:	4644      	mov	r4, r8
              break;
 8007880:	e750      	b.n	8007724 <USBD_StdEPReq+0x22>
                USBD_CtlError(pdev, req);
 8007882:	4629      	mov	r1, r5
 8007884:	f7ff fcee 	bl	8007264 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007888:	4644      	mov	r4, r8
                break;
 800788a:	e74b      	b.n	8007724 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800788c:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 8007890:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8007894:	00b9      	lsls	r1, r7, #2
 8007896:	3110      	adds	r1, #16
 8007898:	4401      	add	r1, r0
 800789a:	3104      	adds	r1, #4
 800789c:	e7e9      	b.n	8007872 <USBD_StdEPReq+0x170>
              if ((ep_addr & 0x80U) == 0x80U)
 800789e:	b25b      	sxtb	r3, r3
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	db20      	blt.n	80078e6 <USBD_StdEPReq+0x1e4>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80078a4:	f007 020f 	and.w	r2, r7, #15
 80078a8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80078ac:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80078b0:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 80078b4:	b32a      	cbz	r2, 8007902 <USBD_StdEPReq+0x200>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	db28      	blt.n	800790c <USBD_StdEPReq+0x20a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80078ba:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80078be:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80078c2:	009c      	lsls	r4, r3, #2
 80078c4:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 80078c8:	4434      	add	r4, r6
 80078ca:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80078cc:	2f80      	cmp	r7, #128	@ 0x80
 80078ce:	bf18      	it	ne
 80078d0:	2f00      	cmpne	r7, #0
 80078d2:	d124      	bne.n	800791e <USBD_StdEPReq+0x21c>
                pep->status = 0x0000U;
 80078d4:	2300      	movs	r3, #0
 80078d6:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80078d8:	2202      	movs	r2, #2
 80078da:	4621      	mov	r1, r4
 80078dc:	4630      	mov	r0, r6
 80078de:	f000 f8eb 	bl	8007ab8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80078e2:	4644      	mov	r4, r8
              break;
 80078e4:	e71e      	b.n	8007724 <USBD_StdEPReq+0x22>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80078e6:	f007 020f 	and.w	r2, r7, #15
 80078ea:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80078ee:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80078f2:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80078f4:	2a00      	cmp	r2, #0
 80078f6:	d1de      	bne.n	80078b6 <USBD_StdEPReq+0x1b4>
                  USBD_CtlError(pdev, req);
 80078f8:	4629      	mov	r1, r5
 80078fa:	f7ff fcb3 	bl	8007264 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80078fe:	4644      	mov	r4, r8
                  break;
 8007900:	e710      	b.n	8007724 <USBD_StdEPReq+0x22>
                  USBD_CtlError(pdev, req);
 8007902:	4629      	mov	r1, r5
 8007904:	f7ff fcae 	bl	8007264 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8007908:	4644      	mov	r4, r8
                  break;
 800790a:	e70b      	b.n	8007724 <USBD_StdEPReq+0x22>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800790c:	f007 037f 	and.w	r3, r7, #127	@ 0x7f
 8007910:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007914:	009c      	lsls	r4, r3, #2
 8007916:	3410      	adds	r4, #16
 8007918:	4434      	add	r4, r6
 800791a:	3404      	adds	r4, #4
 800791c:	e7d6      	b.n	80078cc <USBD_StdEPReq+0x1ca>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800791e:	4639      	mov	r1, r7
 8007920:	4630      	mov	r0, r6
 8007922:	f7ff f9ef 	bl	8006d04 <USBD_LL_IsStallEP>
 8007926:	b110      	cbz	r0, 800792e <USBD_StdEPReq+0x22c>
                pep->status = 0x0001U;
 8007928:	2301      	movs	r3, #1
 800792a:	6023      	str	r3, [r4, #0]
 800792c:	e7d4      	b.n	80078d8 <USBD_StdEPReq+0x1d6>
                pep->status = 0x0000U;
 800792e:	2300      	movs	r3, #0
 8007930:	6023      	str	r3, [r4, #0]
 8007932:	e7d1      	b.n	80078d8 <USBD_StdEPReq+0x1d6>
  USBD_StatusTypeDef ret = USBD_OK;
 8007934:	2400      	movs	r4, #0
 8007936:	e6f5      	b.n	8007724 <USBD_StdEPReq+0x22>
 8007938:	4604      	mov	r4, r0
 800793a:	e6f3      	b.n	8007724 <USBD_StdEPReq+0x22>

0800793c <USBD_GetString>:
  if (desc == NULL)
 800793c:	b300      	cbz	r0, 8007980 <USBD_GetString+0x44>
{
 800793e:	b570      	push	{r4, r5, r6, lr}
 8007940:	460d      	mov	r5, r1
 8007942:	4616      	mov	r6, r2
 8007944:	4604      	mov	r4, r0
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007946:	f7ff fc6f 	bl	8007228 <USBD_GetLen>
 800794a:	3001      	adds	r0, #1
 800794c:	0043      	lsls	r3, r0, #1
 800794e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007952:	d806      	bhi.n	8007962 <USBD_GetString+0x26>
 8007954:	b29b      	uxth	r3, r3
 8007956:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 8007958:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800795a:	2303      	movs	r3, #3
 800795c:	706b      	strb	r3, [r5, #1]
  idx++;
 800795e:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 8007960:	e00a      	b.n	8007978 <USBD_GetString+0x3c>
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007962:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007966:	e7f6      	b.n	8007956 <USBD_GetString+0x1a>
    unicode[idx] = *pdesc;
 8007968:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 800796a:	3401      	adds	r4, #1
    idx++;
 800796c:	1c5a      	adds	r2, r3, #1
 800796e:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 8007970:	2100      	movs	r1, #0
 8007972:	54a9      	strb	r1, [r5, r2]
    idx++;
 8007974:	3302      	adds	r3, #2
 8007976:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 8007978:	7822      	ldrb	r2, [r4, #0]
 800797a:	2a00      	cmp	r2, #0
 800797c:	d1f4      	bne.n	8007968 <USBD_GetString+0x2c>
}
 800797e:	bd70      	pop	{r4, r5, r6, pc}
 8007980:	4770      	bx	lr
	...

08007984 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007984:	2312      	movs	r3, #18
 8007986:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8007988:	4800      	ldr	r0, [pc, #0]	@ (800798c <USBD_FS_DeviceDescriptor+0x8>)
 800798a:	4770      	bx	lr
 800798c:	200000cc 	.word	0x200000cc

08007990 <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007990:	2304      	movs	r3, #4
 8007992:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8007994:	4800      	ldr	r0, [pc, #0]	@ (8007998 <USBD_FS_LangIDStrDescriptor+0x8>)
 8007996:	4770      	bx	lr
 8007998:	200000c8 	.word	0x200000c8

0800799c <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 800799c:	2300      	movs	r3, #0
 800799e:	4293      	cmp	r3, r2
 80079a0:	d21e      	bcs.n	80079e0 <IntToUnicode+0x44>
{
 80079a2:	b500      	push	{lr}
 80079a4:	e010      	b.n	80079c8 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80079a6:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 80079aa:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 80079ae:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 80079b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80079b4:	f10c 0c01 	add.w	ip, ip, #1
 80079b8:	f04f 0e00 	mov.w	lr, #0
 80079bc:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 80079c0:	3301      	adds	r3, #1
 80079c2:	b2db      	uxtb	r3, r3
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d209      	bcs.n	80079dc <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 80079c8:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 80079cc:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 80079d0:	d2e9      	bcs.n	80079a6 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 80079d2:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 80079d6:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 80079da:	e7e8      	b.n	80079ae <IntToUnicode+0x12>
  }
}
 80079dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80079e0:	4770      	bx	lr
	...

080079e4 <Get_SerialNum>:
{
 80079e4:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80079e6:	4b0b      	ldr	r3, [pc, #44]	@ (8007a14 <Get_SerialNum+0x30>)
 80079e8:	f8d3 0800 	ldr.w	r0, [r3, #2048]	@ 0x800
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80079ec:	f8d3 4804 	ldr.w	r4, [r3, #2052]	@ 0x804
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80079f0:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
  if (deviceserial0 != 0)
 80079f4:	18c0      	adds	r0, r0, r3
 80079f6:	d100      	bne.n	80079fa <Get_SerialNum+0x16>
}
 80079f8:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80079fa:	4d07      	ldr	r5, [pc, #28]	@ (8007a18 <Get_SerialNum+0x34>)
 80079fc:	2208      	movs	r2, #8
 80079fe:	4629      	mov	r1, r5
 8007a00:	f7ff ffcc 	bl	800799c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007a04:	2204      	movs	r2, #4
 8007a06:	f105 0110 	add.w	r1, r5, #16
 8007a0a:	4620      	mov	r0, r4
 8007a0c:	f7ff ffc6 	bl	800799c <IntToUnicode>
}
 8007a10:	e7f2      	b.n	80079f8 <Get_SerialNum+0x14>
 8007a12:	bf00      	nop
 8007a14:	1ff1e000 	.word	0x1ff1e000
 8007a18:	200000ae 	.word	0x200000ae

08007a1c <USBD_FS_SerialStrDescriptor>:
{
 8007a1c:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8007a1e:	231a      	movs	r3, #26
 8007a20:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8007a22:	f7ff ffdf 	bl	80079e4 <Get_SerialNum>
}
 8007a26:	4801      	ldr	r0, [pc, #4]	@ (8007a2c <USBD_FS_SerialStrDescriptor+0x10>)
 8007a28:	bd08      	pop	{r3, pc}
 8007a2a:	bf00      	nop
 8007a2c:	200000ac 	.word	0x200000ac

08007a30 <USBD_FS_ProductStrDescriptor>:
{
 8007a30:	b508      	push	{r3, lr}
 8007a32:	460a      	mov	r2, r1
  if(speed == 0)
 8007a34:	b928      	cbnz	r0, 8007a42 <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007a36:	4905      	ldr	r1, [pc, #20]	@ (8007a4c <USBD_FS_ProductStrDescriptor+0x1c>)
 8007a38:	4805      	ldr	r0, [pc, #20]	@ (8007a50 <USBD_FS_ProductStrDescriptor+0x20>)
 8007a3a:	f7ff ff7f 	bl	800793c <USBD_GetString>
}
 8007a3e:	4803      	ldr	r0, [pc, #12]	@ (8007a4c <USBD_FS_ProductStrDescriptor+0x1c>)
 8007a40:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007a42:	4902      	ldr	r1, [pc, #8]	@ (8007a4c <USBD_FS_ProductStrDescriptor+0x1c>)
 8007a44:	4802      	ldr	r0, [pc, #8]	@ (8007a50 <USBD_FS_ProductStrDescriptor+0x20>)
 8007a46:	f7ff ff79 	bl	800793c <USBD_GetString>
 8007a4a:	e7f8      	b.n	8007a3e <USBD_FS_ProductStrDescriptor+0xe>
 8007a4c:	20002058 	.word	0x20002058
 8007a50:	08008e60 	.word	0x08008e60

08007a54 <USBD_FS_ManufacturerStrDescriptor>:
{
 8007a54:	b510      	push	{r4, lr}
 8007a56:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007a58:	4c03      	ldr	r4, [pc, #12]	@ (8007a68 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8007a5a:	4621      	mov	r1, r4
 8007a5c:	4803      	ldr	r0, [pc, #12]	@ (8007a6c <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8007a5e:	f7ff ff6d 	bl	800793c <USBD_GetString>
}
 8007a62:	4620      	mov	r0, r4
 8007a64:	bd10      	pop	{r4, pc}
 8007a66:	bf00      	nop
 8007a68:	20002058 	.word	0x20002058
 8007a6c:	08008e78 	.word	0x08008e78

08007a70 <USBD_FS_ConfigStrDescriptor>:
{
 8007a70:	b508      	push	{r3, lr}
 8007a72:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8007a74:	b928      	cbnz	r0, 8007a82 <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007a76:	4905      	ldr	r1, [pc, #20]	@ (8007a8c <USBD_FS_ConfigStrDescriptor+0x1c>)
 8007a78:	4805      	ldr	r0, [pc, #20]	@ (8007a90 <USBD_FS_ConfigStrDescriptor+0x20>)
 8007a7a:	f7ff ff5f 	bl	800793c <USBD_GetString>
}
 8007a7e:	4803      	ldr	r0, [pc, #12]	@ (8007a8c <USBD_FS_ConfigStrDescriptor+0x1c>)
 8007a80:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007a82:	4902      	ldr	r1, [pc, #8]	@ (8007a8c <USBD_FS_ConfigStrDescriptor+0x1c>)
 8007a84:	4802      	ldr	r0, [pc, #8]	@ (8007a90 <USBD_FS_ConfigStrDescriptor+0x20>)
 8007a86:	f7ff ff59 	bl	800793c <USBD_GetString>
 8007a8a:	e7f8      	b.n	8007a7e <USBD_FS_ConfigStrDescriptor+0xe>
 8007a8c:	20002058 	.word	0x20002058
 8007a90:	08008e8c 	.word	0x08008e8c

08007a94 <USBD_FS_InterfaceStrDescriptor>:
{
 8007a94:	b508      	push	{r3, lr}
 8007a96:	460a      	mov	r2, r1
  if(speed == 0)
 8007a98:	b928      	cbnz	r0, 8007aa6 <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007a9a:	4905      	ldr	r1, [pc, #20]	@ (8007ab0 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007a9c:	4805      	ldr	r0, [pc, #20]	@ (8007ab4 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8007a9e:	f7ff ff4d 	bl	800793c <USBD_GetString>
}
 8007aa2:	4803      	ldr	r0, [pc, #12]	@ (8007ab0 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007aa4:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007aa6:	4902      	ldr	r1, [pc, #8]	@ (8007ab0 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007aa8:	4802      	ldr	r0, [pc, #8]	@ (8007ab4 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8007aaa:	f7ff ff47 	bl	800793c <USBD_GetString>
 8007aae:	e7f8      	b.n	8007aa2 <USBD_FS_InterfaceStrDescriptor+0xe>
 8007ab0:	20002058 	.word	0x20002058
 8007ab4:	08008e98 	.word	0x08008e98

08007ab8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007ab8:	b508      	push	{r3, lr}
 8007aba:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007abc:	2202      	movs	r2, #2
 8007abe:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007ac2:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007ac4:	61c3      	str	r3, [r0, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007ac6:	460a      	mov	r2, r1
 8007ac8:	2100      	movs	r1, #0
 8007aca:	f7ff f979 	bl	8006dc0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8007ace:	2000      	movs	r0, #0
 8007ad0:	bd08      	pop	{r3, pc}

08007ad2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007ad2:	b508      	push	{r3, lr}
 8007ad4:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007ad6:	460a      	mov	r2, r1
 8007ad8:	2100      	movs	r1, #0
 8007ada:	f7ff f971 	bl	8006dc0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8007ade:	2000      	movs	r0, #0
 8007ae0:	bd08      	pop	{r3, pc}

08007ae2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007ae2:	b508      	push	{r3, lr}
 8007ae4:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007ae6:	2203      	movs	r2, #3
 8007ae8:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007aec:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007af0:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007af4:	460a      	mov	r2, r1
 8007af6:	2100      	movs	r1, #0
 8007af8:	f7ff f96a 	bl	8006dd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007afc:	2000      	movs	r0, #0
 8007afe:	bd08      	pop	{r3, pc}

08007b00 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007b00:	b508      	push	{r3, lr}
 8007b02:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007b04:	460a      	mov	r2, r1
 8007b06:	2100      	movs	r1, #0
 8007b08:	f7ff f962 	bl	8006dd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007b0c:	2000      	movs	r0, #0
 8007b0e:	bd08      	pop	{r3, pc}

08007b10 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007b10:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007b12:	2204      	movs	r2, #4
 8007b14:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007b18:	2300      	movs	r3, #0
 8007b1a:	461a      	mov	r2, r3
 8007b1c:	4619      	mov	r1, r3
 8007b1e:	f7ff f94f 	bl	8006dc0 <USBD_LL_Transmit>

  return USBD_OK;
}
 8007b22:	2000      	movs	r0, #0
 8007b24:	bd08      	pop	{r3, pc}

08007b26 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007b26:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007b28:	2205      	movs	r2, #5
 8007b2a:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b2e:	2300      	movs	r3, #0
 8007b30:	461a      	mov	r2, r3
 8007b32:	4619      	mov	r1, r3
 8007b34:	f7ff f94c 	bl	8006dd0 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007b38:	2000      	movs	r0, #0
 8007b3a:	bd08      	pop	{r3, pc}

08007b3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8007b3c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8007b78 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8007b40:	f7fe fd1e 	bl	8006580 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8007b44:	f7fe fca4 	bl	8006490 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007b48:	480c      	ldr	r0, [pc, #48]	@ (8007b7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8007b4a:	490d      	ldr	r1, [pc, #52]	@ (8007b80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8007b4c:	4a0d      	ldr	r2, [pc, #52]	@ (8007b84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8007b4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007b50:	e002      	b.n	8007b58 <LoopCopyDataInit>

08007b52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007b52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007b54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007b56:	3304      	adds	r3, #4

08007b58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007b58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007b5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007b5c:	d3f9      	bcc.n	8007b52 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8007b88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8007b60:	4c0a      	ldr	r4, [pc, #40]	@ (8007b8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8007b62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007b64:	e001      	b.n	8007b6a <LoopFillZerobss>

08007b66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007b66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007b68:	3204      	adds	r2, #4

08007b6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007b6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007b6c:	d3fb      	bcc.n	8007b66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007b6e:	f000 f987 	bl	8007e80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007b72:	f7f9 f825 	bl	8000bc0 <main>
  bx  lr
 8007b76:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007b78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007b7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007b80:	2000015c 	.word	0x2000015c
  ldr r2, =_sidata
 8007b84:	08008eec 	.word	0x08008eec
  ldr r2, =_sbss
 8007b88:	2000015c 	.word	0x2000015c
  ldr r4, =_ebss
 8007b8c:	200023a4 	.word	0x200023a4

08007b90 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007b90:	e7fe      	b.n	8007b90 <ADC3_IRQHandler>
	...

08007b94 <std>:
 8007b94:	2300      	movs	r3, #0
 8007b96:	b510      	push	{r4, lr}
 8007b98:	4604      	mov	r4, r0
 8007b9a:	e9c0 3300 	strd	r3, r3, [r0]
 8007b9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ba2:	6083      	str	r3, [r0, #8]
 8007ba4:	8181      	strh	r1, [r0, #12]
 8007ba6:	6643      	str	r3, [r0, #100]	@ 0x64
 8007ba8:	81c2      	strh	r2, [r0, #14]
 8007baa:	6183      	str	r3, [r0, #24]
 8007bac:	4619      	mov	r1, r3
 8007bae:	2208      	movs	r2, #8
 8007bb0:	305c      	adds	r0, #92	@ 0x5c
 8007bb2:	f000 f911 	bl	8007dd8 <memset>
 8007bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8007bec <std+0x58>)
 8007bb8:	6263      	str	r3, [r4, #36]	@ 0x24
 8007bba:	4b0d      	ldr	r3, [pc, #52]	@ (8007bf0 <std+0x5c>)
 8007bbc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8007bf4 <std+0x60>)
 8007bc0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8007bf8 <std+0x64>)
 8007bc4:	6323      	str	r3, [r4, #48]	@ 0x30
 8007bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8007bfc <std+0x68>)
 8007bc8:	6224      	str	r4, [r4, #32]
 8007bca:	429c      	cmp	r4, r3
 8007bcc:	d006      	beq.n	8007bdc <std+0x48>
 8007bce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007bd2:	4294      	cmp	r4, r2
 8007bd4:	d002      	beq.n	8007bdc <std+0x48>
 8007bd6:	33d0      	adds	r3, #208	@ 0xd0
 8007bd8:	429c      	cmp	r4, r3
 8007bda:	d105      	bne.n	8007be8 <std+0x54>
 8007bdc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007be4:	f000 b970 	b.w	8007ec8 <__retarget_lock_init_recursive>
 8007be8:	bd10      	pop	{r4, pc}
 8007bea:	bf00      	nop
 8007bec:	08007d51 	.word	0x08007d51
 8007bf0:	08007d73 	.word	0x08007d73
 8007bf4:	08007dab 	.word	0x08007dab
 8007bf8:	08007dd1 	.word	0x08007dd1
 8007bfc:	20002258 	.word	0x20002258

08007c00 <stdio_exit_handler>:
 8007c00:	4a02      	ldr	r2, [pc, #8]	@ (8007c0c <stdio_exit_handler+0xc>)
 8007c02:	4903      	ldr	r1, [pc, #12]	@ (8007c10 <stdio_exit_handler+0x10>)
 8007c04:	4803      	ldr	r0, [pc, #12]	@ (8007c14 <stdio_exit_handler+0x14>)
 8007c06:	f000 b86b 	b.w	8007ce0 <_fwalk_sglue>
 8007c0a:	bf00      	nop
 8007c0c:	20000100 	.word	0x20000100
 8007c10:	08008781 	.word	0x08008781
 8007c14:	20000110 	.word	0x20000110

08007c18 <cleanup_stdio>:
 8007c18:	6841      	ldr	r1, [r0, #4]
 8007c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8007c4c <cleanup_stdio+0x34>)
 8007c1c:	4299      	cmp	r1, r3
 8007c1e:	b510      	push	{r4, lr}
 8007c20:	4604      	mov	r4, r0
 8007c22:	d001      	beq.n	8007c28 <cleanup_stdio+0x10>
 8007c24:	f000 fdac 	bl	8008780 <_fflush_r>
 8007c28:	68a1      	ldr	r1, [r4, #8]
 8007c2a:	4b09      	ldr	r3, [pc, #36]	@ (8007c50 <cleanup_stdio+0x38>)
 8007c2c:	4299      	cmp	r1, r3
 8007c2e:	d002      	beq.n	8007c36 <cleanup_stdio+0x1e>
 8007c30:	4620      	mov	r0, r4
 8007c32:	f000 fda5 	bl	8008780 <_fflush_r>
 8007c36:	68e1      	ldr	r1, [r4, #12]
 8007c38:	4b06      	ldr	r3, [pc, #24]	@ (8007c54 <cleanup_stdio+0x3c>)
 8007c3a:	4299      	cmp	r1, r3
 8007c3c:	d004      	beq.n	8007c48 <cleanup_stdio+0x30>
 8007c3e:	4620      	mov	r0, r4
 8007c40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c44:	f000 bd9c 	b.w	8008780 <_fflush_r>
 8007c48:	bd10      	pop	{r4, pc}
 8007c4a:	bf00      	nop
 8007c4c:	20002258 	.word	0x20002258
 8007c50:	200022c0 	.word	0x200022c0
 8007c54:	20002328 	.word	0x20002328

08007c58 <global_stdio_init.part.0>:
 8007c58:	4b0c      	ldr	r3, [pc, #48]	@ (8007c8c <global_stdio_init.part.0+0x34>)
 8007c5a:	4a0d      	ldr	r2, [pc, #52]	@ (8007c90 <global_stdio_init.part.0+0x38>)
 8007c5c:	480d      	ldr	r0, [pc, #52]	@ (8007c94 <global_stdio_init.part.0+0x3c>)
 8007c5e:	b510      	push	{r4, lr}
 8007c60:	2104      	movs	r1, #4
 8007c62:	601a      	str	r2, [r3, #0]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f7ff ff95 	bl	8007b94 <std>
 8007c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8007c94 <global_stdio_init.part.0+0x3c>)
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	461c      	mov	r4, r3
 8007c70:	2109      	movs	r1, #9
 8007c72:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8007c76:	f7ff ff8d 	bl	8007b94 <std>
 8007c7a:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007c7e:	2202      	movs	r2, #2
 8007c80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c84:	2112      	movs	r1, #18
 8007c86:	f7ff bf85 	b.w	8007b94 <std>
 8007c8a:	bf00      	nop
 8007c8c:	20002390 	.word	0x20002390
 8007c90:	08007c01 	.word	0x08007c01
 8007c94:	20002258 	.word	0x20002258

08007c98 <__sfp_lock_acquire>:
 8007c98:	4801      	ldr	r0, [pc, #4]	@ (8007ca0 <__sfp_lock_acquire+0x8>)
 8007c9a:	f000 b916 	b.w	8007eca <__retarget_lock_acquire_recursive>
 8007c9e:	bf00      	nop
 8007ca0:	20002399 	.word	0x20002399

08007ca4 <__sfp_lock_release>:
 8007ca4:	4801      	ldr	r0, [pc, #4]	@ (8007cac <__sfp_lock_release+0x8>)
 8007ca6:	f000 b911 	b.w	8007ecc <__retarget_lock_release_recursive>
 8007caa:	bf00      	nop
 8007cac:	20002399 	.word	0x20002399

08007cb0 <__sinit>:
 8007cb0:	b510      	push	{r4, lr}
 8007cb2:	4604      	mov	r4, r0
 8007cb4:	f7ff fff0 	bl	8007c98 <__sfp_lock_acquire>
 8007cb8:	6a23      	ldr	r3, [r4, #32]
 8007cba:	b11b      	cbz	r3, 8007cc4 <__sinit+0x14>
 8007cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cc0:	f7ff bff0 	b.w	8007ca4 <__sfp_lock_release>
 8007cc4:	4b04      	ldr	r3, [pc, #16]	@ (8007cd8 <__sinit+0x28>)
 8007cc6:	6223      	str	r3, [r4, #32]
 8007cc8:	4b04      	ldr	r3, [pc, #16]	@ (8007cdc <__sinit+0x2c>)
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d1f5      	bne.n	8007cbc <__sinit+0xc>
 8007cd0:	f7ff ffc2 	bl	8007c58 <global_stdio_init.part.0>
 8007cd4:	e7f2      	b.n	8007cbc <__sinit+0xc>
 8007cd6:	bf00      	nop
 8007cd8:	08007c19 	.word	0x08007c19
 8007cdc:	20002390 	.word	0x20002390

08007ce0 <_fwalk_sglue>:
 8007ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ce4:	4607      	mov	r7, r0
 8007ce6:	4688      	mov	r8, r1
 8007ce8:	4614      	mov	r4, r2
 8007cea:	2600      	movs	r6, #0
 8007cec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007cf0:	f1b9 0901 	subs.w	r9, r9, #1
 8007cf4:	d505      	bpl.n	8007d02 <_fwalk_sglue+0x22>
 8007cf6:	6824      	ldr	r4, [r4, #0]
 8007cf8:	2c00      	cmp	r4, #0
 8007cfa:	d1f7      	bne.n	8007cec <_fwalk_sglue+0xc>
 8007cfc:	4630      	mov	r0, r6
 8007cfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d02:	89ab      	ldrh	r3, [r5, #12]
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d907      	bls.n	8007d18 <_fwalk_sglue+0x38>
 8007d08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	d003      	beq.n	8007d18 <_fwalk_sglue+0x38>
 8007d10:	4629      	mov	r1, r5
 8007d12:	4638      	mov	r0, r7
 8007d14:	47c0      	blx	r8
 8007d16:	4306      	orrs	r6, r0
 8007d18:	3568      	adds	r5, #104	@ 0x68
 8007d1a:	e7e9      	b.n	8007cf0 <_fwalk_sglue+0x10>

08007d1c <iprintf>:
 8007d1c:	b40f      	push	{r0, r1, r2, r3}
 8007d1e:	b507      	push	{r0, r1, r2, lr}
 8007d20:	4906      	ldr	r1, [pc, #24]	@ (8007d3c <iprintf+0x20>)
 8007d22:	ab04      	add	r3, sp, #16
 8007d24:	6808      	ldr	r0, [r1, #0]
 8007d26:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d2a:	6881      	ldr	r1, [r0, #8]
 8007d2c:	9301      	str	r3, [sp, #4]
 8007d2e:	f000 f9ff 	bl	8008130 <_vfiprintf_r>
 8007d32:	b003      	add	sp, #12
 8007d34:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d38:	b004      	add	sp, #16
 8007d3a:	4770      	bx	lr
 8007d3c:	2000010c 	.word	0x2000010c

08007d40 <putchar>:
 8007d40:	4b02      	ldr	r3, [pc, #8]	@ (8007d4c <putchar+0xc>)
 8007d42:	4601      	mov	r1, r0
 8007d44:	6818      	ldr	r0, [r3, #0]
 8007d46:	6882      	ldr	r2, [r0, #8]
 8007d48:	f000 bd42 	b.w	80087d0 <_putc_r>
 8007d4c:	2000010c 	.word	0x2000010c

08007d50 <__sread>:
 8007d50:	b510      	push	{r4, lr}
 8007d52:	460c      	mov	r4, r1
 8007d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d58:	f000 f868 	bl	8007e2c <_read_r>
 8007d5c:	2800      	cmp	r0, #0
 8007d5e:	bfab      	itete	ge
 8007d60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007d62:	89a3      	ldrhlt	r3, [r4, #12]
 8007d64:	181b      	addge	r3, r3, r0
 8007d66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d6a:	bfac      	ite	ge
 8007d6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d6e:	81a3      	strhlt	r3, [r4, #12]
 8007d70:	bd10      	pop	{r4, pc}

08007d72 <__swrite>:
 8007d72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d76:	461f      	mov	r7, r3
 8007d78:	898b      	ldrh	r3, [r1, #12]
 8007d7a:	05db      	lsls	r3, r3, #23
 8007d7c:	4605      	mov	r5, r0
 8007d7e:	460c      	mov	r4, r1
 8007d80:	4616      	mov	r6, r2
 8007d82:	d505      	bpl.n	8007d90 <__swrite+0x1e>
 8007d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d88:	2302      	movs	r3, #2
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	f000 f83c 	bl	8007e08 <_lseek_r>
 8007d90:	89a3      	ldrh	r3, [r4, #12]
 8007d92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d9a:	81a3      	strh	r3, [r4, #12]
 8007d9c:	4632      	mov	r2, r6
 8007d9e:	463b      	mov	r3, r7
 8007da0:	4628      	mov	r0, r5
 8007da2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007da6:	f000 b853 	b.w	8007e50 <_write_r>

08007daa <__sseek>:
 8007daa:	b510      	push	{r4, lr}
 8007dac:	460c      	mov	r4, r1
 8007dae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007db2:	f000 f829 	bl	8007e08 <_lseek_r>
 8007db6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dba:	1c42      	adds	r2, r0, #1
 8007dbc:	bf0b      	itete	eq
 8007dbe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007dc2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007dc6:	81a3      	strheq	r3, [r4, #12]
 8007dc8:	81a3      	strhne	r3, [r4, #12]
 8007dca:	bf18      	it	ne
 8007dcc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007dce:	bd10      	pop	{r4, pc}

08007dd0 <__sclose>:
 8007dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dd4:	f000 b808 	b.w	8007de8 <_close_r>

08007dd8 <memset>:
 8007dd8:	4402      	add	r2, r0
 8007dda:	4603      	mov	r3, r0
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d100      	bne.n	8007de2 <memset+0xa>
 8007de0:	4770      	bx	lr
 8007de2:	f803 1b01 	strb.w	r1, [r3], #1
 8007de6:	e7f9      	b.n	8007ddc <memset+0x4>

08007de8 <_close_r>:
 8007de8:	b538      	push	{r3, r4, r5, lr}
 8007dea:	4d06      	ldr	r5, [pc, #24]	@ (8007e04 <_close_r+0x1c>)
 8007dec:	2300      	movs	r3, #0
 8007dee:	4604      	mov	r4, r0
 8007df0:	4608      	mov	r0, r1
 8007df2:	602b      	str	r3, [r5, #0]
 8007df4:	f7fe fb1c 	bl	8006430 <_close>
 8007df8:	1c43      	adds	r3, r0, #1
 8007dfa:	d102      	bne.n	8007e02 <_close_r+0x1a>
 8007dfc:	682b      	ldr	r3, [r5, #0]
 8007dfe:	b103      	cbz	r3, 8007e02 <_close_r+0x1a>
 8007e00:	6023      	str	r3, [r4, #0]
 8007e02:	bd38      	pop	{r3, r4, r5, pc}
 8007e04:	20002394 	.word	0x20002394

08007e08 <_lseek_r>:
 8007e08:	b538      	push	{r3, r4, r5, lr}
 8007e0a:	4d07      	ldr	r5, [pc, #28]	@ (8007e28 <_lseek_r+0x20>)
 8007e0c:	4604      	mov	r4, r0
 8007e0e:	4608      	mov	r0, r1
 8007e10:	4611      	mov	r1, r2
 8007e12:	2200      	movs	r2, #0
 8007e14:	602a      	str	r2, [r5, #0]
 8007e16:	461a      	mov	r2, r3
 8007e18:	f7fe fb14 	bl	8006444 <_lseek>
 8007e1c:	1c43      	adds	r3, r0, #1
 8007e1e:	d102      	bne.n	8007e26 <_lseek_r+0x1e>
 8007e20:	682b      	ldr	r3, [r5, #0]
 8007e22:	b103      	cbz	r3, 8007e26 <_lseek_r+0x1e>
 8007e24:	6023      	str	r3, [r4, #0]
 8007e26:	bd38      	pop	{r3, r4, r5, pc}
 8007e28:	20002394 	.word	0x20002394

08007e2c <_read_r>:
 8007e2c:	b538      	push	{r3, r4, r5, lr}
 8007e2e:	4d07      	ldr	r5, [pc, #28]	@ (8007e4c <_read_r+0x20>)
 8007e30:	4604      	mov	r4, r0
 8007e32:	4608      	mov	r0, r1
 8007e34:	4611      	mov	r1, r2
 8007e36:	2200      	movs	r2, #0
 8007e38:	602a      	str	r2, [r5, #0]
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	f7fe fada 	bl	80063f4 <_read>
 8007e40:	1c43      	adds	r3, r0, #1
 8007e42:	d102      	bne.n	8007e4a <_read_r+0x1e>
 8007e44:	682b      	ldr	r3, [r5, #0]
 8007e46:	b103      	cbz	r3, 8007e4a <_read_r+0x1e>
 8007e48:	6023      	str	r3, [r4, #0]
 8007e4a:	bd38      	pop	{r3, r4, r5, pc}
 8007e4c:	20002394 	.word	0x20002394

08007e50 <_write_r>:
 8007e50:	b538      	push	{r3, r4, r5, lr}
 8007e52:	4d07      	ldr	r5, [pc, #28]	@ (8007e70 <_write_r+0x20>)
 8007e54:	4604      	mov	r4, r0
 8007e56:	4608      	mov	r0, r1
 8007e58:	4611      	mov	r1, r2
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	602a      	str	r2, [r5, #0]
 8007e5e:	461a      	mov	r2, r3
 8007e60:	f7fe fad8 	bl	8006414 <_write>
 8007e64:	1c43      	adds	r3, r0, #1
 8007e66:	d102      	bne.n	8007e6e <_write_r+0x1e>
 8007e68:	682b      	ldr	r3, [r5, #0]
 8007e6a:	b103      	cbz	r3, 8007e6e <_write_r+0x1e>
 8007e6c:	6023      	str	r3, [r4, #0]
 8007e6e:	bd38      	pop	{r3, r4, r5, pc}
 8007e70:	20002394 	.word	0x20002394

08007e74 <__errno>:
 8007e74:	4b01      	ldr	r3, [pc, #4]	@ (8007e7c <__errno+0x8>)
 8007e76:	6818      	ldr	r0, [r3, #0]
 8007e78:	4770      	bx	lr
 8007e7a:	bf00      	nop
 8007e7c:	2000010c 	.word	0x2000010c

08007e80 <__libc_init_array>:
 8007e80:	b570      	push	{r4, r5, r6, lr}
 8007e82:	4b0d      	ldr	r3, [pc, #52]	@ (8007eb8 <__libc_init_array+0x38>)
 8007e84:	4d0d      	ldr	r5, [pc, #52]	@ (8007ebc <__libc_init_array+0x3c>)
 8007e86:	1b5b      	subs	r3, r3, r5
 8007e88:	109c      	asrs	r4, r3, #2
 8007e8a:	2600      	movs	r6, #0
 8007e8c:	42a6      	cmp	r6, r4
 8007e8e:	d109      	bne.n	8007ea4 <__libc_init_array+0x24>
 8007e90:	f000 ff70 	bl	8008d74 <_init>
 8007e94:	4d0a      	ldr	r5, [pc, #40]	@ (8007ec0 <__libc_init_array+0x40>)
 8007e96:	4b0b      	ldr	r3, [pc, #44]	@ (8007ec4 <__libc_init_array+0x44>)
 8007e98:	1b5b      	subs	r3, r3, r5
 8007e9a:	109c      	asrs	r4, r3, #2
 8007e9c:	2600      	movs	r6, #0
 8007e9e:	42a6      	cmp	r6, r4
 8007ea0:	d105      	bne.n	8007eae <__libc_init_array+0x2e>
 8007ea2:	bd70      	pop	{r4, r5, r6, pc}
 8007ea4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ea8:	4798      	blx	r3
 8007eaa:	3601      	adds	r6, #1
 8007eac:	e7ee      	b.n	8007e8c <__libc_init_array+0xc>
 8007eae:	f855 3b04 	ldr.w	r3, [r5], #4
 8007eb2:	4798      	blx	r3
 8007eb4:	3601      	adds	r6, #1
 8007eb6:	e7f2      	b.n	8007e9e <__libc_init_array+0x1e>
 8007eb8:	08008ee4 	.word	0x08008ee4
 8007ebc:	08008ee4 	.word	0x08008ee4
 8007ec0:	08008ee4 	.word	0x08008ee4
 8007ec4:	08008ee8 	.word	0x08008ee8

08007ec8 <__retarget_lock_init_recursive>:
 8007ec8:	4770      	bx	lr

08007eca <__retarget_lock_acquire_recursive>:
 8007eca:	4770      	bx	lr

08007ecc <__retarget_lock_release_recursive>:
 8007ecc:	4770      	bx	lr

08007ece <memcpy>:
 8007ece:	440a      	add	r2, r1
 8007ed0:	4291      	cmp	r1, r2
 8007ed2:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ed6:	d100      	bne.n	8007eda <memcpy+0xc>
 8007ed8:	4770      	bx	lr
 8007eda:	b510      	push	{r4, lr}
 8007edc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ee0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ee4:	4291      	cmp	r1, r2
 8007ee6:	d1f9      	bne.n	8007edc <memcpy+0xe>
 8007ee8:	bd10      	pop	{r4, pc}
	...

08007eec <_free_r>:
 8007eec:	b538      	push	{r3, r4, r5, lr}
 8007eee:	4605      	mov	r5, r0
 8007ef0:	2900      	cmp	r1, #0
 8007ef2:	d041      	beq.n	8007f78 <_free_r+0x8c>
 8007ef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ef8:	1f0c      	subs	r4, r1, #4
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	bfb8      	it	lt
 8007efe:	18e4      	addlt	r4, r4, r3
 8007f00:	f000 f8e0 	bl	80080c4 <__malloc_lock>
 8007f04:	4a1d      	ldr	r2, [pc, #116]	@ (8007f7c <_free_r+0x90>)
 8007f06:	6813      	ldr	r3, [r2, #0]
 8007f08:	b933      	cbnz	r3, 8007f18 <_free_r+0x2c>
 8007f0a:	6063      	str	r3, [r4, #4]
 8007f0c:	6014      	str	r4, [r2, #0]
 8007f0e:	4628      	mov	r0, r5
 8007f10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f14:	f000 b8dc 	b.w	80080d0 <__malloc_unlock>
 8007f18:	42a3      	cmp	r3, r4
 8007f1a:	d908      	bls.n	8007f2e <_free_r+0x42>
 8007f1c:	6820      	ldr	r0, [r4, #0]
 8007f1e:	1821      	adds	r1, r4, r0
 8007f20:	428b      	cmp	r3, r1
 8007f22:	bf01      	itttt	eq
 8007f24:	6819      	ldreq	r1, [r3, #0]
 8007f26:	685b      	ldreq	r3, [r3, #4]
 8007f28:	1809      	addeq	r1, r1, r0
 8007f2a:	6021      	streq	r1, [r4, #0]
 8007f2c:	e7ed      	b.n	8007f0a <_free_r+0x1e>
 8007f2e:	461a      	mov	r2, r3
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	b10b      	cbz	r3, 8007f38 <_free_r+0x4c>
 8007f34:	42a3      	cmp	r3, r4
 8007f36:	d9fa      	bls.n	8007f2e <_free_r+0x42>
 8007f38:	6811      	ldr	r1, [r2, #0]
 8007f3a:	1850      	adds	r0, r2, r1
 8007f3c:	42a0      	cmp	r0, r4
 8007f3e:	d10b      	bne.n	8007f58 <_free_r+0x6c>
 8007f40:	6820      	ldr	r0, [r4, #0]
 8007f42:	4401      	add	r1, r0
 8007f44:	1850      	adds	r0, r2, r1
 8007f46:	4283      	cmp	r3, r0
 8007f48:	6011      	str	r1, [r2, #0]
 8007f4a:	d1e0      	bne.n	8007f0e <_free_r+0x22>
 8007f4c:	6818      	ldr	r0, [r3, #0]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	6053      	str	r3, [r2, #4]
 8007f52:	4408      	add	r0, r1
 8007f54:	6010      	str	r0, [r2, #0]
 8007f56:	e7da      	b.n	8007f0e <_free_r+0x22>
 8007f58:	d902      	bls.n	8007f60 <_free_r+0x74>
 8007f5a:	230c      	movs	r3, #12
 8007f5c:	602b      	str	r3, [r5, #0]
 8007f5e:	e7d6      	b.n	8007f0e <_free_r+0x22>
 8007f60:	6820      	ldr	r0, [r4, #0]
 8007f62:	1821      	adds	r1, r4, r0
 8007f64:	428b      	cmp	r3, r1
 8007f66:	bf04      	itt	eq
 8007f68:	6819      	ldreq	r1, [r3, #0]
 8007f6a:	685b      	ldreq	r3, [r3, #4]
 8007f6c:	6063      	str	r3, [r4, #4]
 8007f6e:	bf04      	itt	eq
 8007f70:	1809      	addeq	r1, r1, r0
 8007f72:	6021      	streq	r1, [r4, #0]
 8007f74:	6054      	str	r4, [r2, #4]
 8007f76:	e7ca      	b.n	8007f0e <_free_r+0x22>
 8007f78:	bd38      	pop	{r3, r4, r5, pc}
 8007f7a:	bf00      	nop
 8007f7c:	200023a0 	.word	0x200023a0

08007f80 <sbrk_aligned>:
 8007f80:	b570      	push	{r4, r5, r6, lr}
 8007f82:	4e0f      	ldr	r6, [pc, #60]	@ (8007fc0 <sbrk_aligned+0x40>)
 8007f84:	460c      	mov	r4, r1
 8007f86:	6831      	ldr	r1, [r6, #0]
 8007f88:	4605      	mov	r5, r0
 8007f8a:	b911      	cbnz	r1, 8007f92 <sbrk_aligned+0x12>
 8007f8c:	f000 fce6 	bl	800895c <_sbrk_r>
 8007f90:	6030      	str	r0, [r6, #0]
 8007f92:	4621      	mov	r1, r4
 8007f94:	4628      	mov	r0, r5
 8007f96:	f000 fce1 	bl	800895c <_sbrk_r>
 8007f9a:	1c43      	adds	r3, r0, #1
 8007f9c:	d103      	bne.n	8007fa6 <sbrk_aligned+0x26>
 8007f9e:	f04f 34ff 	mov.w	r4, #4294967295
 8007fa2:	4620      	mov	r0, r4
 8007fa4:	bd70      	pop	{r4, r5, r6, pc}
 8007fa6:	1cc4      	adds	r4, r0, #3
 8007fa8:	f024 0403 	bic.w	r4, r4, #3
 8007fac:	42a0      	cmp	r0, r4
 8007fae:	d0f8      	beq.n	8007fa2 <sbrk_aligned+0x22>
 8007fb0:	1a21      	subs	r1, r4, r0
 8007fb2:	4628      	mov	r0, r5
 8007fb4:	f000 fcd2 	bl	800895c <_sbrk_r>
 8007fb8:	3001      	adds	r0, #1
 8007fba:	d1f2      	bne.n	8007fa2 <sbrk_aligned+0x22>
 8007fbc:	e7ef      	b.n	8007f9e <sbrk_aligned+0x1e>
 8007fbe:	bf00      	nop
 8007fc0:	2000239c 	.word	0x2000239c

08007fc4 <_malloc_r>:
 8007fc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fc8:	1ccd      	adds	r5, r1, #3
 8007fca:	f025 0503 	bic.w	r5, r5, #3
 8007fce:	3508      	adds	r5, #8
 8007fd0:	2d0c      	cmp	r5, #12
 8007fd2:	bf38      	it	cc
 8007fd4:	250c      	movcc	r5, #12
 8007fd6:	2d00      	cmp	r5, #0
 8007fd8:	4606      	mov	r6, r0
 8007fda:	db01      	blt.n	8007fe0 <_malloc_r+0x1c>
 8007fdc:	42a9      	cmp	r1, r5
 8007fde:	d904      	bls.n	8007fea <_malloc_r+0x26>
 8007fe0:	230c      	movs	r3, #12
 8007fe2:	6033      	str	r3, [r6, #0]
 8007fe4:	2000      	movs	r0, #0
 8007fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80080c0 <_malloc_r+0xfc>
 8007fee:	f000 f869 	bl	80080c4 <__malloc_lock>
 8007ff2:	f8d8 3000 	ldr.w	r3, [r8]
 8007ff6:	461c      	mov	r4, r3
 8007ff8:	bb44      	cbnz	r4, 800804c <_malloc_r+0x88>
 8007ffa:	4629      	mov	r1, r5
 8007ffc:	4630      	mov	r0, r6
 8007ffe:	f7ff ffbf 	bl	8007f80 <sbrk_aligned>
 8008002:	1c43      	adds	r3, r0, #1
 8008004:	4604      	mov	r4, r0
 8008006:	d158      	bne.n	80080ba <_malloc_r+0xf6>
 8008008:	f8d8 4000 	ldr.w	r4, [r8]
 800800c:	4627      	mov	r7, r4
 800800e:	2f00      	cmp	r7, #0
 8008010:	d143      	bne.n	800809a <_malloc_r+0xd6>
 8008012:	2c00      	cmp	r4, #0
 8008014:	d04b      	beq.n	80080ae <_malloc_r+0xea>
 8008016:	6823      	ldr	r3, [r4, #0]
 8008018:	4639      	mov	r1, r7
 800801a:	4630      	mov	r0, r6
 800801c:	eb04 0903 	add.w	r9, r4, r3
 8008020:	f000 fc9c 	bl	800895c <_sbrk_r>
 8008024:	4581      	cmp	r9, r0
 8008026:	d142      	bne.n	80080ae <_malloc_r+0xea>
 8008028:	6821      	ldr	r1, [r4, #0]
 800802a:	1a6d      	subs	r5, r5, r1
 800802c:	4629      	mov	r1, r5
 800802e:	4630      	mov	r0, r6
 8008030:	f7ff ffa6 	bl	8007f80 <sbrk_aligned>
 8008034:	3001      	adds	r0, #1
 8008036:	d03a      	beq.n	80080ae <_malloc_r+0xea>
 8008038:	6823      	ldr	r3, [r4, #0]
 800803a:	442b      	add	r3, r5
 800803c:	6023      	str	r3, [r4, #0]
 800803e:	f8d8 3000 	ldr.w	r3, [r8]
 8008042:	685a      	ldr	r2, [r3, #4]
 8008044:	bb62      	cbnz	r2, 80080a0 <_malloc_r+0xdc>
 8008046:	f8c8 7000 	str.w	r7, [r8]
 800804a:	e00f      	b.n	800806c <_malloc_r+0xa8>
 800804c:	6822      	ldr	r2, [r4, #0]
 800804e:	1b52      	subs	r2, r2, r5
 8008050:	d420      	bmi.n	8008094 <_malloc_r+0xd0>
 8008052:	2a0b      	cmp	r2, #11
 8008054:	d917      	bls.n	8008086 <_malloc_r+0xc2>
 8008056:	1961      	adds	r1, r4, r5
 8008058:	42a3      	cmp	r3, r4
 800805a:	6025      	str	r5, [r4, #0]
 800805c:	bf18      	it	ne
 800805e:	6059      	strne	r1, [r3, #4]
 8008060:	6863      	ldr	r3, [r4, #4]
 8008062:	bf08      	it	eq
 8008064:	f8c8 1000 	streq.w	r1, [r8]
 8008068:	5162      	str	r2, [r4, r5]
 800806a:	604b      	str	r3, [r1, #4]
 800806c:	4630      	mov	r0, r6
 800806e:	f000 f82f 	bl	80080d0 <__malloc_unlock>
 8008072:	f104 000b 	add.w	r0, r4, #11
 8008076:	1d23      	adds	r3, r4, #4
 8008078:	f020 0007 	bic.w	r0, r0, #7
 800807c:	1ac2      	subs	r2, r0, r3
 800807e:	bf1c      	itt	ne
 8008080:	1a1b      	subne	r3, r3, r0
 8008082:	50a3      	strne	r3, [r4, r2]
 8008084:	e7af      	b.n	8007fe6 <_malloc_r+0x22>
 8008086:	6862      	ldr	r2, [r4, #4]
 8008088:	42a3      	cmp	r3, r4
 800808a:	bf0c      	ite	eq
 800808c:	f8c8 2000 	streq.w	r2, [r8]
 8008090:	605a      	strne	r2, [r3, #4]
 8008092:	e7eb      	b.n	800806c <_malloc_r+0xa8>
 8008094:	4623      	mov	r3, r4
 8008096:	6864      	ldr	r4, [r4, #4]
 8008098:	e7ae      	b.n	8007ff8 <_malloc_r+0x34>
 800809a:	463c      	mov	r4, r7
 800809c:	687f      	ldr	r7, [r7, #4]
 800809e:	e7b6      	b.n	800800e <_malloc_r+0x4a>
 80080a0:	461a      	mov	r2, r3
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	42a3      	cmp	r3, r4
 80080a6:	d1fb      	bne.n	80080a0 <_malloc_r+0xdc>
 80080a8:	2300      	movs	r3, #0
 80080aa:	6053      	str	r3, [r2, #4]
 80080ac:	e7de      	b.n	800806c <_malloc_r+0xa8>
 80080ae:	230c      	movs	r3, #12
 80080b0:	6033      	str	r3, [r6, #0]
 80080b2:	4630      	mov	r0, r6
 80080b4:	f000 f80c 	bl	80080d0 <__malloc_unlock>
 80080b8:	e794      	b.n	8007fe4 <_malloc_r+0x20>
 80080ba:	6005      	str	r5, [r0, #0]
 80080bc:	e7d6      	b.n	800806c <_malloc_r+0xa8>
 80080be:	bf00      	nop
 80080c0:	200023a0 	.word	0x200023a0

080080c4 <__malloc_lock>:
 80080c4:	4801      	ldr	r0, [pc, #4]	@ (80080cc <__malloc_lock+0x8>)
 80080c6:	f7ff bf00 	b.w	8007eca <__retarget_lock_acquire_recursive>
 80080ca:	bf00      	nop
 80080cc:	20002398 	.word	0x20002398

080080d0 <__malloc_unlock>:
 80080d0:	4801      	ldr	r0, [pc, #4]	@ (80080d8 <__malloc_unlock+0x8>)
 80080d2:	f7ff befb 	b.w	8007ecc <__retarget_lock_release_recursive>
 80080d6:	bf00      	nop
 80080d8:	20002398 	.word	0x20002398

080080dc <__sfputc_r>:
 80080dc:	6893      	ldr	r3, [r2, #8]
 80080de:	3b01      	subs	r3, #1
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	b410      	push	{r4}
 80080e4:	6093      	str	r3, [r2, #8]
 80080e6:	da08      	bge.n	80080fa <__sfputc_r+0x1e>
 80080e8:	6994      	ldr	r4, [r2, #24]
 80080ea:	42a3      	cmp	r3, r4
 80080ec:	db01      	blt.n	80080f2 <__sfputc_r+0x16>
 80080ee:	290a      	cmp	r1, #10
 80080f0:	d103      	bne.n	80080fa <__sfputc_r+0x1e>
 80080f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080f6:	f000 bb9f 	b.w	8008838 <__swbuf_r>
 80080fa:	6813      	ldr	r3, [r2, #0]
 80080fc:	1c58      	adds	r0, r3, #1
 80080fe:	6010      	str	r0, [r2, #0]
 8008100:	7019      	strb	r1, [r3, #0]
 8008102:	4608      	mov	r0, r1
 8008104:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008108:	4770      	bx	lr

0800810a <__sfputs_r>:
 800810a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800810c:	4606      	mov	r6, r0
 800810e:	460f      	mov	r7, r1
 8008110:	4614      	mov	r4, r2
 8008112:	18d5      	adds	r5, r2, r3
 8008114:	42ac      	cmp	r4, r5
 8008116:	d101      	bne.n	800811c <__sfputs_r+0x12>
 8008118:	2000      	movs	r0, #0
 800811a:	e007      	b.n	800812c <__sfputs_r+0x22>
 800811c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008120:	463a      	mov	r2, r7
 8008122:	4630      	mov	r0, r6
 8008124:	f7ff ffda 	bl	80080dc <__sfputc_r>
 8008128:	1c43      	adds	r3, r0, #1
 800812a:	d1f3      	bne.n	8008114 <__sfputs_r+0xa>
 800812c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008130 <_vfiprintf_r>:
 8008130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008134:	460d      	mov	r5, r1
 8008136:	b09d      	sub	sp, #116	@ 0x74
 8008138:	4614      	mov	r4, r2
 800813a:	4698      	mov	r8, r3
 800813c:	4606      	mov	r6, r0
 800813e:	b118      	cbz	r0, 8008148 <_vfiprintf_r+0x18>
 8008140:	6a03      	ldr	r3, [r0, #32]
 8008142:	b90b      	cbnz	r3, 8008148 <_vfiprintf_r+0x18>
 8008144:	f7ff fdb4 	bl	8007cb0 <__sinit>
 8008148:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800814a:	07d9      	lsls	r1, r3, #31
 800814c:	d405      	bmi.n	800815a <_vfiprintf_r+0x2a>
 800814e:	89ab      	ldrh	r3, [r5, #12]
 8008150:	059a      	lsls	r2, r3, #22
 8008152:	d402      	bmi.n	800815a <_vfiprintf_r+0x2a>
 8008154:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008156:	f7ff feb8 	bl	8007eca <__retarget_lock_acquire_recursive>
 800815a:	89ab      	ldrh	r3, [r5, #12]
 800815c:	071b      	lsls	r3, r3, #28
 800815e:	d501      	bpl.n	8008164 <_vfiprintf_r+0x34>
 8008160:	692b      	ldr	r3, [r5, #16]
 8008162:	b99b      	cbnz	r3, 800818c <_vfiprintf_r+0x5c>
 8008164:	4629      	mov	r1, r5
 8008166:	4630      	mov	r0, r6
 8008168:	f000 fba4 	bl	80088b4 <__swsetup_r>
 800816c:	b170      	cbz	r0, 800818c <_vfiprintf_r+0x5c>
 800816e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008170:	07dc      	lsls	r4, r3, #31
 8008172:	d504      	bpl.n	800817e <_vfiprintf_r+0x4e>
 8008174:	f04f 30ff 	mov.w	r0, #4294967295
 8008178:	b01d      	add	sp, #116	@ 0x74
 800817a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800817e:	89ab      	ldrh	r3, [r5, #12]
 8008180:	0598      	lsls	r0, r3, #22
 8008182:	d4f7      	bmi.n	8008174 <_vfiprintf_r+0x44>
 8008184:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008186:	f7ff fea1 	bl	8007ecc <__retarget_lock_release_recursive>
 800818a:	e7f3      	b.n	8008174 <_vfiprintf_r+0x44>
 800818c:	2300      	movs	r3, #0
 800818e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008190:	2320      	movs	r3, #32
 8008192:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008196:	f8cd 800c 	str.w	r8, [sp, #12]
 800819a:	2330      	movs	r3, #48	@ 0x30
 800819c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800834c <_vfiprintf_r+0x21c>
 80081a0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80081a4:	f04f 0901 	mov.w	r9, #1
 80081a8:	4623      	mov	r3, r4
 80081aa:	469a      	mov	sl, r3
 80081ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081b0:	b10a      	cbz	r2, 80081b6 <_vfiprintf_r+0x86>
 80081b2:	2a25      	cmp	r2, #37	@ 0x25
 80081b4:	d1f9      	bne.n	80081aa <_vfiprintf_r+0x7a>
 80081b6:	ebba 0b04 	subs.w	fp, sl, r4
 80081ba:	d00b      	beq.n	80081d4 <_vfiprintf_r+0xa4>
 80081bc:	465b      	mov	r3, fp
 80081be:	4622      	mov	r2, r4
 80081c0:	4629      	mov	r1, r5
 80081c2:	4630      	mov	r0, r6
 80081c4:	f7ff ffa1 	bl	800810a <__sfputs_r>
 80081c8:	3001      	adds	r0, #1
 80081ca:	f000 80a7 	beq.w	800831c <_vfiprintf_r+0x1ec>
 80081ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081d0:	445a      	add	r2, fp
 80081d2:	9209      	str	r2, [sp, #36]	@ 0x24
 80081d4:	f89a 3000 	ldrb.w	r3, [sl]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	f000 809f 	beq.w	800831c <_vfiprintf_r+0x1ec>
 80081de:	2300      	movs	r3, #0
 80081e0:	f04f 32ff 	mov.w	r2, #4294967295
 80081e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081e8:	f10a 0a01 	add.w	sl, sl, #1
 80081ec:	9304      	str	r3, [sp, #16]
 80081ee:	9307      	str	r3, [sp, #28]
 80081f0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081f4:	931a      	str	r3, [sp, #104]	@ 0x68
 80081f6:	4654      	mov	r4, sl
 80081f8:	2205      	movs	r2, #5
 80081fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081fe:	4853      	ldr	r0, [pc, #332]	@ (800834c <_vfiprintf_r+0x21c>)
 8008200:	f7f8 f84e 	bl	80002a0 <memchr>
 8008204:	9a04      	ldr	r2, [sp, #16]
 8008206:	b9d8      	cbnz	r0, 8008240 <_vfiprintf_r+0x110>
 8008208:	06d1      	lsls	r1, r2, #27
 800820a:	bf44      	itt	mi
 800820c:	2320      	movmi	r3, #32
 800820e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008212:	0713      	lsls	r3, r2, #28
 8008214:	bf44      	itt	mi
 8008216:	232b      	movmi	r3, #43	@ 0x2b
 8008218:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800821c:	f89a 3000 	ldrb.w	r3, [sl]
 8008220:	2b2a      	cmp	r3, #42	@ 0x2a
 8008222:	d015      	beq.n	8008250 <_vfiprintf_r+0x120>
 8008224:	9a07      	ldr	r2, [sp, #28]
 8008226:	4654      	mov	r4, sl
 8008228:	2000      	movs	r0, #0
 800822a:	f04f 0c0a 	mov.w	ip, #10
 800822e:	4621      	mov	r1, r4
 8008230:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008234:	3b30      	subs	r3, #48	@ 0x30
 8008236:	2b09      	cmp	r3, #9
 8008238:	d94b      	bls.n	80082d2 <_vfiprintf_r+0x1a2>
 800823a:	b1b0      	cbz	r0, 800826a <_vfiprintf_r+0x13a>
 800823c:	9207      	str	r2, [sp, #28]
 800823e:	e014      	b.n	800826a <_vfiprintf_r+0x13a>
 8008240:	eba0 0308 	sub.w	r3, r0, r8
 8008244:	fa09 f303 	lsl.w	r3, r9, r3
 8008248:	4313      	orrs	r3, r2
 800824a:	9304      	str	r3, [sp, #16]
 800824c:	46a2      	mov	sl, r4
 800824e:	e7d2      	b.n	80081f6 <_vfiprintf_r+0xc6>
 8008250:	9b03      	ldr	r3, [sp, #12]
 8008252:	1d19      	adds	r1, r3, #4
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	9103      	str	r1, [sp, #12]
 8008258:	2b00      	cmp	r3, #0
 800825a:	bfbb      	ittet	lt
 800825c:	425b      	neglt	r3, r3
 800825e:	f042 0202 	orrlt.w	r2, r2, #2
 8008262:	9307      	strge	r3, [sp, #28]
 8008264:	9307      	strlt	r3, [sp, #28]
 8008266:	bfb8      	it	lt
 8008268:	9204      	strlt	r2, [sp, #16]
 800826a:	7823      	ldrb	r3, [r4, #0]
 800826c:	2b2e      	cmp	r3, #46	@ 0x2e
 800826e:	d10a      	bne.n	8008286 <_vfiprintf_r+0x156>
 8008270:	7863      	ldrb	r3, [r4, #1]
 8008272:	2b2a      	cmp	r3, #42	@ 0x2a
 8008274:	d132      	bne.n	80082dc <_vfiprintf_r+0x1ac>
 8008276:	9b03      	ldr	r3, [sp, #12]
 8008278:	1d1a      	adds	r2, r3, #4
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	9203      	str	r2, [sp, #12]
 800827e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008282:	3402      	adds	r4, #2
 8008284:	9305      	str	r3, [sp, #20]
 8008286:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800835c <_vfiprintf_r+0x22c>
 800828a:	7821      	ldrb	r1, [r4, #0]
 800828c:	2203      	movs	r2, #3
 800828e:	4650      	mov	r0, sl
 8008290:	f7f8 f806 	bl	80002a0 <memchr>
 8008294:	b138      	cbz	r0, 80082a6 <_vfiprintf_r+0x176>
 8008296:	9b04      	ldr	r3, [sp, #16]
 8008298:	eba0 000a 	sub.w	r0, r0, sl
 800829c:	2240      	movs	r2, #64	@ 0x40
 800829e:	4082      	lsls	r2, r0
 80082a0:	4313      	orrs	r3, r2
 80082a2:	3401      	adds	r4, #1
 80082a4:	9304      	str	r3, [sp, #16]
 80082a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082aa:	4829      	ldr	r0, [pc, #164]	@ (8008350 <_vfiprintf_r+0x220>)
 80082ac:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80082b0:	2206      	movs	r2, #6
 80082b2:	f7f7 fff5 	bl	80002a0 <memchr>
 80082b6:	2800      	cmp	r0, #0
 80082b8:	d03f      	beq.n	800833a <_vfiprintf_r+0x20a>
 80082ba:	4b26      	ldr	r3, [pc, #152]	@ (8008354 <_vfiprintf_r+0x224>)
 80082bc:	bb1b      	cbnz	r3, 8008306 <_vfiprintf_r+0x1d6>
 80082be:	9b03      	ldr	r3, [sp, #12]
 80082c0:	3307      	adds	r3, #7
 80082c2:	f023 0307 	bic.w	r3, r3, #7
 80082c6:	3308      	adds	r3, #8
 80082c8:	9303      	str	r3, [sp, #12]
 80082ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082cc:	443b      	add	r3, r7
 80082ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80082d0:	e76a      	b.n	80081a8 <_vfiprintf_r+0x78>
 80082d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80082d6:	460c      	mov	r4, r1
 80082d8:	2001      	movs	r0, #1
 80082da:	e7a8      	b.n	800822e <_vfiprintf_r+0xfe>
 80082dc:	2300      	movs	r3, #0
 80082de:	3401      	adds	r4, #1
 80082e0:	9305      	str	r3, [sp, #20]
 80082e2:	4619      	mov	r1, r3
 80082e4:	f04f 0c0a 	mov.w	ip, #10
 80082e8:	4620      	mov	r0, r4
 80082ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082ee:	3a30      	subs	r2, #48	@ 0x30
 80082f0:	2a09      	cmp	r2, #9
 80082f2:	d903      	bls.n	80082fc <_vfiprintf_r+0x1cc>
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d0c6      	beq.n	8008286 <_vfiprintf_r+0x156>
 80082f8:	9105      	str	r1, [sp, #20]
 80082fa:	e7c4      	b.n	8008286 <_vfiprintf_r+0x156>
 80082fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8008300:	4604      	mov	r4, r0
 8008302:	2301      	movs	r3, #1
 8008304:	e7f0      	b.n	80082e8 <_vfiprintf_r+0x1b8>
 8008306:	ab03      	add	r3, sp, #12
 8008308:	9300      	str	r3, [sp, #0]
 800830a:	462a      	mov	r2, r5
 800830c:	4b12      	ldr	r3, [pc, #72]	@ (8008358 <_vfiprintf_r+0x228>)
 800830e:	a904      	add	r1, sp, #16
 8008310:	4630      	mov	r0, r6
 8008312:	f3af 8000 	nop.w
 8008316:	4607      	mov	r7, r0
 8008318:	1c78      	adds	r0, r7, #1
 800831a:	d1d6      	bne.n	80082ca <_vfiprintf_r+0x19a>
 800831c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800831e:	07d9      	lsls	r1, r3, #31
 8008320:	d405      	bmi.n	800832e <_vfiprintf_r+0x1fe>
 8008322:	89ab      	ldrh	r3, [r5, #12]
 8008324:	059a      	lsls	r2, r3, #22
 8008326:	d402      	bmi.n	800832e <_vfiprintf_r+0x1fe>
 8008328:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800832a:	f7ff fdcf 	bl	8007ecc <__retarget_lock_release_recursive>
 800832e:	89ab      	ldrh	r3, [r5, #12]
 8008330:	065b      	lsls	r3, r3, #25
 8008332:	f53f af1f 	bmi.w	8008174 <_vfiprintf_r+0x44>
 8008336:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008338:	e71e      	b.n	8008178 <_vfiprintf_r+0x48>
 800833a:	ab03      	add	r3, sp, #12
 800833c:	9300      	str	r3, [sp, #0]
 800833e:	462a      	mov	r2, r5
 8008340:	4b05      	ldr	r3, [pc, #20]	@ (8008358 <_vfiprintf_r+0x228>)
 8008342:	a904      	add	r1, sp, #16
 8008344:	4630      	mov	r0, r6
 8008346:	f000 f879 	bl	800843c <_printf_i>
 800834a:	e7e4      	b.n	8008316 <_vfiprintf_r+0x1e6>
 800834c:	08008ea6 	.word	0x08008ea6
 8008350:	08008eb0 	.word	0x08008eb0
 8008354:	00000000 	.word	0x00000000
 8008358:	0800810b 	.word	0x0800810b
 800835c:	08008eac 	.word	0x08008eac

08008360 <_printf_common>:
 8008360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008364:	4616      	mov	r6, r2
 8008366:	4698      	mov	r8, r3
 8008368:	688a      	ldr	r2, [r1, #8]
 800836a:	690b      	ldr	r3, [r1, #16]
 800836c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008370:	4293      	cmp	r3, r2
 8008372:	bfb8      	it	lt
 8008374:	4613      	movlt	r3, r2
 8008376:	6033      	str	r3, [r6, #0]
 8008378:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800837c:	4607      	mov	r7, r0
 800837e:	460c      	mov	r4, r1
 8008380:	b10a      	cbz	r2, 8008386 <_printf_common+0x26>
 8008382:	3301      	adds	r3, #1
 8008384:	6033      	str	r3, [r6, #0]
 8008386:	6823      	ldr	r3, [r4, #0]
 8008388:	0699      	lsls	r1, r3, #26
 800838a:	bf42      	ittt	mi
 800838c:	6833      	ldrmi	r3, [r6, #0]
 800838e:	3302      	addmi	r3, #2
 8008390:	6033      	strmi	r3, [r6, #0]
 8008392:	6825      	ldr	r5, [r4, #0]
 8008394:	f015 0506 	ands.w	r5, r5, #6
 8008398:	d106      	bne.n	80083a8 <_printf_common+0x48>
 800839a:	f104 0a19 	add.w	sl, r4, #25
 800839e:	68e3      	ldr	r3, [r4, #12]
 80083a0:	6832      	ldr	r2, [r6, #0]
 80083a2:	1a9b      	subs	r3, r3, r2
 80083a4:	42ab      	cmp	r3, r5
 80083a6:	dc26      	bgt.n	80083f6 <_printf_common+0x96>
 80083a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80083ac:	6822      	ldr	r2, [r4, #0]
 80083ae:	3b00      	subs	r3, #0
 80083b0:	bf18      	it	ne
 80083b2:	2301      	movne	r3, #1
 80083b4:	0692      	lsls	r2, r2, #26
 80083b6:	d42b      	bmi.n	8008410 <_printf_common+0xb0>
 80083b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80083bc:	4641      	mov	r1, r8
 80083be:	4638      	mov	r0, r7
 80083c0:	47c8      	blx	r9
 80083c2:	3001      	adds	r0, #1
 80083c4:	d01e      	beq.n	8008404 <_printf_common+0xa4>
 80083c6:	6823      	ldr	r3, [r4, #0]
 80083c8:	6922      	ldr	r2, [r4, #16]
 80083ca:	f003 0306 	and.w	r3, r3, #6
 80083ce:	2b04      	cmp	r3, #4
 80083d0:	bf02      	ittt	eq
 80083d2:	68e5      	ldreq	r5, [r4, #12]
 80083d4:	6833      	ldreq	r3, [r6, #0]
 80083d6:	1aed      	subeq	r5, r5, r3
 80083d8:	68a3      	ldr	r3, [r4, #8]
 80083da:	bf0c      	ite	eq
 80083dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80083e0:	2500      	movne	r5, #0
 80083e2:	4293      	cmp	r3, r2
 80083e4:	bfc4      	itt	gt
 80083e6:	1a9b      	subgt	r3, r3, r2
 80083e8:	18ed      	addgt	r5, r5, r3
 80083ea:	2600      	movs	r6, #0
 80083ec:	341a      	adds	r4, #26
 80083ee:	42b5      	cmp	r5, r6
 80083f0:	d11a      	bne.n	8008428 <_printf_common+0xc8>
 80083f2:	2000      	movs	r0, #0
 80083f4:	e008      	b.n	8008408 <_printf_common+0xa8>
 80083f6:	2301      	movs	r3, #1
 80083f8:	4652      	mov	r2, sl
 80083fa:	4641      	mov	r1, r8
 80083fc:	4638      	mov	r0, r7
 80083fe:	47c8      	blx	r9
 8008400:	3001      	adds	r0, #1
 8008402:	d103      	bne.n	800840c <_printf_common+0xac>
 8008404:	f04f 30ff 	mov.w	r0, #4294967295
 8008408:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800840c:	3501      	adds	r5, #1
 800840e:	e7c6      	b.n	800839e <_printf_common+0x3e>
 8008410:	18e1      	adds	r1, r4, r3
 8008412:	1c5a      	adds	r2, r3, #1
 8008414:	2030      	movs	r0, #48	@ 0x30
 8008416:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800841a:	4422      	add	r2, r4
 800841c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008420:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008424:	3302      	adds	r3, #2
 8008426:	e7c7      	b.n	80083b8 <_printf_common+0x58>
 8008428:	2301      	movs	r3, #1
 800842a:	4622      	mov	r2, r4
 800842c:	4641      	mov	r1, r8
 800842e:	4638      	mov	r0, r7
 8008430:	47c8      	blx	r9
 8008432:	3001      	adds	r0, #1
 8008434:	d0e6      	beq.n	8008404 <_printf_common+0xa4>
 8008436:	3601      	adds	r6, #1
 8008438:	e7d9      	b.n	80083ee <_printf_common+0x8e>
	...

0800843c <_printf_i>:
 800843c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008440:	7e0f      	ldrb	r7, [r1, #24]
 8008442:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008444:	2f78      	cmp	r7, #120	@ 0x78
 8008446:	4691      	mov	r9, r2
 8008448:	4680      	mov	r8, r0
 800844a:	460c      	mov	r4, r1
 800844c:	469a      	mov	sl, r3
 800844e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008452:	d807      	bhi.n	8008464 <_printf_i+0x28>
 8008454:	2f62      	cmp	r7, #98	@ 0x62
 8008456:	d80a      	bhi.n	800846e <_printf_i+0x32>
 8008458:	2f00      	cmp	r7, #0
 800845a:	f000 80d2 	beq.w	8008602 <_printf_i+0x1c6>
 800845e:	2f58      	cmp	r7, #88	@ 0x58
 8008460:	f000 80b7 	beq.w	80085d2 <_printf_i+0x196>
 8008464:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008468:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800846c:	e03a      	b.n	80084e4 <_printf_i+0xa8>
 800846e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008472:	2b15      	cmp	r3, #21
 8008474:	d8f6      	bhi.n	8008464 <_printf_i+0x28>
 8008476:	a101      	add	r1, pc, #4	@ (adr r1, 800847c <_printf_i+0x40>)
 8008478:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800847c:	080084d5 	.word	0x080084d5
 8008480:	080084e9 	.word	0x080084e9
 8008484:	08008465 	.word	0x08008465
 8008488:	08008465 	.word	0x08008465
 800848c:	08008465 	.word	0x08008465
 8008490:	08008465 	.word	0x08008465
 8008494:	080084e9 	.word	0x080084e9
 8008498:	08008465 	.word	0x08008465
 800849c:	08008465 	.word	0x08008465
 80084a0:	08008465 	.word	0x08008465
 80084a4:	08008465 	.word	0x08008465
 80084a8:	080085e9 	.word	0x080085e9
 80084ac:	08008513 	.word	0x08008513
 80084b0:	0800859f 	.word	0x0800859f
 80084b4:	08008465 	.word	0x08008465
 80084b8:	08008465 	.word	0x08008465
 80084bc:	0800860b 	.word	0x0800860b
 80084c0:	08008465 	.word	0x08008465
 80084c4:	08008513 	.word	0x08008513
 80084c8:	08008465 	.word	0x08008465
 80084cc:	08008465 	.word	0x08008465
 80084d0:	080085a7 	.word	0x080085a7
 80084d4:	6833      	ldr	r3, [r6, #0]
 80084d6:	1d1a      	adds	r2, r3, #4
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	6032      	str	r2, [r6, #0]
 80084dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80084e4:	2301      	movs	r3, #1
 80084e6:	e09d      	b.n	8008624 <_printf_i+0x1e8>
 80084e8:	6833      	ldr	r3, [r6, #0]
 80084ea:	6820      	ldr	r0, [r4, #0]
 80084ec:	1d19      	adds	r1, r3, #4
 80084ee:	6031      	str	r1, [r6, #0]
 80084f0:	0606      	lsls	r6, r0, #24
 80084f2:	d501      	bpl.n	80084f8 <_printf_i+0xbc>
 80084f4:	681d      	ldr	r5, [r3, #0]
 80084f6:	e003      	b.n	8008500 <_printf_i+0xc4>
 80084f8:	0645      	lsls	r5, r0, #25
 80084fa:	d5fb      	bpl.n	80084f4 <_printf_i+0xb8>
 80084fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008500:	2d00      	cmp	r5, #0
 8008502:	da03      	bge.n	800850c <_printf_i+0xd0>
 8008504:	232d      	movs	r3, #45	@ 0x2d
 8008506:	426d      	negs	r5, r5
 8008508:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800850c:	4859      	ldr	r0, [pc, #356]	@ (8008674 <_printf_i+0x238>)
 800850e:	230a      	movs	r3, #10
 8008510:	e010      	b.n	8008534 <_printf_i+0xf8>
 8008512:	6821      	ldr	r1, [r4, #0]
 8008514:	6833      	ldr	r3, [r6, #0]
 8008516:	0608      	lsls	r0, r1, #24
 8008518:	f853 5b04 	ldr.w	r5, [r3], #4
 800851c:	d402      	bmi.n	8008524 <_printf_i+0xe8>
 800851e:	0649      	lsls	r1, r1, #25
 8008520:	bf48      	it	mi
 8008522:	b2ad      	uxthmi	r5, r5
 8008524:	2f6f      	cmp	r7, #111	@ 0x6f
 8008526:	4853      	ldr	r0, [pc, #332]	@ (8008674 <_printf_i+0x238>)
 8008528:	6033      	str	r3, [r6, #0]
 800852a:	d159      	bne.n	80085e0 <_printf_i+0x1a4>
 800852c:	2308      	movs	r3, #8
 800852e:	2100      	movs	r1, #0
 8008530:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008534:	6866      	ldr	r6, [r4, #4]
 8008536:	60a6      	str	r6, [r4, #8]
 8008538:	2e00      	cmp	r6, #0
 800853a:	db05      	blt.n	8008548 <_printf_i+0x10c>
 800853c:	6821      	ldr	r1, [r4, #0]
 800853e:	432e      	orrs	r6, r5
 8008540:	f021 0104 	bic.w	r1, r1, #4
 8008544:	6021      	str	r1, [r4, #0]
 8008546:	d04d      	beq.n	80085e4 <_printf_i+0x1a8>
 8008548:	4616      	mov	r6, r2
 800854a:	fbb5 f1f3 	udiv	r1, r5, r3
 800854e:	fb03 5711 	mls	r7, r3, r1, r5
 8008552:	5dc7      	ldrb	r7, [r0, r7]
 8008554:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008558:	462f      	mov	r7, r5
 800855a:	42bb      	cmp	r3, r7
 800855c:	460d      	mov	r5, r1
 800855e:	d9f4      	bls.n	800854a <_printf_i+0x10e>
 8008560:	2b08      	cmp	r3, #8
 8008562:	d10b      	bne.n	800857c <_printf_i+0x140>
 8008564:	6823      	ldr	r3, [r4, #0]
 8008566:	07df      	lsls	r7, r3, #31
 8008568:	d508      	bpl.n	800857c <_printf_i+0x140>
 800856a:	6923      	ldr	r3, [r4, #16]
 800856c:	6861      	ldr	r1, [r4, #4]
 800856e:	4299      	cmp	r1, r3
 8008570:	bfde      	ittt	le
 8008572:	2330      	movle	r3, #48	@ 0x30
 8008574:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008578:	f106 36ff 	addle.w	r6, r6, #4294967295
 800857c:	1b92      	subs	r2, r2, r6
 800857e:	6122      	str	r2, [r4, #16]
 8008580:	f8cd a000 	str.w	sl, [sp]
 8008584:	464b      	mov	r3, r9
 8008586:	aa03      	add	r2, sp, #12
 8008588:	4621      	mov	r1, r4
 800858a:	4640      	mov	r0, r8
 800858c:	f7ff fee8 	bl	8008360 <_printf_common>
 8008590:	3001      	adds	r0, #1
 8008592:	d14c      	bne.n	800862e <_printf_i+0x1f2>
 8008594:	f04f 30ff 	mov.w	r0, #4294967295
 8008598:	b004      	add	sp, #16
 800859a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800859e:	6823      	ldr	r3, [r4, #0]
 80085a0:	f043 0320 	orr.w	r3, r3, #32
 80085a4:	6023      	str	r3, [r4, #0]
 80085a6:	4834      	ldr	r0, [pc, #208]	@ (8008678 <_printf_i+0x23c>)
 80085a8:	2778      	movs	r7, #120	@ 0x78
 80085aa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80085ae:	6823      	ldr	r3, [r4, #0]
 80085b0:	6831      	ldr	r1, [r6, #0]
 80085b2:	061f      	lsls	r7, r3, #24
 80085b4:	f851 5b04 	ldr.w	r5, [r1], #4
 80085b8:	d402      	bmi.n	80085c0 <_printf_i+0x184>
 80085ba:	065f      	lsls	r7, r3, #25
 80085bc:	bf48      	it	mi
 80085be:	b2ad      	uxthmi	r5, r5
 80085c0:	6031      	str	r1, [r6, #0]
 80085c2:	07d9      	lsls	r1, r3, #31
 80085c4:	bf44      	itt	mi
 80085c6:	f043 0320 	orrmi.w	r3, r3, #32
 80085ca:	6023      	strmi	r3, [r4, #0]
 80085cc:	b11d      	cbz	r5, 80085d6 <_printf_i+0x19a>
 80085ce:	2310      	movs	r3, #16
 80085d0:	e7ad      	b.n	800852e <_printf_i+0xf2>
 80085d2:	4828      	ldr	r0, [pc, #160]	@ (8008674 <_printf_i+0x238>)
 80085d4:	e7e9      	b.n	80085aa <_printf_i+0x16e>
 80085d6:	6823      	ldr	r3, [r4, #0]
 80085d8:	f023 0320 	bic.w	r3, r3, #32
 80085dc:	6023      	str	r3, [r4, #0]
 80085de:	e7f6      	b.n	80085ce <_printf_i+0x192>
 80085e0:	230a      	movs	r3, #10
 80085e2:	e7a4      	b.n	800852e <_printf_i+0xf2>
 80085e4:	4616      	mov	r6, r2
 80085e6:	e7bb      	b.n	8008560 <_printf_i+0x124>
 80085e8:	6833      	ldr	r3, [r6, #0]
 80085ea:	6825      	ldr	r5, [r4, #0]
 80085ec:	6961      	ldr	r1, [r4, #20]
 80085ee:	1d18      	adds	r0, r3, #4
 80085f0:	6030      	str	r0, [r6, #0]
 80085f2:	062e      	lsls	r6, r5, #24
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	d501      	bpl.n	80085fc <_printf_i+0x1c0>
 80085f8:	6019      	str	r1, [r3, #0]
 80085fa:	e002      	b.n	8008602 <_printf_i+0x1c6>
 80085fc:	0668      	lsls	r0, r5, #25
 80085fe:	d5fb      	bpl.n	80085f8 <_printf_i+0x1bc>
 8008600:	8019      	strh	r1, [r3, #0]
 8008602:	2300      	movs	r3, #0
 8008604:	6123      	str	r3, [r4, #16]
 8008606:	4616      	mov	r6, r2
 8008608:	e7ba      	b.n	8008580 <_printf_i+0x144>
 800860a:	6833      	ldr	r3, [r6, #0]
 800860c:	1d1a      	adds	r2, r3, #4
 800860e:	6032      	str	r2, [r6, #0]
 8008610:	681e      	ldr	r6, [r3, #0]
 8008612:	6862      	ldr	r2, [r4, #4]
 8008614:	2100      	movs	r1, #0
 8008616:	4630      	mov	r0, r6
 8008618:	f7f7 fe42 	bl	80002a0 <memchr>
 800861c:	b108      	cbz	r0, 8008622 <_printf_i+0x1e6>
 800861e:	1b80      	subs	r0, r0, r6
 8008620:	6060      	str	r0, [r4, #4]
 8008622:	6863      	ldr	r3, [r4, #4]
 8008624:	6123      	str	r3, [r4, #16]
 8008626:	2300      	movs	r3, #0
 8008628:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800862c:	e7a8      	b.n	8008580 <_printf_i+0x144>
 800862e:	6923      	ldr	r3, [r4, #16]
 8008630:	4632      	mov	r2, r6
 8008632:	4649      	mov	r1, r9
 8008634:	4640      	mov	r0, r8
 8008636:	47d0      	blx	sl
 8008638:	3001      	adds	r0, #1
 800863a:	d0ab      	beq.n	8008594 <_printf_i+0x158>
 800863c:	6823      	ldr	r3, [r4, #0]
 800863e:	079b      	lsls	r3, r3, #30
 8008640:	d413      	bmi.n	800866a <_printf_i+0x22e>
 8008642:	68e0      	ldr	r0, [r4, #12]
 8008644:	9b03      	ldr	r3, [sp, #12]
 8008646:	4298      	cmp	r0, r3
 8008648:	bfb8      	it	lt
 800864a:	4618      	movlt	r0, r3
 800864c:	e7a4      	b.n	8008598 <_printf_i+0x15c>
 800864e:	2301      	movs	r3, #1
 8008650:	4632      	mov	r2, r6
 8008652:	4649      	mov	r1, r9
 8008654:	4640      	mov	r0, r8
 8008656:	47d0      	blx	sl
 8008658:	3001      	adds	r0, #1
 800865a:	d09b      	beq.n	8008594 <_printf_i+0x158>
 800865c:	3501      	adds	r5, #1
 800865e:	68e3      	ldr	r3, [r4, #12]
 8008660:	9903      	ldr	r1, [sp, #12]
 8008662:	1a5b      	subs	r3, r3, r1
 8008664:	42ab      	cmp	r3, r5
 8008666:	dcf2      	bgt.n	800864e <_printf_i+0x212>
 8008668:	e7eb      	b.n	8008642 <_printf_i+0x206>
 800866a:	2500      	movs	r5, #0
 800866c:	f104 0619 	add.w	r6, r4, #25
 8008670:	e7f5      	b.n	800865e <_printf_i+0x222>
 8008672:	bf00      	nop
 8008674:	08008eb7 	.word	0x08008eb7
 8008678:	08008ec8 	.word	0x08008ec8

0800867c <__sflush_r>:
 800867c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008684:	0716      	lsls	r6, r2, #28
 8008686:	4605      	mov	r5, r0
 8008688:	460c      	mov	r4, r1
 800868a:	d451      	bmi.n	8008730 <__sflush_r+0xb4>
 800868c:	684b      	ldr	r3, [r1, #4]
 800868e:	2b00      	cmp	r3, #0
 8008690:	dc02      	bgt.n	8008698 <__sflush_r+0x1c>
 8008692:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008694:	2b00      	cmp	r3, #0
 8008696:	dd49      	ble.n	800872c <__sflush_r+0xb0>
 8008698:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800869a:	2e00      	cmp	r6, #0
 800869c:	d046      	beq.n	800872c <__sflush_r+0xb0>
 800869e:	2300      	movs	r3, #0
 80086a0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80086a4:	682f      	ldr	r7, [r5, #0]
 80086a6:	602b      	str	r3, [r5, #0]
 80086a8:	d031      	beq.n	800870e <__sflush_r+0x92>
 80086aa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80086ac:	89a3      	ldrh	r3, [r4, #12]
 80086ae:	0759      	lsls	r1, r3, #29
 80086b0:	d505      	bpl.n	80086be <__sflush_r+0x42>
 80086b2:	6863      	ldr	r3, [r4, #4]
 80086b4:	1ad2      	subs	r2, r2, r3
 80086b6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80086b8:	b10b      	cbz	r3, 80086be <__sflush_r+0x42>
 80086ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80086bc:	1ad2      	subs	r2, r2, r3
 80086be:	2300      	movs	r3, #0
 80086c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80086c2:	6a21      	ldr	r1, [r4, #32]
 80086c4:	4628      	mov	r0, r5
 80086c6:	47b0      	blx	r6
 80086c8:	1c42      	adds	r2, r0, #1
 80086ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086ce:	d106      	bne.n	80086de <__sflush_r+0x62>
 80086d0:	6829      	ldr	r1, [r5, #0]
 80086d2:	291d      	cmp	r1, #29
 80086d4:	d846      	bhi.n	8008764 <__sflush_r+0xe8>
 80086d6:	4a29      	ldr	r2, [pc, #164]	@ (800877c <__sflush_r+0x100>)
 80086d8:	40ca      	lsrs	r2, r1
 80086da:	07d6      	lsls	r6, r2, #31
 80086dc:	d542      	bpl.n	8008764 <__sflush_r+0xe8>
 80086de:	2200      	movs	r2, #0
 80086e0:	6062      	str	r2, [r4, #4]
 80086e2:	04d9      	lsls	r1, r3, #19
 80086e4:	6922      	ldr	r2, [r4, #16]
 80086e6:	6022      	str	r2, [r4, #0]
 80086e8:	d504      	bpl.n	80086f4 <__sflush_r+0x78>
 80086ea:	1c42      	adds	r2, r0, #1
 80086ec:	d101      	bne.n	80086f2 <__sflush_r+0x76>
 80086ee:	682b      	ldr	r3, [r5, #0]
 80086f0:	b903      	cbnz	r3, 80086f4 <__sflush_r+0x78>
 80086f2:	6560      	str	r0, [r4, #84]	@ 0x54
 80086f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80086f6:	602f      	str	r7, [r5, #0]
 80086f8:	b1c1      	cbz	r1, 800872c <__sflush_r+0xb0>
 80086fa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80086fe:	4299      	cmp	r1, r3
 8008700:	d002      	beq.n	8008708 <__sflush_r+0x8c>
 8008702:	4628      	mov	r0, r5
 8008704:	f7ff fbf2 	bl	8007eec <_free_r>
 8008708:	2300      	movs	r3, #0
 800870a:	6363      	str	r3, [r4, #52]	@ 0x34
 800870c:	e00e      	b.n	800872c <__sflush_r+0xb0>
 800870e:	6a21      	ldr	r1, [r4, #32]
 8008710:	2301      	movs	r3, #1
 8008712:	4628      	mov	r0, r5
 8008714:	47b0      	blx	r6
 8008716:	4602      	mov	r2, r0
 8008718:	1c50      	adds	r0, r2, #1
 800871a:	d1c7      	bne.n	80086ac <__sflush_r+0x30>
 800871c:	682b      	ldr	r3, [r5, #0]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d0c4      	beq.n	80086ac <__sflush_r+0x30>
 8008722:	2b1d      	cmp	r3, #29
 8008724:	d001      	beq.n	800872a <__sflush_r+0xae>
 8008726:	2b16      	cmp	r3, #22
 8008728:	d11a      	bne.n	8008760 <__sflush_r+0xe4>
 800872a:	602f      	str	r7, [r5, #0]
 800872c:	2000      	movs	r0, #0
 800872e:	e01e      	b.n	800876e <__sflush_r+0xf2>
 8008730:	690f      	ldr	r7, [r1, #16]
 8008732:	2f00      	cmp	r7, #0
 8008734:	d0fa      	beq.n	800872c <__sflush_r+0xb0>
 8008736:	0793      	lsls	r3, r2, #30
 8008738:	680e      	ldr	r6, [r1, #0]
 800873a:	bf08      	it	eq
 800873c:	694b      	ldreq	r3, [r1, #20]
 800873e:	600f      	str	r7, [r1, #0]
 8008740:	bf18      	it	ne
 8008742:	2300      	movne	r3, #0
 8008744:	eba6 0807 	sub.w	r8, r6, r7
 8008748:	608b      	str	r3, [r1, #8]
 800874a:	f1b8 0f00 	cmp.w	r8, #0
 800874e:	dded      	ble.n	800872c <__sflush_r+0xb0>
 8008750:	6a21      	ldr	r1, [r4, #32]
 8008752:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008754:	4643      	mov	r3, r8
 8008756:	463a      	mov	r2, r7
 8008758:	4628      	mov	r0, r5
 800875a:	47b0      	blx	r6
 800875c:	2800      	cmp	r0, #0
 800875e:	dc08      	bgt.n	8008772 <__sflush_r+0xf6>
 8008760:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008768:	81a3      	strh	r3, [r4, #12]
 800876a:	f04f 30ff 	mov.w	r0, #4294967295
 800876e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008772:	4407      	add	r7, r0
 8008774:	eba8 0800 	sub.w	r8, r8, r0
 8008778:	e7e7      	b.n	800874a <__sflush_r+0xce>
 800877a:	bf00      	nop
 800877c:	20400001 	.word	0x20400001

08008780 <_fflush_r>:
 8008780:	b538      	push	{r3, r4, r5, lr}
 8008782:	690b      	ldr	r3, [r1, #16]
 8008784:	4605      	mov	r5, r0
 8008786:	460c      	mov	r4, r1
 8008788:	b913      	cbnz	r3, 8008790 <_fflush_r+0x10>
 800878a:	2500      	movs	r5, #0
 800878c:	4628      	mov	r0, r5
 800878e:	bd38      	pop	{r3, r4, r5, pc}
 8008790:	b118      	cbz	r0, 800879a <_fflush_r+0x1a>
 8008792:	6a03      	ldr	r3, [r0, #32]
 8008794:	b90b      	cbnz	r3, 800879a <_fflush_r+0x1a>
 8008796:	f7ff fa8b 	bl	8007cb0 <__sinit>
 800879a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d0f3      	beq.n	800878a <_fflush_r+0xa>
 80087a2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80087a4:	07d0      	lsls	r0, r2, #31
 80087a6:	d404      	bmi.n	80087b2 <_fflush_r+0x32>
 80087a8:	0599      	lsls	r1, r3, #22
 80087aa:	d402      	bmi.n	80087b2 <_fflush_r+0x32>
 80087ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087ae:	f7ff fb8c 	bl	8007eca <__retarget_lock_acquire_recursive>
 80087b2:	4628      	mov	r0, r5
 80087b4:	4621      	mov	r1, r4
 80087b6:	f7ff ff61 	bl	800867c <__sflush_r>
 80087ba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087bc:	07da      	lsls	r2, r3, #31
 80087be:	4605      	mov	r5, r0
 80087c0:	d4e4      	bmi.n	800878c <_fflush_r+0xc>
 80087c2:	89a3      	ldrh	r3, [r4, #12]
 80087c4:	059b      	lsls	r3, r3, #22
 80087c6:	d4e1      	bmi.n	800878c <_fflush_r+0xc>
 80087c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087ca:	f7ff fb7f 	bl	8007ecc <__retarget_lock_release_recursive>
 80087ce:	e7dd      	b.n	800878c <_fflush_r+0xc>

080087d0 <_putc_r>:
 80087d0:	b570      	push	{r4, r5, r6, lr}
 80087d2:	460d      	mov	r5, r1
 80087d4:	4614      	mov	r4, r2
 80087d6:	4606      	mov	r6, r0
 80087d8:	b118      	cbz	r0, 80087e2 <_putc_r+0x12>
 80087da:	6a03      	ldr	r3, [r0, #32]
 80087dc:	b90b      	cbnz	r3, 80087e2 <_putc_r+0x12>
 80087de:	f7ff fa67 	bl	8007cb0 <__sinit>
 80087e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80087e4:	07d8      	lsls	r0, r3, #31
 80087e6:	d405      	bmi.n	80087f4 <_putc_r+0x24>
 80087e8:	89a3      	ldrh	r3, [r4, #12]
 80087ea:	0599      	lsls	r1, r3, #22
 80087ec:	d402      	bmi.n	80087f4 <_putc_r+0x24>
 80087ee:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80087f0:	f7ff fb6b 	bl	8007eca <__retarget_lock_acquire_recursive>
 80087f4:	68a3      	ldr	r3, [r4, #8]
 80087f6:	3b01      	subs	r3, #1
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	60a3      	str	r3, [r4, #8]
 80087fc:	da05      	bge.n	800880a <_putc_r+0x3a>
 80087fe:	69a2      	ldr	r2, [r4, #24]
 8008800:	4293      	cmp	r3, r2
 8008802:	db12      	blt.n	800882a <_putc_r+0x5a>
 8008804:	b2eb      	uxtb	r3, r5
 8008806:	2b0a      	cmp	r3, #10
 8008808:	d00f      	beq.n	800882a <_putc_r+0x5a>
 800880a:	6823      	ldr	r3, [r4, #0]
 800880c:	1c5a      	adds	r2, r3, #1
 800880e:	6022      	str	r2, [r4, #0]
 8008810:	701d      	strb	r5, [r3, #0]
 8008812:	b2ed      	uxtb	r5, r5
 8008814:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008816:	07da      	lsls	r2, r3, #31
 8008818:	d405      	bmi.n	8008826 <_putc_r+0x56>
 800881a:	89a3      	ldrh	r3, [r4, #12]
 800881c:	059b      	lsls	r3, r3, #22
 800881e:	d402      	bmi.n	8008826 <_putc_r+0x56>
 8008820:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008822:	f7ff fb53 	bl	8007ecc <__retarget_lock_release_recursive>
 8008826:	4628      	mov	r0, r5
 8008828:	bd70      	pop	{r4, r5, r6, pc}
 800882a:	4629      	mov	r1, r5
 800882c:	4622      	mov	r2, r4
 800882e:	4630      	mov	r0, r6
 8008830:	f000 f802 	bl	8008838 <__swbuf_r>
 8008834:	4605      	mov	r5, r0
 8008836:	e7ed      	b.n	8008814 <_putc_r+0x44>

08008838 <__swbuf_r>:
 8008838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800883a:	460e      	mov	r6, r1
 800883c:	4614      	mov	r4, r2
 800883e:	4605      	mov	r5, r0
 8008840:	b118      	cbz	r0, 800884a <__swbuf_r+0x12>
 8008842:	6a03      	ldr	r3, [r0, #32]
 8008844:	b90b      	cbnz	r3, 800884a <__swbuf_r+0x12>
 8008846:	f7ff fa33 	bl	8007cb0 <__sinit>
 800884a:	69a3      	ldr	r3, [r4, #24]
 800884c:	60a3      	str	r3, [r4, #8]
 800884e:	89a3      	ldrh	r3, [r4, #12]
 8008850:	071a      	lsls	r2, r3, #28
 8008852:	d501      	bpl.n	8008858 <__swbuf_r+0x20>
 8008854:	6923      	ldr	r3, [r4, #16]
 8008856:	b943      	cbnz	r3, 800886a <__swbuf_r+0x32>
 8008858:	4621      	mov	r1, r4
 800885a:	4628      	mov	r0, r5
 800885c:	f000 f82a 	bl	80088b4 <__swsetup_r>
 8008860:	b118      	cbz	r0, 800886a <__swbuf_r+0x32>
 8008862:	f04f 37ff 	mov.w	r7, #4294967295
 8008866:	4638      	mov	r0, r7
 8008868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800886a:	6823      	ldr	r3, [r4, #0]
 800886c:	6922      	ldr	r2, [r4, #16]
 800886e:	1a98      	subs	r0, r3, r2
 8008870:	6963      	ldr	r3, [r4, #20]
 8008872:	b2f6      	uxtb	r6, r6
 8008874:	4283      	cmp	r3, r0
 8008876:	4637      	mov	r7, r6
 8008878:	dc05      	bgt.n	8008886 <__swbuf_r+0x4e>
 800887a:	4621      	mov	r1, r4
 800887c:	4628      	mov	r0, r5
 800887e:	f7ff ff7f 	bl	8008780 <_fflush_r>
 8008882:	2800      	cmp	r0, #0
 8008884:	d1ed      	bne.n	8008862 <__swbuf_r+0x2a>
 8008886:	68a3      	ldr	r3, [r4, #8]
 8008888:	3b01      	subs	r3, #1
 800888a:	60a3      	str	r3, [r4, #8]
 800888c:	6823      	ldr	r3, [r4, #0]
 800888e:	1c5a      	adds	r2, r3, #1
 8008890:	6022      	str	r2, [r4, #0]
 8008892:	701e      	strb	r6, [r3, #0]
 8008894:	6962      	ldr	r2, [r4, #20]
 8008896:	1c43      	adds	r3, r0, #1
 8008898:	429a      	cmp	r2, r3
 800889a:	d004      	beq.n	80088a6 <__swbuf_r+0x6e>
 800889c:	89a3      	ldrh	r3, [r4, #12]
 800889e:	07db      	lsls	r3, r3, #31
 80088a0:	d5e1      	bpl.n	8008866 <__swbuf_r+0x2e>
 80088a2:	2e0a      	cmp	r6, #10
 80088a4:	d1df      	bne.n	8008866 <__swbuf_r+0x2e>
 80088a6:	4621      	mov	r1, r4
 80088a8:	4628      	mov	r0, r5
 80088aa:	f7ff ff69 	bl	8008780 <_fflush_r>
 80088ae:	2800      	cmp	r0, #0
 80088b0:	d0d9      	beq.n	8008866 <__swbuf_r+0x2e>
 80088b2:	e7d6      	b.n	8008862 <__swbuf_r+0x2a>

080088b4 <__swsetup_r>:
 80088b4:	b538      	push	{r3, r4, r5, lr}
 80088b6:	4b28      	ldr	r3, [pc, #160]	@ (8008958 <__swsetup_r+0xa4>)
 80088b8:	4605      	mov	r5, r0
 80088ba:	6818      	ldr	r0, [r3, #0]
 80088bc:	460c      	mov	r4, r1
 80088be:	b118      	cbz	r0, 80088c8 <__swsetup_r+0x14>
 80088c0:	6a03      	ldr	r3, [r0, #32]
 80088c2:	b90b      	cbnz	r3, 80088c8 <__swsetup_r+0x14>
 80088c4:	f7ff f9f4 	bl	8007cb0 <__sinit>
 80088c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088cc:	071a      	lsls	r2, r3, #28
 80088ce:	d421      	bmi.n	8008914 <__swsetup_r+0x60>
 80088d0:	06d8      	lsls	r0, r3, #27
 80088d2:	d407      	bmi.n	80088e4 <__swsetup_r+0x30>
 80088d4:	2209      	movs	r2, #9
 80088d6:	602a      	str	r2, [r5, #0]
 80088d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088dc:	81a3      	strh	r3, [r4, #12]
 80088de:	f04f 30ff 	mov.w	r0, #4294967295
 80088e2:	e030      	b.n	8008946 <__swsetup_r+0x92>
 80088e4:	0759      	lsls	r1, r3, #29
 80088e6:	d512      	bpl.n	800890e <__swsetup_r+0x5a>
 80088e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80088ea:	b141      	cbz	r1, 80088fe <__swsetup_r+0x4a>
 80088ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80088f0:	4299      	cmp	r1, r3
 80088f2:	d002      	beq.n	80088fa <__swsetup_r+0x46>
 80088f4:	4628      	mov	r0, r5
 80088f6:	f7ff faf9 	bl	8007eec <_free_r>
 80088fa:	2300      	movs	r3, #0
 80088fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80088fe:	2200      	movs	r2, #0
 8008900:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008904:	6062      	str	r2, [r4, #4]
 8008906:	6922      	ldr	r2, [r4, #16]
 8008908:	6022      	str	r2, [r4, #0]
 800890a:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800890e:	f043 0308 	orr.w	r3, r3, #8
 8008912:	81a3      	strh	r3, [r4, #12]
 8008914:	6922      	ldr	r2, [r4, #16]
 8008916:	b93a      	cbnz	r2, 8008928 <__swsetup_r+0x74>
 8008918:	059a      	lsls	r2, r3, #22
 800891a:	d501      	bpl.n	8008920 <__swsetup_r+0x6c>
 800891c:	0618      	lsls	r0, r3, #24
 800891e:	d503      	bpl.n	8008928 <__swsetup_r+0x74>
 8008920:	4621      	mov	r1, r4
 8008922:	4628      	mov	r0, r5
 8008924:	f000 f84e 	bl	80089c4 <__smakebuf_r>
 8008928:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800892c:	f013 0201 	ands.w	r2, r3, #1
 8008930:	d00a      	beq.n	8008948 <__swsetup_r+0x94>
 8008932:	2200      	movs	r2, #0
 8008934:	60a2      	str	r2, [r4, #8]
 8008936:	6962      	ldr	r2, [r4, #20]
 8008938:	4252      	negs	r2, r2
 800893a:	61a2      	str	r2, [r4, #24]
 800893c:	6922      	ldr	r2, [r4, #16]
 800893e:	b942      	cbnz	r2, 8008952 <__swsetup_r+0x9e>
 8008940:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008944:	d1c8      	bne.n	80088d8 <__swsetup_r+0x24>
 8008946:	bd38      	pop	{r3, r4, r5, pc}
 8008948:	0799      	lsls	r1, r3, #30
 800894a:	bf58      	it	pl
 800894c:	6962      	ldrpl	r2, [r4, #20]
 800894e:	60a2      	str	r2, [r4, #8]
 8008950:	e7f4      	b.n	800893c <__swsetup_r+0x88>
 8008952:	2000      	movs	r0, #0
 8008954:	e7f7      	b.n	8008946 <__swsetup_r+0x92>
 8008956:	bf00      	nop
 8008958:	2000010c 	.word	0x2000010c

0800895c <_sbrk_r>:
 800895c:	b538      	push	{r3, r4, r5, lr}
 800895e:	4d06      	ldr	r5, [pc, #24]	@ (8008978 <_sbrk_r+0x1c>)
 8008960:	2300      	movs	r3, #0
 8008962:	4604      	mov	r4, r0
 8008964:	4608      	mov	r0, r1
 8008966:	602b      	str	r3, [r5, #0]
 8008968:	f7fd fd6e 	bl	8006448 <_sbrk>
 800896c:	1c43      	adds	r3, r0, #1
 800896e:	d102      	bne.n	8008976 <_sbrk_r+0x1a>
 8008970:	682b      	ldr	r3, [r5, #0]
 8008972:	b103      	cbz	r3, 8008976 <_sbrk_r+0x1a>
 8008974:	6023      	str	r3, [r4, #0]
 8008976:	bd38      	pop	{r3, r4, r5, pc}
 8008978:	20002394 	.word	0x20002394

0800897c <__swhatbuf_r>:
 800897c:	b570      	push	{r4, r5, r6, lr}
 800897e:	460c      	mov	r4, r1
 8008980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008984:	2900      	cmp	r1, #0
 8008986:	b096      	sub	sp, #88	@ 0x58
 8008988:	4615      	mov	r5, r2
 800898a:	461e      	mov	r6, r3
 800898c:	da0a      	bge.n	80089a4 <__swhatbuf_r+0x28>
 800898e:	89a1      	ldrh	r1, [r4, #12]
 8008990:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 8008994:	d113      	bne.n	80089be <__swhatbuf_r+0x42>
 8008996:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800899a:	2000      	movs	r0, #0
 800899c:	6031      	str	r1, [r6, #0]
 800899e:	602a      	str	r2, [r5, #0]
 80089a0:	b016      	add	sp, #88	@ 0x58
 80089a2:	bd70      	pop	{r4, r5, r6, pc}
 80089a4:	466a      	mov	r2, sp
 80089a6:	f000 f847 	bl	8008a38 <_fstat_r>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	dbef      	blt.n	800898e <__swhatbuf_r+0x12>
 80089ae:	9901      	ldr	r1, [sp, #4]
 80089b0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80089b4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80089b8:	4259      	negs	r1, r3
 80089ba:	4159      	adcs	r1, r3
 80089bc:	e7eb      	b.n	8008996 <__swhatbuf_r+0x1a>
 80089be:	2100      	movs	r1, #0
 80089c0:	2240      	movs	r2, #64	@ 0x40
 80089c2:	e7ea      	b.n	800899a <__swhatbuf_r+0x1e>

080089c4 <__smakebuf_r>:
 80089c4:	898b      	ldrh	r3, [r1, #12]
 80089c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80089c8:	079e      	lsls	r6, r3, #30
 80089ca:	4605      	mov	r5, r0
 80089cc:	460c      	mov	r4, r1
 80089ce:	d507      	bpl.n	80089e0 <__smakebuf_r+0x1c>
 80089d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80089d4:	6023      	str	r3, [r4, #0]
 80089d6:	6123      	str	r3, [r4, #16]
 80089d8:	2301      	movs	r3, #1
 80089da:	6163      	str	r3, [r4, #20]
 80089dc:	b002      	add	sp, #8
 80089de:	bd70      	pop	{r4, r5, r6, pc}
 80089e0:	ab01      	add	r3, sp, #4
 80089e2:	466a      	mov	r2, sp
 80089e4:	f7ff ffca 	bl	800897c <__swhatbuf_r>
 80089e8:	9e00      	ldr	r6, [sp, #0]
 80089ea:	4628      	mov	r0, r5
 80089ec:	4631      	mov	r1, r6
 80089ee:	f7ff fae9 	bl	8007fc4 <_malloc_r>
 80089f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089f6:	b938      	cbnz	r0, 8008a08 <__smakebuf_r+0x44>
 80089f8:	059a      	lsls	r2, r3, #22
 80089fa:	d4ef      	bmi.n	80089dc <__smakebuf_r+0x18>
 80089fc:	f023 0303 	bic.w	r3, r3, #3
 8008a00:	f043 0302 	orr.w	r3, r3, #2
 8008a04:	81a3      	strh	r3, [r4, #12]
 8008a06:	e7e3      	b.n	80089d0 <__smakebuf_r+0xc>
 8008a08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a0c:	81a3      	strh	r3, [r4, #12]
 8008a0e:	9b01      	ldr	r3, [sp, #4]
 8008a10:	6020      	str	r0, [r4, #0]
 8008a12:	e9c4 0604 	strd	r0, r6, [r4, #16]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d0e0      	beq.n	80089dc <__smakebuf_r+0x18>
 8008a1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a1e:	4628      	mov	r0, r5
 8008a20:	f000 f81c 	bl	8008a5c <_isatty_r>
 8008a24:	2800      	cmp	r0, #0
 8008a26:	d0d9      	beq.n	80089dc <__smakebuf_r+0x18>
 8008a28:	89a3      	ldrh	r3, [r4, #12]
 8008a2a:	f023 0303 	bic.w	r3, r3, #3
 8008a2e:	f043 0301 	orr.w	r3, r3, #1
 8008a32:	81a3      	strh	r3, [r4, #12]
 8008a34:	e7d2      	b.n	80089dc <__smakebuf_r+0x18>
	...

08008a38 <_fstat_r>:
 8008a38:	b538      	push	{r3, r4, r5, lr}
 8008a3a:	4d07      	ldr	r5, [pc, #28]	@ (8008a58 <_fstat_r+0x20>)
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	4604      	mov	r4, r0
 8008a40:	4608      	mov	r0, r1
 8008a42:	4611      	mov	r1, r2
 8008a44:	602b      	str	r3, [r5, #0]
 8008a46:	f7fd fcf6 	bl	8006436 <_fstat>
 8008a4a:	1c43      	adds	r3, r0, #1
 8008a4c:	d102      	bne.n	8008a54 <_fstat_r+0x1c>
 8008a4e:	682b      	ldr	r3, [r5, #0]
 8008a50:	b103      	cbz	r3, 8008a54 <_fstat_r+0x1c>
 8008a52:	6023      	str	r3, [r4, #0]
 8008a54:	bd38      	pop	{r3, r4, r5, pc}
 8008a56:	bf00      	nop
 8008a58:	20002394 	.word	0x20002394

08008a5c <_isatty_r>:
 8008a5c:	b538      	push	{r3, r4, r5, lr}
 8008a5e:	4d06      	ldr	r5, [pc, #24]	@ (8008a78 <_isatty_r+0x1c>)
 8008a60:	2300      	movs	r3, #0
 8008a62:	4604      	mov	r4, r0
 8008a64:	4608      	mov	r0, r1
 8008a66:	602b      	str	r3, [r5, #0]
 8008a68:	f7fd fcea 	bl	8006440 <_isatty>
 8008a6c:	1c43      	adds	r3, r0, #1
 8008a6e:	d102      	bne.n	8008a76 <_isatty_r+0x1a>
 8008a70:	682b      	ldr	r3, [r5, #0]
 8008a72:	b103      	cbz	r3, 8008a76 <_isatty_r+0x1a>
 8008a74:	6023      	str	r3, [r4, #0]
 8008a76:	bd38      	pop	{r3, r4, r5, pc}
 8008a78:	20002394 	.word	0x20002394

08008a7c <__udivmoddi4>:
 8008a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a80:	9d08      	ldr	r5, [sp, #32]
 8008a82:	460f      	mov	r7, r1
 8008a84:	4604      	mov	r4, r0
 8008a86:	468c      	mov	ip, r1
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d148      	bne.n	8008b1e <__udivmoddi4+0xa2>
 8008a8c:	428a      	cmp	r2, r1
 8008a8e:	4616      	mov	r6, r2
 8008a90:	d961      	bls.n	8008b56 <__udivmoddi4+0xda>
 8008a92:	fab2 f382 	clz	r3, r2
 8008a96:	b14b      	cbz	r3, 8008aac <__udivmoddi4+0x30>
 8008a98:	f1c3 0220 	rsb	r2, r3, #32
 8008a9c:	fa01 fc03 	lsl.w	ip, r1, r3
 8008aa0:	fa20 f202 	lsr.w	r2, r0, r2
 8008aa4:	409e      	lsls	r6, r3
 8008aa6:	ea42 0c0c 	orr.w	ip, r2, ip
 8008aaa:	409c      	lsls	r4, r3
 8008aac:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8008ab0:	b2b7      	uxth	r7, r6
 8008ab2:	fbbc f1fe 	udiv	r1, ip, lr
 8008ab6:	0c22      	lsrs	r2, r4, #16
 8008ab8:	fb0e cc11 	mls	ip, lr, r1, ip
 8008abc:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8008ac0:	fb01 f007 	mul.w	r0, r1, r7
 8008ac4:	4290      	cmp	r0, r2
 8008ac6:	d909      	bls.n	8008adc <__udivmoddi4+0x60>
 8008ac8:	18b2      	adds	r2, r6, r2
 8008aca:	f101 3cff 	add.w	ip, r1, #4294967295
 8008ace:	f080 80ee 	bcs.w	8008cae <__udivmoddi4+0x232>
 8008ad2:	4290      	cmp	r0, r2
 8008ad4:	f240 80eb 	bls.w	8008cae <__udivmoddi4+0x232>
 8008ad8:	3902      	subs	r1, #2
 8008ada:	4432      	add	r2, r6
 8008adc:	1a12      	subs	r2, r2, r0
 8008ade:	b2a4      	uxth	r4, r4
 8008ae0:	fbb2 f0fe 	udiv	r0, r2, lr
 8008ae4:	fb0e 2210 	mls	r2, lr, r0, r2
 8008ae8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008aec:	fb00 f707 	mul.w	r7, r0, r7
 8008af0:	42a7      	cmp	r7, r4
 8008af2:	d909      	bls.n	8008b08 <__udivmoddi4+0x8c>
 8008af4:	1934      	adds	r4, r6, r4
 8008af6:	f100 32ff 	add.w	r2, r0, #4294967295
 8008afa:	f080 80da 	bcs.w	8008cb2 <__udivmoddi4+0x236>
 8008afe:	42a7      	cmp	r7, r4
 8008b00:	f240 80d7 	bls.w	8008cb2 <__udivmoddi4+0x236>
 8008b04:	4434      	add	r4, r6
 8008b06:	3802      	subs	r0, #2
 8008b08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8008b0c:	1be4      	subs	r4, r4, r7
 8008b0e:	2100      	movs	r1, #0
 8008b10:	b11d      	cbz	r5, 8008b1a <__udivmoddi4+0x9e>
 8008b12:	40dc      	lsrs	r4, r3
 8008b14:	2300      	movs	r3, #0
 8008b16:	e9c5 4300 	strd	r4, r3, [r5]
 8008b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b1e:	428b      	cmp	r3, r1
 8008b20:	d906      	bls.n	8008b30 <__udivmoddi4+0xb4>
 8008b22:	b10d      	cbz	r5, 8008b28 <__udivmoddi4+0xac>
 8008b24:	e9c5 0100 	strd	r0, r1, [r5]
 8008b28:	2100      	movs	r1, #0
 8008b2a:	4608      	mov	r0, r1
 8008b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b30:	fab3 f183 	clz	r1, r3
 8008b34:	2900      	cmp	r1, #0
 8008b36:	d148      	bne.n	8008bca <__udivmoddi4+0x14e>
 8008b38:	42bb      	cmp	r3, r7
 8008b3a:	d302      	bcc.n	8008b42 <__udivmoddi4+0xc6>
 8008b3c:	4282      	cmp	r2, r0
 8008b3e:	f200 8107 	bhi.w	8008d50 <__udivmoddi4+0x2d4>
 8008b42:	1a84      	subs	r4, r0, r2
 8008b44:	eb67 0203 	sbc.w	r2, r7, r3
 8008b48:	2001      	movs	r0, #1
 8008b4a:	4694      	mov	ip, r2
 8008b4c:	2d00      	cmp	r5, #0
 8008b4e:	d0e4      	beq.n	8008b1a <__udivmoddi4+0x9e>
 8008b50:	e9c5 4c00 	strd	r4, ip, [r5]
 8008b54:	e7e1      	b.n	8008b1a <__udivmoddi4+0x9e>
 8008b56:	2a00      	cmp	r2, #0
 8008b58:	f000 8092 	beq.w	8008c80 <__udivmoddi4+0x204>
 8008b5c:	fab2 f382 	clz	r3, r2
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	f040 80a8 	bne.w	8008cb6 <__udivmoddi4+0x23a>
 8008b66:	1a8a      	subs	r2, r1, r2
 8008b68:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8008b6c:	fa1f fc86 	uxth.w	ip, r6
 8008b70:	2101      	movs	r1, #1
 8008b72:	0c20      	lsrs	r0, r4, #16
 8008b74:	fbb2 f7fe 	udiv	r7, r2, lr
 8008b78:	fb0e 2217 	mls	r2, lr, r7, r2
 8008b7c:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8008b80:	fb0c f007 	mul.w	r0, ip, r7
 8008b84:	4290      	cmp	r0, r2
 8008b86:	d907      	bls.n	8008b98 <__udivmoddi4+0x11c>
 8008b88:	18b2      	adds	r2, r6, r2
 8008b8a:	f107 38ff 	add.w	r8, r7, #4294967295
 8008b8e:	d202      	bcs.n	8008b96 <__udivmoddi4+0x11a>
 8008b90:	4290      	cmp	r0, r2
 8008b92:	f200 80e2 	bhi.w	8008d5a <__udivmoddi4+0x2de>
 8008b96:	4647      	mov	r7, r8
 8008b98:	1a12      	subs	r2, r2, r0
 8008b9a:	b2a4      	uxth	r4, r4
 8008b9c:	fbb2 f0fe 	udiv	r0, r2, lr
 8008ba0:	fb0e 2210 	mls	r2, lr, r0, r2
 8008ba4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8008ba8:	fb0c fc00 	mul.w	ip, ip, r0
 8008bac:	45a4      	cmp	ip, r4
 8008bae:	d907      	bls.n	8008bc0 <__udivmoddi4+0x144>
 8008bb0:	1934      	adds	r4, r6, r4
 8008bb2:	f100 32ff 	add.w	r2, r0, #4294967295
 8008bb6:	d202      	bcs.n	8008bbe <__udivmoddi4+0x142>
 8008bb8:	45a4      	cmp	ip, r4
 8008bba:	f200 80cb 	bhi.w	8008d54 <__udivmoddi4+0x2d8>
 8008bbe:	4610      	mov	r0, r2
 8008bc0:	eba4 040c 	sub.w	r4, r4, ip
 8008bc4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008bc8:	e7a2      	b.n	8008b10 <__udivmoddi4+0x94>
 8008bca:	f1c1 0620 	rsb	r6, r1, #32
 8008bce:	408b      	lsls	r3, r1
 8008bd0:	fa22 fc06 	lsr.w	ip, r2, r6
 8008bd4:	ea4c 0c03 	orr.w	ip, ip, r3
 8008bd8:	fa07 f401 	lsl.w	r4, r7, r1
 8008bdc:	fa20 f306 	lsr.w	r3, r0, r6
 8008be0:	40f7      	lsrs	r7, r6
 8008be2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8008be6:	4323      	orrs	r3, r4
 8008be8:	fa00 f801 	lsl.w	r8, r0, r1
 8008bec:	fa1f fe8c 	uxth.w	lr, ip
 8008bf0:	fbb7 f0f9 	udiv	r0, r7, r9
 8008bf4:	0c1c      	lsrs	r4, r3, #16
 8008bf6:	fb09 7710 	mls	r7, r9, r0, r7
 8008bfa:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8008bfe:	fb00 f70e 	mul.w	r7, r0, lr
 8008c02:	42a7      	cmp	r7, r4
 8008c04:	fa02 f201 	lsl.w	r2, r2, r1
 8008c08:	d90a      	bls.n	8008c20 <__udivmoddi4+0x1a4>
 8008c0a:	eb1c 0404 	adds.w	r4, ip, r4
 8008c0e:	f100 3aff 	add.w	sl, r0, #4294967295
 8008c12:	f080 809b 	bcs.w	8008d4c <__udivmoddi4+0x2d0>
 8008c16:	42a7      	cmp	r7, r4
 8008c18:	f240 8098 	bls.w	8008d4c <__udivmoddi4+0x2d0>
 8008c1c:	3802      	subs	r0, #2
 8008c1e:	4464      	add	r4, ip
 8008c20:	1be4      	subs	r4, r4, r7
 8008c22:	b29f      	uxth	r7, r3
 8008c24:	fbb4 f3f9 	udiv	r3, r4, r9
 8008c28:	fb09 4413 	mls	r4, r9, r3, r4
 8008c2c:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8008c30:	fb03 fe0e 	mul.w	lr, r3, lr
 8008c34:	45a6      	cmp	lr, r4
 8008c36:	d909      	bls.n	8008c4c <__udivmoddi4+0x1d0>
 8008c38:	eb1c 0404 	adds.w	r4, ip, r4
 8008c3c:	f103 37ff 	add.w	r7, r3, #4294967295
 8008c40:	f080 8082 	bcs.w	8008d48 <__udivmoddi4+0x2cc>
 8008c44:	45a6      	cmp	lr, r4
 8008c46:	d97f      	bls.n	8008d48 <__udivmoddi4+0x2cc>
 8008c48:	3b02      	subs	r3, #2
 8008c4a:	4464      	add	r4, ip
 8008c4c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8008c50:	eba4 040e 	sub.w	r4, r4, lr
 8008c54:	fba0 e702 	umull	lr, r7, r0, r2
 8008c58:	42bc      	cmp	r4, r7
 8008c5a:	4673      	mov	r3, lr
 8008c5c:	46b9      	mov	r9, r7
 8008c5e:	d363      	bcc.n	8008d28 <__udivmoddi4+0x2ac>
 8008c60:	d060      	beq.n	8008d24 <__udivmoddi4+0x2a8>
 8008c62:	b15d      	cbz	r5, 8008c7c <__udivmoddi4+0x200>
 8008c64:	ebb8 0203 	subs.w	r2, r8, r3
 8008c68:	eb64 0409 	sbc.w	r4, r4, r9
 8008c6c:	fa04 f606 	lsl.w	r6, r4, r6
 8008c70:	fa22 f301 	lsr.w	r3, r2, r1
 8008c74:	431e      	orrs	r6, r3
 8008c76:	40cc      	lsrs	r4, r1
 8008c78:	e9c5 6400 	strd	r6, r4, [r5]
 8008c7c:	2100      	movs	r1, #0
 8008c7e:	e74c      	b.n	8008b1a <__udivmoddi4+0x9e>
 8008c80:	0862      	lsrs	r2, r4, #1
 8008c82:	0848      	lsrs	r0, r1, #1
 8008c84:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8008c88:	0c0b      	lsrs	r3, r1, #16
 8008c8a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008c8e:	b28a      	uxth	r2, r1
 8008c90:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008c94:	fbb3 f1f6 	udiv	r1, r3, r6
 8008c98:	07e4      	lsls	r4, r4, #31
 8008c9a:	46b4      	mov	ip, r6
 8008c9c:	4637      	mov	r7, r6
 8008c9e:	46b6      	mov	lr, r6
 8008ca0:	231f      	movs	r3, #31
 8008ca2:	fbb0 f0f6 	udiv	r0, r0, r6
 8008ca6:	1bd2      	subs	r2, r2, r7
 8008ca8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008cac:	e761      	b.n	8008b72 <__udivmoddi4+0xf6>
 8008cae:	4661      	mov	r1, ip
 8008cb0:	e714      	b.n	8008adc <__udivmoddi4+0x60>
 8008cb2:	4610      	mov	r0, r2
 8008cb4:	e728      	b.n	8008b08 <__udivmoddi4+0x8c>
 8008cb6:	f1c3 0120 	rsb	r1, r3, #32
 8008cba:	fa20 f201 	lsr.w	r2, r0, r1
 8008cbe:	409e      	lsls	r6, r3
 8008cc0:	fa27 f101 	lsr.w	r1, r7, r1
 8008cc4:	409f      	lsls	r7, r3
 8008cc6:	433a      	orrs	r2, r7
 8008cc8:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8008ccc:	fa1f fc86 	uxth.w	ip, r6
 8008cd0:	fbb1 f7fe 	udiv	r7, r1, lr
 8008cd4:	fb0e 1017 	mls	r0, lr, r7, r1
 8008cd8:	0c11      	lsrs	r1, r2, #16
 8008cda:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008cde:	fb07 f80c 	mul.w	r8, r7, ip
 8008ce2:	4588      	cmp	r8, r1
 8008ce4:	fa04 f403 	lsl.w	r4, r4, r3
 8008ce8:	d93a      	bls.n	8008d60 <__udivmoddi4+0x2e4>
 8008cea:	1871      	adds	r1, r6, r1
 8008cec:	f107 30ff 	add.w	r0, r7, #4294967295
 8008cf0:	d201      	bcs.n	8008cf6 <__udivmoddi4+0x27a>
 8008cf2:	4588      	cmp	r8, r1
 8008cf4:	d81f      	bhi.n	8008d36 <__udivmoddi4+0x2ba>
 8008cf6:	eba1 0108 	sub.w	r1, r1, r8
 8008cfa:	fbb1 f8fe 	udiv	r8, r1, lr
 8008cfe:	fb08 f70c 	mul.w	r7, r8, ip
 8008d02:	fb0e 1118 	mls	r1, lr, r8, r1
 8008d06:	b292      	uxth	r2, r2
 8008d08:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8008d0c:	42ba      	cmp	r2, r7
 8008d0e:	d22f      	bcs.n	8008d70 <__udivmoddi4+0x2f4>
 8008d10:	18b2      	adds	r2, r6, r2
 8008d12:	f108 31ff 	add.w	r1, r8, #4294967295
 8008d16:	d2c6      	bcs.n	8008ca6 <__udivmoddi4+0x22a>
 8008d18:	42ba      	cmp	r2, r7
 8008d1a:	d2c4      	bcs.n	8008ca6 <__udivmoddi4+0x22a>
 8008d1c:	f1a8 0102 	sub.w	r1, r8, #2
 8008d20:	4432      	add	r2, r6
 8008d22:	e7c0      	b.n	8008ca6 <__udivmoddi4+0x22a>
 8008d24:	45f0      	cmp	r8, lr
 8008d26:	d29c      	bcs.n	8008c62 <__udivmoddi4+0x1e6>
 8008d28:	ebbe 0302 	subs.w	r3, lr, r2
 8008d2c:	eb67 070c 	sbc.w	r7, r7, ip
 8008d30:	3801      	subs	r0, #1
 8008d32:	46b9      	mov	r9, r7
 8008d34:	e795      	b.n	8008c62 <__udivmoddi4+0x1e6>
 8008d36:	eba6 0808 	sub.w	r8, r6, r8
 8008d3a:	4441      	add	r1, r8
 8008d3c:	1eb8      	subs	r0, r7, #2
 8008d3e:	fbb1 f8fe 	udiv	r8, r1, lr
 8008d42:	fb08 f70c 	mul.w	r7, r8, ip
 8008d46:	e7dc      	b.n	8008d02 <__udivmoddi4+0x286>
 8008d48:	463b      	mov	r3, r7
 8008d4a:	e77f      	b.n	8008c4c <__udivmoddi4+0x1d0>
 8008d4c:	4650      	mov	r0, sl
 8008d4e:	e767      	b.n	8008c20 <__udivmoddi4+0x1a4>
 8008d50:	4608      	mov	r0, r1
 8008d52:	e6fb      	b.n	8008b4c <__udivmoddi4+0xd0>
 8008d54:	4434      	add	r4, r6
 8008d56:	3802      	subs	r0, #2
 8008d58:	e732      	b.n	8008bc0 <__udivmoddi4+0x144>
 8008d5a:	3f02      	subs	r7, #2
 8008d5c:	4432      	add	r2, r6
 8008d5e:	e71b      	b.n	8008b98 <__udivmoddi4+0x11c>
 8008d60:	eba1 0108 	sub.w	r1, r1, r8
 8008d64:	4638      	mov	r0, r7
 8008d66:	fbb1 f8fe 	udiv	r8, r1, lr
 8008d6a:	fb08 f70c 	mul.w	r7, r8, ip
 8008d6e:	e7c8      	b.n	8008d02 <__udivmoddi4+0x286>
 8008d70:	4641      	mov	r1, r8
 8008d72:	e798      	b.n	8008ca6 <__udivmoddi4+0x22a>

08008d74 <_init>:
 8008d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d76:	bf00      	nop
 8008d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d7a:	bc08      	pop	{r3}
 8008d7c:	469e      	mov	lr, r3
 8008d7e:	4770      	bx	lr

08008d80 <_fini>:
 8008d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d82:	bf00      	nop
 8008d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d86:	bc08      	pop	{r3}
 8008d88:	469e      	mov	lr, r3
 8008d8a:	4770      	bx	lr
