[{"commit":{"message":"Fix typo"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"7a0e10df6353db09dae4a7eb0756b74756ae3b30"},{"commit":{"message":"Merge Op_RoundVF and Op_RoundVD"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"2ee859b5bce47658425af2c6be15ada3f10e30d1"},{"commit":{"message":"Remove redundant UseRVV and use vlen as the condition"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"8256e0d7b2815a100e429c7990ed85c2059adbcd"},{"commit":{"message":"8357695: RISC-V: Move vector intrinsic condition checks into match_rule_supported_vector"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"dba658b54e2111d5d5d15c40e7392074c2631da3"}]