module wideexpr_00045(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -(4'sb0100);
  assign y1 = (ctrl[3]?(ctrl[3]?s7:$signed(({3{+($signed((5'sb00000)<<(4'sb0011)))}})-(3'sb011))):s1);
  assign y2 = (ctrl[7]?+(s2):+((ctrl[6]?(ctrl[4]?+(((s1)-((ctrl[3]?s7:4'sb0011)))>(1'sb1)):(+(($signed(5'sb00001))>>((2'sb00)<=(2'sb00))))<<((ctrl[0]?({3{3'sb011}})+(3'b111):~({3{s6}})))):2'sb00)));
  assign y3 = s7;
  assign y4 = (s1)+(3'sb110);
  assign y5 = 5'sb11101;
  assign y6 = $signed(s2);
  assign y7 = {4{((ctrl[4]?((s3)<<((-((5'sb00011)<<<(u7)))^~(({s1})>>((ctrl[6]?u4:s0)))))+($signed(($signed(s5))&(((4'sb0011)-(3'sb111))<<((1'sb1)>>>(s5))))):(ctrl[7]?(ctrl[3]?(ctrl[2]?$signed($signed(2'sb10)):(s7)-((2'sb11)>>>(s5))):6'sb101010):$signed($signed((ctrl[1]?{1{1'sb0}}:(5'b11110)<<<(2'sb01)))))))>>((($signed($signed(($signed(u1))<<((ctrl[4]?4'sb0000:6'sb101101)))))^~((((3'sb100)>>>((s2)<<<(3'sb101)))<<<(((1'sb0)>>(2'sb10))>>((ctrl[2]?6'sb101000:s2))))^((ctrl[7]?(s0)^((ctrl[3]?4'sb0010:s1)):((s0)>>>(s2))>>>(6'sb010110)))))<<((3'sb000)==(+(s4))))}};
endmodule
