# 6. FPGA Platform vs CPU Platform

<details>
  <summary> FPGA Concepts: 6. FPGA Platform vs CPU Platform </summary>

<p align="center" >
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/6_FPGA-Platform-vs-CPU-Platform.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/6_FPGA-Platform-vs-CPU-Platform_2.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/6_FPGA-Platform-vs-CPU-Platform_3.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/6_FPGA-Platform-vs-CPU-Platform_4.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/6_FPGA-Platform-vs-CPU-Platform_5.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/6_FPGA-Platform-vs-CPU-Platform_6.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/6_FPGA-Platform-vs-CPU-Platform_7.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/6_FPGA-Platform-vs-CPU-Platform_8.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/6_FPGA-Platform-vs-CPU-Platform_9.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/6_FPGA-Platform-vs-CPU-Platform_11.png" width="90%" > 

</p> 

</details>

---

## Resource

-   [ComputingPlatform-QuizAnswer.pdf](https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/resources/ComputingPlatform-QuizAnswer.pdf)



[Previous](./5_Design-Approach.md) | [Next](./7_FPGA-Basic.md)