// Seed: 4116903623
module module_0;
  logic id_1;
  assign id_1 = (-1 | 1);
endmodule
program module_1 (
    input wire id_0,
    input uwire id_1,
    output wor id_2,
    input wire id_3,
    input wand id_4,
    input uwire id_5,
    input wire id_6,
    input supply0 id_7,
    output tri1 id_8
);
  id_10(
      -1
  );
  assign id_10 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_11;
  wire id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
endprogram
