Release 14.6 - xst P.68d (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: MII_schem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MII_schem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MII_schem"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : MII_schem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/XilinxPrj/ethernet4/header_display.vhd" in Library work.
Entity <header_display> compiled.
Entity <header_display> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/XilinxPrj/ethernet4/MII_RX.vhd" in Library work.
Entity <mii_rx> compiled.
Entity <mii_rx> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/XilinxPrj/ethernet4/MII_test3.vhf" in Library work.
Architecture behavioral of Entity mii_test3 is up to date.
Compiling vhdl file "C:/XilinxPrj/ethernet4/MII_schem.vhf" in Library work.
Entity <mii_schem> compiled.
Entity <mii_schem> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MII_schem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <header_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MII_RX> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MII_schem> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/XilinxPrj/ethernet4/MII_schem.vhf" line 101: Unconnected output port 'RotL' of component 'RotaryEnc'.
WARNING:Xst:2211 - "C:/XilinxPrj/ethernet4/MII_schem.vhf" line 101: Instantiating black box module <RotaryEnc>.
WARNING:Xst:753 - "C:/XilinxPrj/ethernet4/MII_schem.vhf" line 118: Unconnected output port 'RxDO' of component 'RS232'.
WARNING:Xst:2211 - "C:/XilinxPrj/ethernet4/MII_schem.vhf" line 118: Instantiating black box module <RS232>.
Entity <MII_schem> analyzed. Unit <MII_schem> generated.

Analyzing Entity <header_display> in library <work> (Architecture <behavioral>).
Entity <header_display> analyzed. Unit <header_display> generated.

Analyzing Entity <MII_RX> in library <work> (Architecture <behavioral>).
Entity <MII_RX> analyzed. Unit <MII_RX> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <header_display>.
    Related source file is "C:/XilinxPrj/ethernet4/header_display.vhd".
WARNING:Xst:646 - Signal <busy_in> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <header_display> synthesized.


Synthesizing Unit <MII_RX>.
    Related source file is "C:/XilinxPrj/ethernet4/MII_RX.vhd".
WARNING:Xst:647 - Input <recv_error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <busy_in> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 4096x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 4-bit register for signal <ram_output>.
    Found 12-bit up counter for signal <address_counter>.
    Found 12-bit comparator equal for signal <address_counter$cmp_eq0000> created at line 100.
    Found 1-bit register for signal <data_received_in>.
    Found 12-bit comparator not equal for signal <or0000$cmp_ne0000> created at line 100.
    Found 12-bit subtractor for signal <or0000$sub0000> created at line 100.
    Found 12-bit up counter for signal <read_address_counter>.
    Found 12-bit comparator equal for signal <read_address_counter$cmp_eq0000> created at line 112.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <MII_RX> synthesized.


Synthesizing Unit <MII_schem>.
    Related source file is "C:/XilinxPrj/ethernet4/MII_schem.vhf".
WARNING:Xst:646 - Signal <TXBUSY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RXRDY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATA_RECEIVED> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <BUSY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <MII_schem> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4096x4-bit dual-port RAM                              : 1
# Adders/Subtractors                                   : 1
 12-bit subtractor                                     : 1
# Counters                                             : 2
 12-bit up counter                                     : 2
# Registers                                            : 2
 1-bit register                                        : 1
 4-bit register                                        : 1
# Comparators                                          : 3
 12-bit comparator equal                               : 2
 12-bit comparator not equal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <XLXI_3/state/FSM> on signal <state[1:4]> with one-hot encoding.
--------------------------------
 State              | Encoding
--------------------------------
 idle               | 0001
 get_data           | 0010
 start_rising_edge  | 0100
 start_falling_edge | 1000
--------------------------------
Reading core <RotaryEnc.ngc>.
Reading core <RS232.ngc>.
Loading core <RotaryEnc> for timing and area information for instance <XLXI_2>.
Loading core <RS232> for timing and area information for instance <XLXI_4>.

Synthesizing (advanced) Unit <MII_RX>.
INFO:Xst:3226 - The RAM <Mram_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <ram_output>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 4-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <recv_clock>    | rise     |
    |     weA            | connected to signal <_or0000_0>     | high     |
    |     addrA          | connected to signal <address_counter> |          |
    |     diA            | connected to signal <recv_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 4-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <read_address_counter_not0001> | high     |
    |     addrB          | connected to signal <read_address_counter> |          |
    |     doB            | connected to signal <ram_output>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <MII_RX> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 4096x4-bit dual-port block RAM                        : 1
# Adders/Subtractors                                   : 1
 12-bit subtractor                                     : 1
# Counters                                             : 2
 12-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 3
 12-bit comparator equal                               : 2
 12-bit comparator not equal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MII_schem> ...

Optimizing unit <MII_RX> ...
WARNING:Xst:2677 - Node <XLXI_5/data_received_in> of sequential type is unconnected in block <MII_schem>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MII_schem, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MII_schem.ngr
Top Level Output File Name         : MII_schem
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 254
#      GND                         : 3
#      INV                         : 22
#      LUT1                        : 39
#      LUT2                        : 12
#      LUT2_L                      : 2
#      LUT3                        : 20
#      LUT3_L                      : 1
#      LUT4                        : 31
#      LUT4_D                      : 3
#      LUT4_L                      : 3
#      MUXCY                       : 61
#      VCC                         : 3
#      XORCY                       : 54
# FlipFlops/Latches                : 106
#      FD                          : 12
#      FDE                         : 59
#      FDR                         : 21
#      FDRE                        : 12
#      FDRSE                       : 1
#      FDS                         : 1
# RAMS                             : 1
#      RAMB16_S4_S4                : 1
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 18
#      IBUF                        : 9
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       83  out of   4656     1%  
 Number of Slice Flip Flops:            106  out of   9312     1%  
 Number of 4 input LUTs:                135  out of   9312     1%  
    Number used as logic:               133
    Number used as Shift registers:       2
 Number of IOs:                          21
 Number of bonded IOBs:                  20  out of    232     8%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 97    |
E_RX_CLK                           | BUFGP                  | 13    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.670ns (Maximum Frequency: 149.925MHz)
   Minimum input arrival time before clock: 4.753ns
   Maximum output required time after clock: 4.532ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.114ns (frequency: 163.559MHz)
  Total number of paths / destination ports: 1100 / 188
-------------------------------------------------------------------------
Delay:               6.114ns (Levels of Logic = 8)
  Source:            XLXI_5/read_address_counter_1 (FF)
  Destination:       XLXI_5/Mram_ram (RAM)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_5/read_address_counter_1 to XLXI_5/Mram_ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.591   0.704  XLXI_5/read_address_counter_1 (XLXI_5/read_address_counter_1)
     LUT4:I2->O            1   0.704   0.000  XLXI_5/Mcompar_read_address_counter_cmp_eq0000_lut<0> (XLXI_5/Mcompar_read_address_counter_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<0> (XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<1> (XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<2> (XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<3> (XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<4> (XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.459   0.499  XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<5> (XLXI_5/Mcompar_read_address_counter_cmp_eq0000_cy<5>)
     LUT2:I1->O           13   0.704   0.983  XLXI_5/read_address_counter_not00011 (XLXI_5/read_address_counter_not0001)
     RAMB16_S4_S4:ENB          0.770          XLXI_5/Mram_ram
    ----------------------------------------
    Total                      6.114ns (3.928ns logic, 2.186ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'E_RX_CLK'
  Clock period: 6.670ns (frequency: 149.925MHz)
  Total number of paths / destination ports: 402 / 37
-------------------------------------------------------------------------
Delay:               6.670ns (Levels of Logic = 3)
  Source:            XLXI_5/address_counter_6 (FF)
  Destination:       XLXI_5/Mram_ram (RAM)
  Source Clock:      E_RX_CLK rising
  Destination Clock: E_RX_CLK rising

  Data Path: XLXI_5/address_counter_6 to XLXI_5/Mram_ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.591   0.808  XLXI_5/address_counter_6 (XLXI_5/address_counter_6)
     LUT4:I0->O            1   0.704   0.499  XLXI_5/_or0000_0149 (XLXI_5/_or0000_0149)
     LUT2:I1->O            1   0.704   0.424  XLXI_5/_or0000_0150 (XLXI_5/_or0000_0150)
     LUT4:I3->O           13   0.704   0.983  XLXI_5/_or0000_0196 (XLXI_5/_or0000_0)
     RAMB16_S4_S4:WEA          1.253          XLXI_5/Mram_ram
    ----------------------------------------
    Total                      6.670ns (3.956ns logic, 2.714ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 12 / 11
-------------------------------------------------------------------------
Offset:              4.627ns (Levels of Logic = 4)
  Source:            RS232_RxD (PAD)
  Destination:       XLXI_4/iRxBusy (FF)
  Destination Clock: CLK rising

  Data Path: RS232_RxD to XLXI_4/iRxBusy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.535  RS232_RxD_IBUF (RS232_RxD_IBUF)
     begin scope: 'XLXI_4'
     LUT4_L:I3->LO         1   0.704   0.135  iRxBusy_or0000_SW0_SW0 (N8)
     LUT4:I2->O            1   0.704   0.420  iRxBusy_or0000 (iRxBusy_or0000)
     FDRE:R                    0.911          iRxBusy
    ----------------------------------------
    Total                      4.627ns (3.537ns logic, 1.090ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'E_RX_CLK'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              4.753ns (Levels of Logic = 2)
  Source:            E_RX_DV (PAD)
  Destination:       XLXI_5/Mram_ram (RAM)
  Destination Clock: E_RX_CLK rising

  Data Path: E_RX_DV to XLXI_5/Mram_ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  E_RX_DV_IBUF (E_RX_DV_IBUF)
     LUT4:I0->O           13   0.704   0.983  XLXI_5/_or0000_0196 (XLXI_5/_or0000_0)
     RAMB16_S4_S4:WEA          1.253          XLXI_5/Mram_ram
    ----------------------------------------
    Total                      4.753ns (3.175ns logic, 1.578ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.532ns (Levels of Logic = 1)
  Source:            XLXI_5/read_address_counter_7 (FF)
  Destination:       test<7> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_5/read_address_counter_7 to test<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.591   0.669  XLXI_5/read_address_counter_7 (XLXI_5/read_address_counter_7)
     OBUF:I->O                 3.272          test_7_OBUF (test<7>)
    ----------------------------------------
    Total                      4.532ns (3.863ns logic, 0.669ns route)
                                       (85.2% logic, 14.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.41 secs
 
--> 

Total memory usage is 224876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    1 (   0 filtered)

