

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Mar 13 21:50:52 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution3
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  894|  894|  895|  895|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond_flatten1)
	8  / (!exitcond_flatten1)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_1: buf_2d_in [1/1] 2.39ns
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out [1/1] 2.39ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_16 [1/1] 1.35ns
:5  br label %1


 <State 2>: 4.05ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r_i [1/1] 0.00ns
:1  %r_i = phi i4 [ 0, %0 ], [ %r_i_mid2, %.reset ]

ST_2: c_i [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_22 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %read_data.exit, label %.reset

ST_2: exitcond_i [1/1] 1.88ns
.reset:2  %exitcond_i = icmp eq i4 %c_i, -8

ST_2: c_i_mid2 [1/1] 1.37ns
.reset:3  %c_i_mid2 = select i1 %exitcond_i, i4 0, i4 %c_i

ST_2: c [1/1] 0.80ns
.reset:24  %c = add i4 %c_i_mid2, 1


 <State 3>: 6.28ns
ST_3: r [1/1] 0.80ns
.reset:4  %r = add i4 %r_i, 1

ST_3: r_i_mid2 [1/1] 1.37ns
.reset:5  %r_i_mid2 = select i1 %exitcond_i, i4 %r, i4 %r_i

ST_3: tmp [1/1] 0.00ns
.reset:6  %tmp = trunc i4 %r_i_mid2 to i3

ST_3: tmp_i [1/1] 0.00ns
.reset:7  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_3: c_i_cast6 [1/1] 0.00ns
.reset:8  %c_i_cast6 = zext i4 %c_i_mid2 to i6

ST_3: tmp_5_i [1/1] 1.72ns
.reset:12  %tmp_5_i = add i6 %c_i_cast6, %tmp_i

ST_3: tmp_6_i [1/1] 0.00ns
.reset:13  %tmp_6_i = zext i6 %tmp_5_i to i64

ST_3: input_addr [1/1] 0.00ns
.reset:14  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_6_i

ST_3: input_load [2/2] 2.39ns
.reset:15  %input_load = load i16* %input_addr, align 2


 <State 4>: 4.78ns
ST_4: stg_35 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @str1)

ST_4: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_4: stg_37 [1/1] 0.00ns
.reset:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_4: tmp_12_i [1/1] 0.00ns
.reset:10  %tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_4: stg_39 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_4: input_load [1/2] 2.39ns
.reset:15  %input_load = load i16* %input_addr, align 2

ST_4: tmp_7_i_trn_cast [1/1] 0.00ns
.reset:16  %tmp_7_i_trn_cast = zext i4 %c_i_mid2 to i8

ST_4: tmp_1 [1/1] 0.00ns
.reset:17  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i_mid2, i3 0)

ST_4: p_addr_cast [1/1] 0.00ns
.reset:18  %p_addr_cast = zext i7 %tmp_1 to i8

ST_4: p_addr1 [1/1] 1.72ns
.reset:19  %p_addr1 = add i8 %p_addr_cast, %tmp_7_i_trn_cast

ST_4: tmp_2 [1/1] 0.00ns
.reset:20  %tmp_2 = zext i8 %p_addr1 to i64

ST_4: buf_2d_in_addr [1/1] 0.00ns
.reset:21  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_2

ST_4: stg_47 [1/1] 2.39ns
.reset:22  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: empty_15 [1/1] 0.00ns
.reset:23  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_12_i) nounwind

ST_4: stg_49 [1/1] 0.00ns
.reset:25  br label %1


 <State 5>: 0.00ns
ST_5: stg_50 [2/2] 0.00ns
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 6>: 1.35ns
ST_6: stg_51 [1/2] 0.00ns
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind

ST_6: stg_52 [1/1] 1.35ns
read_data.exit:1  br label %2


 <State 7>: 4.05ns
ST_7: indvar_flatten1 [1/1] 0.00ns
:0  %indvar_flatten1 = phi i7 [ 0, %read_data.exit ], [ %indvar_flatten_next1, %.reset10 ]

ST_7: r_i2 [1/1] 0.00ns
:1  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_i2_mid2, %.reset10 ]

ST_7: c_i6 [1/1] 0.00ns
:2  %c_i6 = phi i4 [ 0, %read_data.exit ], [ %c_1, %.reset10 ]

ST_7: exitcond_flatten1 [1/1] 1.97ns
:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_7: indvar_flatten_next1 [1/1] 1.72ns
:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_7: stg_58 [1/1] 0.00ns
:5  br i1 %exitcond_flatten1, label %write_data.exit, label %.reset10

ST_7: exitcond_i1 [1/1] 1.88ns
.reset10:2  %exitcond_i1 = icmp eq i4 %c_i6, -8

ST_7: c_i6_mid2 [1/1] 1.37ns
.reset10:3  %c_i6_mid2 = select i1 %exitcond_i1, i4 0, i4 %c_i6

ST_7: c_1 [1/1] 0.80ns
.reset10:24  %c_1 = add i4 %c_i6_mid2, 1


 <State 8>: 6.28ns
ST_8: r_s [1/1] 0.80ns
.reset10:4  %r_s = add i4 %r_i2, 1

ST_8: r_i2_mid2 [1/1] 1.37ns
.reset10:5  %r_i2_mid2 = select i1 %exitcond_i1, i4 %r_s, i4 %r_i2

ST_8: tmp_3 [1/1] 0.00ns
.reset10:6  %tmp_3 = trunc i4 %r_i2_mid2 to i3

ST_8: tmp_i5 [1/1] 0.00ns
.reset10:7  %tmp_i5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

ST_8: c_i6_cast2 [1/1] 0.00ns
.reset10:8  %c_i6_cast2 = zext i4 %c_i6_mid2 to i6

ST_8: tmp_8_i_trn_cast [1/1] 0.00ns
.reset10:12  %tmp_8_i_trn_cast = zext i4 %c_i6_mid2 to i8

ST_8: tmp_4 [1/1] 0.00ns
.reset10:13  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2_mid2, i3 0)

ST_8: p_addr2_cast [1/1] 0.00ns
.reset10:14  %p_addr2_cast = zext i7 %tmp_4 to i8

ST_8: p_addr3 [1/1] 1.72ns
.reset10:15  %p_addr3 = add i8 %p_addr2_cast, %tmp_8_i_trn_cast

ST_8: tmp_5 [1/1] 0.00ns
.reset10:16  %tmp_5 = zext i8 %p_addr3 to i64

ST_8: buf_2d_out_addr [1/1] 0.00ns
.reset10:17  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_5

ST_8: buf_2d_out_load [2/2] 2.39ns
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: tmp_9_i [1/1] 1.72ns
.reset10:19  %tmp_9_i = add i6 %c_i6_cast2, %tmp_i5


 <State 9>: 4.78ns
ST_9: stg_75 [1/1] 0.00ns
.reset10:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @str2)

ST_9: empty_16 [1/1] 0.00ns
.reset10:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_9: stg_77 [1/1] 0.00ns
.reset10:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

ST_9: tmp_2_i [1/1] 0.00ns
.reset10:10  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

ST_9: stg_79 [1/1] 0.00ns
.reset10:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_9: buf_2d_out_load [1/2] 2.39ns
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_9: tmp_3_i [1/1] 0.00ns
.reset10:20  %tmp_3_i = zext i6 %tmp_9_i to i64

ST_9: output_addr [1/1] 0.00ns
.reset10:21  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_3_i

ST_9: stg_83 [1/1] 2.39ns
.reset10:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_9: empty_17 [1/1] 0.00ns
.reset10:23  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2_i) nounwind

ST_9: stg_85 [1/1] 0.00ns
.reset10:25  br label %2


 <State 10>: 0.00ns
ST_10: stg_86 [1/1] 0.00ns
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x3a31b20; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x3d43ea0; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x51a9350; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x210f780; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x210dfd0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3a2d510; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x39b4160; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3d386c0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3d42ab0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3afa520; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_11               (specbitsmap      ) [ 00000000000]
stg_12               (specbitsmap      ) [ 00000000000]
stg_13               (spectopmodule    ) [ 00000000000]
buf_2d_in            (alloca           ) [ 00111110000]
buf_2d_out           (alloca           ) [ 00111111110]
stg_16               (br               ) [ 01111000000]
indvar_flatten       (phi              ) [ 00100000000]
r_i                  (phi              ) [ 00110000000]
c_i                  (phi              ) [ 00100000000]
exitcond_flatten     (icmp             ) [ 00111000000]
indvar_flatten_next  (add              ) [ 01111000000]
stg_22               (br               ) [ 00000000000]
exitcond_i           (icmp             ) [ 00110000000]
c_i_mid2             (select           ) [ 00111000000]
c                    (add              ) [ 01111000000]
r                    (add              ) [ 00000000000]
r_i_mid2             (select           ) [ 01101000000]
tmp                  (trunc            ) [ 00000000000]
tmp_i                (bitconcatenate   ) [ 00000000000]
c_i_cast6            (zext             ) [ 00000000000]
tmp_5_i              (add              ) [ 00000000000]
tmp_6_i              (zext             ) [ 00000000000]
input_addr           (getelementptr    ) [ 00101000000]
stg_35               (specloopname     ) [ 00000000000]
empty                (speclooptripcount) [ 00000000000]
stg_37               (specloopname     ) [ 00000000000]
tmp_12_i             (specregionbegin  ) [ 00000000000]
stg_39               (specpipeline     ) [ 00000000000]
input_load           (load             ) [ 00000000000]
tmp_7_i_trn_cast     (zext             ) [ 00000000000]
tmp_1                (bitconcatenate   ) [ 00000000000]
p_addr_cast          (zext             ) [ 00000000000]
p_addr1              (add              ) [ 00000000000]
tmp_2                (zext             ) [ 00000000000]
buf_2d_in_addr       (getelementptr    ) [ 00000000000]
stg_47               (store            ) [ 00000000000]
empty_15             (specregionend    ) [ 00000000000]
stg_49               (br               ) [ 01111000000]
stg_51               (call             ) [ 00000000000]
stg_52               (br               ) [ 00000011110]
indvar_flatten1      (phi              ) [ 00000001000]
r_i2                 (phi              ) [ 00000001100]
c_i6                 (phi              ) [ 00000001000]
exitcond_flatten1    (icmp             ) [ 00000001110]
indvar_flatten_next1 (add              ) [ 00000011110]
stg_58               (br               ) [ 00000000000]
exitcond_i1          (icmp             ) [ 00000001100]
c_i6_mid2            (select           ) [ 00000001100]
c_1                  (add              ) [ 00000011110]
r_s                  (add              ) [ 00000000000]
r_i2_mid2            (select           ) [ 00000011010]
tmp_3                (trunc            ) [ 00000000000]
tmp_i5               (bitconcatenate   ) [ 00000000000]
c_i6_cast2           (zext             ) [ 00000000000]
tmp_8_i_trn_cast     (zext             ) [ 00000000000]
tmp_4                (bitconcatenate   ) [ 00000000000]
p_addr2_cast         (zext             ) [ 00000000000]
p_addr3              (add              ) [ 00000000000]
tmp_5                (zext             ) [ 00000000000]
buf_2d_out_addr      (getelementptr    ) [ 00000001010]
tmp_9_i              (add              ) [ 00000001010]
stg_75               (specloopname     ) [ 00000000000]
empty_16             (speclooptripcount) [ 00000000000]
stg_77               (specloopname     ) [ 00000000000]
tmp_2_i              (specregionbegin  ) [ 00000000000]
stg_79               (specpipeline     ) [ 00000000000]
buf_2d_out_load      (load             ) [ 00000000000]
tmp_3_i              (zext             ) [ 00000000000]
output_addr          (getelementptr    ) [ 00000000000]
stg_83               (store            ) [ 00000000000]
empty_17             (specregionend    ) [ 00000000000]
stg_85               (br               ) [ 00000011110]
stg_86               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="buf_2d_in_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="buf_2d_out_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="6" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="buf_2d_in_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="8" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="stg_47_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="6" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_47/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_2d_out_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/8 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="output_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="6" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="stg_83_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_83/9 "/>
</bind>
</comp>

<comp id="130" class="1005" name="indvar_flatten_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="1"/>
<pin id="132" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="r_i_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="1"/>
<pin id="143" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="r_i_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="4" slack="1"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="c_i_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="1"/>
<pin id="155" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="c_i_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="1"/>
<pin id="166" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/7 "/>
</bind>
</comp>

<comp id="175" class="1005" name="r_i2_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="r_i2_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="4" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/7 "/>
</bind>
</comp>

<comp id="187" class="1005" name="c_i6_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="1"/>
<pin id="189" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i6 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="c_i6_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i6/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_dct_2d_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="203" dir="0" index="3" bw="14" slack="0"/>
<pin id="204" dir="0" index="4" bw="15" slack="0"/>
<pin id="205" dir="0" index="5" bw="15" slack="0"/>
<pin id="206" dir="0" index="6" bw="15" slack="0"/>
<pin id="207" dir="0" index="7" bw="15" slack="0"/>
<pin id="208" dir="0" index="8" bw="15" slack="0"/>
<pin id="209" dir="0" index="9" bw="15" slack="0"/>
<pin id="210" dir="0" index="10" bw="15" slack="0"/>
<pin id="211" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_50/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="exitcond_flatten_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten_next_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="exitcond_i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="c_i_mid2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="c_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="r_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="r_i_mid2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="0" index="2" bw="4" slack="1"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i_mid2/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_i_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="0" index="2" bw="1" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="c_i_cast6_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_5_i_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="6" slack="0"/>
<pin id="284" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_6_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_i/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_7_i_trn_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="2"/>
<pin id="294" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_trn_cast/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="1"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_addr_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr_cast/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_addr1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="7" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="exitcond_flatten1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="indvar_flatten_next1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="exitcond_i1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="c_i6_mid2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="4" slack="0"/>
<pin id="339" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i6_mid2/7 "/>
</bind>
</comp>

<comp id="343" class="1004" name="c_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="r_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_s/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="r_i2_mid2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="4" slack="0"/>
<pin id="358" dir="0" index="2" bw="4" slack="1"/>
<pin id="359" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i2_mid2/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_i5_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="0" index="1" bw="3" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i5/8 "/>
</bind>
</comp>

<comp id="374" class="1004" name="c_i6_cast2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i6_cast2/8 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_8_i_trn_cast_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i_trn_cast/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_addr2_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_addr2_cast/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_addr3_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_9_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="6" slack="0"/>
<pin id="406" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9_i/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_3_i_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_i/9 "/>
</bind>
</comp>

<comp id="413" class="1005" name="exitcond_flatten_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="1"/>
<pin id="415" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="417" class="1005" name="indvar_flatten_next_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="0"/>
<pin id="419" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="422" class="1005" name="exitcond_i_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="427" class="1005" name="c_i_mid2_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i_mid2 "/>
</bind>
</comp>

<comp id="433" class="1005" name="c_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="438" class="1005" name="r_i_mid2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="4" slack="1"/>
<pin id="440" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i_mid2 "/>
</bind>
</comp>

<comp id="444" class="1005" name="input_addr_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="1"/>
<pin id="446" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="449" class="1005" name="exitcond_flatten1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="1"/>
<pin id="451" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="indvar_flatten_next1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="exitcond_i1_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_i1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="c_i6_mid2_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="1"/>
<pin id="465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i6_mid2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="c_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="4" slack="0"/>
<pin id="471" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="r_i2_mid2_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2_mid2 "/>
</bind>
</comp>

<comp id="479" class="1005" name="buf_2d_out_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="1"/>
<pin id="481" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_9_i_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="6" slack="1"/>
<pin id="486" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="89" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="105"><net_src comp="94" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="106" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="112" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="199" pin=3"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="199" pin=4"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="199" pin=5"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="199" pin=6"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="199" pin=7"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="199" pin=8"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="199" pin=9"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="199" pin=10"/></net>

<net id="225"><net_src comp="134" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="134" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="157" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="157" pin="4"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="141" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="141" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="269"><net_src comp="259" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="270" pin="3"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="300"><net_src comp="64" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="42" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="292" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="321"><net_src comp="168" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="32" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="168" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="191" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="36" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="329" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="30" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="191" pin="4"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="335" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="38" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="175" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="38" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="360"><net_src comp="349" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="175" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="355" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="385"><net_src comp="64" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="355" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="377" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="407"><net_src comp="374" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="366" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="409" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="416"><net_src comp="221" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="227" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="425"><net_src comp="233" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="430"><net_src comp="239" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="436"><net_src comp="247" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="441"><net_src comp="259" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="447"><net_src comp="82" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="452"><net_src comp="317" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="323" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="461"><net_src comp="329" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="466"><net_src comp="335" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="472"><net_src comp="343" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="477"><net_src comp="355" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="482"><net_src comp="106" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="487"><net_src comp="403" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="409" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_22 : 2
		exitcond_i : 1
		c_i_mid2 : 2
		c : 3
	State 3
		r_i_mid2 : 1
		tmp : 2
		tmp_i : 3
		tmp_5_i : 4
		tmp_6_i : 5
		input_addr : 6
		input_load : 7
	State 4
		p_addr_cast : 1
		p_addr1 : 2
		tmp_2 : 3
		buf_2d_in_addr : 4
		stg_47 : 5
		empty_15 : 1
	State 5
	State 6
	State 7
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_58 : 2
		exitcond_i1 : 1
		c_i6_mid2 : 2
		c_1 : 3
	State 8
		r_i2_mid2 : 1
		tmp_3 : 2
		tmp_i5 : 3
		tmp_4 : 2
		p_addr2_cast : 3
		p_addr3 : 4
		tmp_5 : 5
		buf_2d_out_addr : 6
		buf_2d_out_load : 7
		tmp_9_i : 4
	State 9
		output_addr : 1
		stg_83 : 2
		empty_17 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_dct_2d_fu_199      |    3    |    6    |  30.365 |   796   |   386   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |  indvar_flatten_next_fu_227 |    0    |    0    |    0    |    0    |    7    |
|          |           c_fu_247          |    0    |    0    |    0    |    0    |    4    |
|          |           r_fu_253          |    0    |    0    |    0    |    0    |    4    |
|          |        tmp_5_i_fu_281       |    0    |    0    |    0    |    0    |    6    |
|    add   |        p_addr1_fu_306       |    0    |    0    |    0    |    0    |    7    |
|          | indvar_flatten_next1_fu_323 |    0    |    0    |    0    |    0    |    7    |
|          |          c_1_fu_343         |    0    |    0    |    0    |    0    |    4    |
|          |          r_s_fu_349         |    0    |    0    |    0    |    0    |    4    |
|          |        p_addr3_fu_392       |    0    |    0    |    0    |    0    |    7    |
|          |        tmp_9_i_fu_403       |    0    |    0    |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |   exitcond_flatten_fu_221   |    0    |    0    |    0    |    0    |    7    |
|   icmp   |      exitcond_i_fu_233      |    0    |    0    |    0    |    0    |    4    |
|          |   exitcond_flatten1_fu_317  |    0    |    0    |    0    |    0    |    7    |
|          |      exitcond_i1_fu_329     |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_mid2_fu_239       |    0    |    0    |    0    |    0    |    4    |
|  select  |       r_i_mid2_fu_259       |    0    |    0    |    0    |    0    |    4    |
|          |       c_i6_mid2_fu_335      |    0    |    0    |    0    |    0    |    4    |
|          |       r_i2_mid2_fu_355      |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   trunc  |          tmp_fu_266         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_362        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |         tmp_i_fu_270        |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_1_fu_295        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_i5_fu_366        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_4_fu_380        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_cast6_fu_278      |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_6_i_fu_287       |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_7_i_trn_cast_fu_292   |    0    |    0    |    0    |    0    |    0    |
|          |      p_addr_cast_fu_302     |    0    |    0    |    0    |    0    |    0    |
|   zext   |         tmp_2_fu_312        |    0    |    0    |    0    |    0    |    0    |
|          |      c_i6_cast2_fu_374      |    0    |    0    |    0    |    0    |    0    |
|          |   tmp_8_i_trn_cast_fu_377   |    0    |    0    |    0    |    0    |    0    |
|          |     p_addr2_cast_fu_388     |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_5_fu_398        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_3_i_fu_409       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    3    |    6    |  30.365 |   796   |   480   |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|    buf_2d_in    |    1   |    0   |    0   |
|    buf_2d_out   |    1   |    0   |    0   |
|dct_coeff_table_0|    1   |    -   |    -   |
|dct_coeff_table_1|    1   |    -   |    -   |
|dct_coeff_table_2|    1   |    -   |    -   |
|dct_coeff_table_3|    1   |    -   |    -   |
|dct_coeff_table_4|    1   |    -   |    -   |
|dct_coeff_table_5|    1   |    -   |    -   |
|dct_coeff_table_6|    1   |    -   |    -   |
|dct_coeff_table_7|    1   |    -   |    -   |
+-----------------+--------+--------+--------+
|      Total      |   10   |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   buf_2d_out_addr_reg_479  |    6   |
|         c_1_reg_469        |    4   |
|      c_i6_mid2_reg_463     |    4   |
|        c_i6_reg_187        |    4   |
|      c_i_mid2_reg_427      |    4   |
|         c_i_reg_153        |    4   |
|          c_reg_433         |    4   |
|  exitcond_flatten1_reg_449 |    1   |
|  exitcond_flatten_reg_413  |    1   |
|     exitcond_i1_reg_458    |    1   |
|     exitcond_i_reg_422     |    1   |
|   indvar_flatten1_reg_164  |    7   |
|indvar_flatten_next1_reg_453|    7   |
| indvar_flatten_next_reg_417|    7   |
|   indvar_flatten_reg_130   |    7   |
|     input_addr_reg_444     |    6   |
|      r_i2_mid2_reg_474     |    4   |
|        r_i2_reg_175        |    4   |
|      r_i_mid2_reg_438      |    4   |
|         r_i_reg_141        |    4   |
|       tmp_9_i_reg_484      |    6   |
+----------------------------+--------+
|            Total           |   90   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_112 |  p0  |   2  |   6  |   12   ||    6    |
|    r_i_reg_141    |  p0  |   2  |   4  |    8   ||    4    |
|    r_i2_reg_175   |  p0  |   2  |   4  |    8   ||    4    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  5.027  ||    20   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    6   |   30   |   796  |   480  |
|   Memory  |   10   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   20   |
|  Register |    -   |    -   |    -   |   90   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   13   |    6   |   35   |   886  |   500  |
+-----------+--------+--------+--------+--------+--------+
