# Microsemi Corp.
# Date: 2023-Oct-17 19:53:55
# This file was generated based on the following SDC source files:
#   X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project2/Module1/SmartTimeTutorial/Shifter/Shifter/constraint/user.sdc
#

create_clock -name {clk} -period 10 -waveform {0 5 } [ get_ports { clk } ]
