NDS Database:  version I.31

NDS_INFO | xbr | 2C256100 | XC2C256-6-VQ100

DEVICE | 2C256 | 2C256100 | 

NETWORK | CPLD | 0 | 0 | 1073758214

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_D<0>_II | CPLD_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_D<0> | 551 | PI | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_D<0>_II/UIM | 580 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<0>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_D<1>_II | CPLD_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_D<1> | 552 | PI | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_D<1>_II/UIM | 587 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<1>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_D<2>_II | CPLD_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_D<2> | 553 | PI | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_D<2>_II/UIM | 594 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<2>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_D<3>_II | CPLD_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_D<3> | 554 | PI | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_D<3>_II/UIM | 601 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<3>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_D<4>_II | CPLD_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_D<4> | 555 | PI | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_D<4>_II/UIM | 608 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<4>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_D<5>_II | CPLD_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_D<5> | 556 | PI | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_D<5>_II/UIM | 615 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<5>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_D<6>_II | CPLD_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_D<6> | 557 | PI | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_D<6>_II/UIM | 622 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<6>_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | FPGA_D<7>_II | CPLD_COPY_0_COPY_0 | 16 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | FPGA_D<7> | 558 | PI | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | FPGA_D<7>_II/UIM | 629 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<7>_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | FPGA_MOSI_MC | CPLD_COPY_0_COPY_0 | 0 | 0 | 2
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_MOSI_MC.Q | 564 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | FPGA_MOSI_MC.Q | FPGA_MOSI_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_MOSI_MC.OE | 566 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | FPGA_MOSI_MC.BUFOE.OUT | FPGA_MOSI_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_MOSI_MC.SI | FPGA_MOSI_MC | 0 | 0 | 3
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_MOSI_MC.D1 | 561 | ? | 0 | 0 | FPGA_MOSI_MC | NULL | NULL | FPGA_MOSI_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_MOSI_MC.D2 | 560 | ? | 0 | 0 | FPGA_MOSI_MC | NULL | NULL | FPGA_MOSI_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST
SIGNAL | NODE | FPGA_MOSI_MC.TRST | 562 | ? | 0 | 2048 | FPGA_MOSI_MC | NULL | NULL | FPGA_MOSI_MC.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FPGA_MOSI_MC.REG | FPGA_MOSI_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_MOSI_MC.D | 559 | ? | 0 | 0 | FPGA_MOSI_MC | NULL | NULL | FPGA_MOSI_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_MOSI_MC.Q | 563 | ? | 0 | 0 | FPGA_MOSI_MC | NULL | NULL | FPGA_MOSI_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_MOSI_MC.BUFOE | FPGA_MOSI_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FPGA_MOSI_MC.TRST | 562 | ? | 0 | 2048 | FPGA_MOSI_MC | NULL | NULL | FPGA_MOSI_MC.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_MOSI_MC.BUFOE.OUT | 565 | ? | 0 | 0 | FPGA_MOSI_MC | NULL | NULL | FPGA_MOSI_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | FPGA_MOSI | CPLD_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_MOSI_MC.Q | 564 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | FPGA_MOSI_MC.Q | FPGA_MOSI_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_MOSI_MC.OE | 566 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | FPGA_MOSI_MC.BUFOE.OUT | FPGA_MOSI_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_MOSI | 567 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_MOSI | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | FPGA_cclk_MC | CPLD_COPY_0_COPY_0 | 0 | 0 | 2
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | FPGA_cclk_MC.Q | 573 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | FPGA_cclk_MC.Q | FPGA_cclk_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 2 | 0 | MC_OE
NODE | FPGA_cclk_MC.OE | 575 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | FPGA_cclk_MC.BUFOE.OUT | FPGA_cclk_MC | 2 | 0 | MC_OE

SIGNAL_INSTANCE | FPGA_cclk_MC.SI | FPGA_cclk_MC | 0 | 0 | 3
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | FPGA_cclk_MC.D1 | 570 | ? | 0 | 0 | FPGA_cclk_MC | NULL | NULL | FPGA_cclk_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | FPGA_cclk_MC.D2 | 569 | ? | 0 | 0 | FPGA_cclk_MC | NULL | NULL | FPGA_cclk_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 4 | 9 | MC_SI_TRST
SIGNAL | NODE | FPGA_cclk_MC.TRST | 571 | ? | 0 | 2048 | FPGA_cclk_MC | NULL | NULL | FPGA_cclk_MC.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | FPGA_cclk_MC.REG | FPGA_cclk_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | FPGA_cclk_MC.D | 568 | ? | 0 | 0 | FPGA_cclk_MC | NULL | NULL | FPGA_cclk_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | FPGA_cclk_MC.Q | 572 | ? | 0 | 0 | FPGA_cclk_MC | NULL | NULL | FPGA_cclk_MC.REG | 0 | 8 | SRFF_Q

BUF_INSTANCE | FPGA_cclk_MC.BUFOE | FPGA_cclk_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 10 | CTOR_UNKNOWN
SIGNAL | NODE | FPGA_cclk_MC.TRST | 571 | ? | 0 | 2048 | FPGA_cclk_MC | NULL | NULL | FPGA_cclk_MC.SI | 4 | 9 | MC_SI_TRST
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 0 | 10 | BUF_OUT
NODE | FPGA_cclk_MC.BUFOE.OUT | 574 | ? | 0 | 0 | FPGA_cclk_MC | NULL | NULL | FPGA_cclk_MC.BUFOE | 0 | 10 | BUF_OUT

OUTPUT_INSTANCE | 0 | FPGA_cclk | CPLD_COPY_0_COPY_0 | 7 | 2 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | FPGA_cclk_MC.Q | 573 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | FPGA_cclk_MC.Q | FPGA_cclk_MC | 0 | 0 | MC_Q
INPUT_NODE_TYPE | 2 | 6 | OI_OE
NODE | FPGA_cclk_MC.OE | 575 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | FPGA_cclk_MC.BUFOE.OUT | FPGA_cclk_MC | 2 | 0 | MC_OE
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | FPGA_cclk | 576 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_cclk | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<1>_MC | CPLD_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<0>_II/UIM | 580 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<1>_MC.Q | 582 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<1>_MC.Q | LEDs<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<1>_MC.SI | LEDs<1>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<0>_II/UIM | 580 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<0>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<1>_MC.D1 | 578 | ? | 0 | 0 | LEDs<1>_MC | NULL | NULL | LEDs<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | FPGA_D<0>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<1>_MC.D2 | 579 | ? | 0 | 0 | LEDs<1>_MC | NULL | NULL | LEDs<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<1>_MC.REG | LEDs<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<1>_MC.D | 577 | ? | 0 | 0 | LEDs<1>_MC | NULL | NULL | LEDs<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<1>_MC.Q | 581 | ? | 0 | 0 | LEDs<1>_MC | NULL | NULL | LEDs<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<1> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<1>_MC.Q | 582 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<1>_MC.Q | LEDs<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<1> | 583 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | LEDs<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<2>_MC | CPLD_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<1>_II/UIM | 587 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<2>_MC.Q | 589 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<2>_MC.Q | LEDs<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<2>_MC.SI | LEDs<2>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<1>_II/UIM | 587 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<1>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<2>_MC.D1 | 585 | ? | 0 | 0 | LEDs<2>_MC | NULL | NULL | LEDs<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | FPGA_D<1>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<2>_MC.D2 | 586 | ? | 0 | 0 | LEDs<2>_MC | NULL | NULL | LEDs<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<2>_MC.REG | LEDs<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<2>_MC.D | 584 | ? | 0 | 0 | LEDs<2>_MC | NULL | NULL | LEDs<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<2>_MC.Q | 588 | ? | 0 | 0 | LEDs<2>_MC | NULL | NULL | LEDs<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<2> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<2>_MC.Q | 589 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<2>_MC.Q | LEDs<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<2> | 590 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | LEDs<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<3>_MC | CPLD_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<2>_II/UIM | 594 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<3>_MC.Q | 596 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<3>_MC.Q | LEDs<3>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<3>_MC.SI | LEDs<3>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<2>_II/UIM | 594 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<2>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<3>_MC.D1 | 592 | ? | 0 | 0 | LEDs<3>_MC | NULL | NULL | LEDs<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | FPGA_D<2>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<3>_MC.D2 | 593 | ? | 0 | 0 | LEDs<3>_MC | NULL | NULL | LEDs<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<3>_MC.REG | LEDs<3>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<3>_MC.D | 591 | ? | 0 | 0 | LEDs<3>_MC | NULL | NULL | LEDs<3>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<3>_MC.Q | 595 | ? | 0 | 0 | LEDs<3>_MC | NULL | NULL | LEDs<3>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<3> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<3>_MC.Q | 596 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<3>_MC.Q | LEDs<3>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<3> | 597 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | LEDs<3> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<4>_MC | CPLD_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<3>_II/UIM | 601 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<3>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<4>_MC.Q | 603 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<4>_MC.Q | LEDs<4>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<4>_MC.SI | LEDs<4>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<3>_II/UIM | 601 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<3>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<4>_MC.D1 | 599 | ? | 0 | 0 | LEDs<4>_MC | NULL | NULL | LEDs<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | FPGA_D<3>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<4>_MC.D2 | 600 | ? | 0 | 0 | LEDs<4>_MC | NULL | NULL | LEDs<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<4>_MC.REG | LEDs<4>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<4>_MC.D | 598 | ? | 0 | 0 | LEDs<4>_MC | NULL | NULL | LEDs<4>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<4>_MC.Q | 602 | ? | 0 | 0 | LEDs<4>_MC | NULL | NULL | LEDs<4>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<4> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<4>_MC.Q | 603 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<4>_MC.Q | LEDs<4>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<4> | 604 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | LEDs<4> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<5>_MC | CPLD_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<4>_II/UIM | 608 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<4>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<5>_MC.Q | 610 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<5>_MC.Q | LEDs<5>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<5>_MC.SI | LEDs<5>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<4>_II/UIM | 608 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<4>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<5>_MC.D1 | 606 | ? | 0 | 0 | LEDs<5>_MC | NULL | NULL | LEDs<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | FPGA_D<4>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<5>_MC.D2 | 607 | ? | 0 | 0 | LEDs<5>_MC | NULL | NULL | LEDs<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<5>_MC.REG | LEDs<5>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<5>_MC.D | 605 | ? | 0 | 0 | LEDs<5>_MC | NULL | NULL | LEDs<5>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<5>_MC.Q | 609 | ? | 0 | 0 | LEDs<5>_MC | NULL | NULL | LEDs<5>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<5> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<5>_MC.Q | 610 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<5>_MC.Q | LEDs<5>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<5> | 611 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | LEDs<5> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<6>_MC | CPLD_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<5>_II/UIM | 615 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<5>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<6>_MC.Q | 617 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<6>_MC.Q | LEDs<6>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<6>_MC.SI | LEDs<6>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<5>_II/UIM | 615 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<5>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<6>_MC.D1 | 613 | ? | 0 | 0 | LEDs<6>_MC | NULL | NULL | LEDs<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | FPGA_D<5>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<6>_MC.D2 | 614 | ? | 0 | 0 | LEDs<6>_MC | NULL | NULL | LEDs<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<6>_MC.REG | LEDs<6>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<6>_MC.D | 612 | ? | 0 | 0 | LEDs<6>_MC | NULL | NULL | LEDs<6>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<6>_MC.Q | 616 | ? | 0 | 0 | LEDs<6>_MC | NULL | NULL | LEDs<6>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<6> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<6>_MC.Q | 617 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<6>_MC.Q | LEDs<6>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<6> | 618 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | LEDs<6> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<7>_MC | CPLD_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<6>_II/UIM | 622 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<6>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<7>_MC.Q | 624 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<7>_MC.Q | LEDs<7>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<7>_MC.SI | LEDs<7>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<6>_II/UIM | 622 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<6>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<7>_MC.D1 | 620 | ? | 0 | 0 | LEDs<7>_MC | NULL | NULL | LEDs<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | FPGA_D<6>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<7>_MC.D2 | 621 | ? | 0 | 0 | LEDs<7>_MC | NULL | NULL | LEDs<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<7>_MC.REG | LEDs<7>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<7>_MC.D | 619 | ? | 0 | 0 | LEDs<7>_MC | NULL | NULL | LEDs<7>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<7>_MC.Q | 623 | ? | 0 | 0 | LEDs<7>_MC | NULL | NULL | LEDs<7>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<7> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<7>_MC.Q | 624 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<7>_MC.Q | LEDs<7>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<7> | 625 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | LEDs<7> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | LEDs<8>_MC | CPLD_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<7>_II/UIM | 629 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<7>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | LEDs<8>_MC.Q | 631 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<8>_MC.Q | LEDs<8>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | LEDs<8>_MC.SI | LEDs<8>_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | FPGA_D<7>_II/UIM | 629 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | FPGA_D<7>_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | LEDs<8>_MC.D1 | 627 | ? | 0 | 0 | LEDs<8>_MC | NULL | NULL | LEDs<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | FPGA_D<7>_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | LEDs<8>_MC.D2 | 628 | ? | 0 | 0 | LEDs<8>_MC | NULL | NULL | LEDs<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | LEDs<8>_MC.REG | LEDs<8>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | LEDs<8>_MC.D | 626 | ? | 0 | 0 | LEDs<8>_MC | NULL | NULL | LEDs<8>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | LEDs<8>_MC.Q | 630 | ? | 0 | 0 | LEDs<8>_MC | NULL | NULL | LEDs<8>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | LEDs<8> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | LEDs<8>_MC.Q | 631 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | LEDs<8>_MC.Q | LEDs<8>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | LEDs<8> | 632 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | LEDs<8> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | Mode<0>_MC | CPLD_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Mode<0>_MC.Q | 637 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Mode<0>_MC.Q | Mode<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Mode<0>_MC.SI | Mode<0>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Mode<0>_MC.D1 | 635 | ? | 0 | 0 | Mode<0>_MC | NULL | NULL | Mode<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Mode<0>_MC.D2 | 634 | ? | 0 | 0 | Mode<0>_MC | NULL | NULL | Mode<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Mode<0>_MC.REG | Mode<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Mode<0>_MC.D | 633 | ? | 0 | 0 | Mode<0>_MC | NULL | NULL | Mode<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Mode<0>_MC.Q | 636 | ? | 0 | 0 | Mode<0>_MC | NULL | NULL | Mode<0>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Mode<0> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Mode<0>_MC.Q | 637 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Mode<0>_MC.Q | Mode<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Mode<0> | 638 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | Mode<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Mode<1>_MC | CPLD_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Mode<1>_MC.Q | 643 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Mode<1>_MC.Q | Mode<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Mode<1>_MC.SI | Mode<1>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Mode<1>_MC.D1 | 641 | ? | 0 | 0 | Mode<1>_MC | NULL | NULL | Mode<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Mode<1>_MC.D2 | 640 | ? | 0 | 0 | Mode<1>_MC | NULL | NULL | Mode<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Mode<1>_MC.REG | Mode<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Mode<1>_MC.D | 639 | ? | 0 | 0 | Mode<1>_MC | NULL | NULL | Mode<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Mode<1>_MC.Q | 642 | ? | 0 | 0 | Mode<1>_MC | NULL | NULL | Mode<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Mode<1> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Mode<1>_MC.Q | 643 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Mode<1>_MC.Q | Mode<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Mode<1> | 644 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | Mode<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | Mode<2>_MC | CPLD_COPY_0_COPY_0 | 0 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Mode<2>_MC.Q | 649 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Mode<2>_MC.Q | Mode<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Mode<2>_MC.SI | Mode<2>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Mode<2>_MC.D1 | 647 | ? | 0 | 0 | Mode<2>_MC | NULL | NULL | Mode<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Mode<2>_MC.D2 | 646 | ? | 0 | 0 | Mode<2>_MC | NULL | NULL | Mode<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Mode<2>_MC.REG | Mode<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Mode<2>_MC.D | 645 | ? | 0 | 0 | Mode<2>_MC | NULL | NULL | Mode<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Mode<2>_MC.Q | 648 | ? | 0 | 0 | Mode<2>_MC | NULL | NULL | Mode<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Mode<2> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Mode<2>_MC.Q | 649 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Mode<2>_MC.Q | Mode<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Mode<2> | 650 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | Mode<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | Variant<0>_MC | CPLD_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Variant<0>_MC.Q | 655 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Variant<0>_MC.Q | Variant<0>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Variant<0>_MC.SI | Variant<0>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Variant<0>_MC.D1 | 653 | ? | 0 | 0 | Variant<0>_MC | NULL | NULL | Variant<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Variant<0>_MC.D2 | 652 | ? | 0 | 0 | Variant<0>_MC | NULL | NULL | Variant<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Variant<0>_MC.REG | Variant<0>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Variant<0>_MC.D | 651 | ? | 0 | 0 | Variant<0>_MC | NULL | NULL | Variant<0>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Variant<0>_MC.Q | 654 | ? | 0 | 0 | Variant<0>_MC | NULL | NULL | Variant<0>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Variant<0> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Variant<0>_MC.Q | 655 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Variant<0>_MC.Q | Variant<0>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Variant<0> | 656 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | Variant<0> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | Variant<1>_MC | CPLD_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Variant<1>_MC.Q | 661 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Variant<1>_MC.Q | Variant<1>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Variant<1>_MC.SI | Variant<1>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Variant<1>_MC.D1 | 659 | ? | 0 | 0 | Variant<1>_MC | NULL | NULL | Variant<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Variant<1>_MC.D2 | 658 | ? | 0 | 0 | Variant<1>_MC | NULL | NULL | Variant<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Variant<1>_MC.REG | Variant<1>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Variant<1>_MC.D | 657 | ? | 0 | 0 | Variant<1>_MC | NULL | NULL | Variant<1>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Variant<1>_MC.Q | 660 | ? | 0 | 0 | Variant<1>_MC | NULL | NULL | Variant<1>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Variant<1> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Variant<1>_MC.Q | 661 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Variant<1>_MC.Q | Variant<1>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Variant<1> | 662 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | Variant<1> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | Variant<2>_MC | CPLD_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | Variant<2>_MC.Q | 667 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Variant<2>_MC.Q | Variant<2>_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | Variant<2>_MC.SI | Variant<2>_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | Variant<2>_MC.D1 | 665 | ? | 0 | 0 | Variant<2>_MC | NULL | NULL | Variant<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | Variant<2>_MC.D2 | 664 | ? | 0 | 0 | Variant<2>_MC | NULL | NULL | Variant<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | Variant<2>_MC.REG | Variant<2>_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | Variant<2>_MC.D | 663 | ? | 0 | 0 | Variant<2>_MC | NULL | NULL | Variant<2>_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | Variant<2>_MC.Q | 666 | ? | 0 | 0 | Variant<2>_MC | NULL | NULL | Variant<2>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | Variant<2> | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | Variant<2>_MC.Q | 667 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | Variant<2>_MC.Q | Variant<2>_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | Variant<2> | 668 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | Variant<2> | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | mclk_ce_MC | CPLD_COPY_0_COPY_0 | 256 | 0 | 1
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | mclk_ce_MC.Q | 673 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | mclk_ce_MC.Q | mclk_ce_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | mclk_ce_MC.SI | mclk_ce_MC | 0 | 0 | 2
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | mclk_ce_MC.D1 | 671 | ? | 0 | 0 | mclk_ce_MC | NULL | NULL | mclk_ce_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | mclk_ce_MC.D2 | 670 | ? | 0 | 0 | mclk_ce_MC | NULL | NULL | mclk_ce_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | mclk_ce_MC.REG | mclk_ce_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | mclk_ce_MC.D | 669 | ? | 0 | 0 | mclk_ce_MC | NULL | NULL | mclk_ce_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | mclk_ce_MC.Q | 672 | ? | 0 | 0 | mclk_ce_MC | NULL | NULL | mclk_ce_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | mclk_ce | CPLD_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | mclk_ce_MC.Q | 673 | ? | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | mclk_ce_MC.Q | mclk_ce_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | mclk_ce | 674 | PO | 0 | 0 | CPLD_COPY_0_COPY_0 | NULL | NULL | mclk_ce | 0 | 6 | OI_OUT

FB_INSTANCE | FOOBAR1_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 3 | LEDs<1>_MC | 1 | NULL | 0 | LEDs<1> | 1 | 99 | 51200
FBPIN | 6 | FPGA_cclk_MC | 1 | NULL | 0 | FPGA_cclk | 1 | 97 | 49152
FBPIN | 12 | LEDs<2>_MC | 1 | NULL | 0 | LEDs<2> | 1 | 96 | 49152
FBPIN | 13 | LEDs<3>_MC | 1 | NULL | 0 | LEDs<3> | 1 | 95 | 49152
FBPIN | 14 | LEDs<4>_MC | 1 | NULL | 0 | LEDs<4> | 1 | 94 | 49152

FB_INSTANCE | FOOBAR2_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | LEDs<5>_MC | 1 | NULL | 0 | LEDs<5> | 1 | 1 | 53248
FBPIN | 3 | LEDs<6>_MC | 1 | NULL | 0 | LEDs<6> | 1 | 2 | 53248
FBPIN | 5 | LEDs<7>_MC | 1 | NULL | 0 | LEDs<7> | 1 | 3 | 53248
FBPIN | 12 | LEDs<8>_MC | 1 | NULL | 0 | LEDs<8> | 1 | 4 | 53248

FB_INSTANCE | FOOBAR3_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR4_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR5_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR6_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 16 | Variant<0>_MC | 1 | NULL | 0 | Variant<0> | 1 | 30 | 49152

FB_INSTANCE | FOOBAR7_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR8_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 11 | Variant<1>_MC | 1 | NULL | 0 | Variant<1> | 1 | 33 | 49152
FBPIN | 12 | Variant<2>_MC | 1 | NULL | 0 | Variant<2> | 1 | 34 | 49152
FBPIN | 13 | NULL | 0 | FPGA_D<0>_II | 1 | NULL | 0 | 35 | 49152
FBPIN | 14 | Mode<0>_MC | 1 | NULL | 0 | Mode<0> | 1 | 36 | 49152

FB_INSTANCE | FOOBAR9_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | NULL | 0 | FPGA_D<4>_II | 1 | NULL | 0 | 78 | 49152
FBPIN | 2 | NULL | 0 | FPGA_D<5>_II | 1 | NULL | 0 | 79 | 49152
FBPIN | 6 | NULL | 0 | FPGA_D<6>_II | 1 | NULL | 0 | 81 | 49152

FB_INSTANCE | FOOBAR10_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | NULL | 0 | FPGA_D<3>_II | 1 | NULL | 0 | 77 | 49152
FBPIN | 12 | mclk_ce_MC | 1 | NULL | 0 | mclk_ce | 1 | 70 | 49152

FB_INSTANCE | FOOBAR11_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 14 | NULL | 0 | FPGA_D<7>_II | 1 | NULL | 0 | 89 | 49152

FB_INSTANCE | FOOBAR12_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR13_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR14_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 3 | FPGA_MOSI_MC | 1 | NULL | 0 | FPGA_MOSI | 1 | 50 | 49152

FB_INSTANCE | FOOBAR15_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

FB_INSTANCE | FOOBAR16_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 6 | Mode<2>_MC | 1 | NULL | 0 | Mode<2> | 1 | 42 | 49152
FBPIN | 11 | NULL | 0 | FPGA_D<2>_II | 1 | NULL | 0 | 41 | 49152
FBPIN | 12 | NULL | 0 | FPGA_D<1>_II | 1 | NULL | 0 | 40 | 49152
FBPIN | 13 | Mode<1>_MC | 1 | NULL | 0 | Mode<1> | 1 | 39 | 49152

FB_INSTANCE | INPUTPINS_FOOBAR17_ | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR5_ | FOOBAR5__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR6_ | FOOBAR6__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR7_ | FOOBAR7__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR8_ | FOOBAR8__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR9_ | FOOBAR9__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR10_ | FOOBAR10__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR11_ | FOOBAR11__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR12_ | FOOBAR12__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR13_ | FOOBAR13__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR14_ | FOOBAR14__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR15_ | FOOBAR15__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR16_ | FOOBAR16__ctinst | CPLD_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 4
PLA_TERM | 16 | 
SPPTERM | 1 | IV_FALSE | FPGA_D<0>_II/UIM
PLA_TERM | 43 | 
SPPTERM | 1 | IV_FALSE | FPGA_D<1>_II/UIM
PLA_TERM | 46 | 
SPPTERM | 1 | IV_FALSE | FPGA_D<2>_II/UIM
PLA_TERM | 49 | 
SPPTERM | 1 | IV_FALSE | FPGA_D<3>_II/UIM

PLA | FOOBAR2_ | 4
PLA_TERM | 10 | 
SPPTERM | 1 | IV_FALSE | FPGA_D<4>_II/UIM
PLA_TERM | 16 | 
SPPTERM | 1 | IV_FALSE | FPGA_D<5>_II/UIM
PLA_TERM | 22 | 
SPPTERM | 1 | IV_FALSE | FPGA_D<6>_II/UIM
PLA_TERM | 43 | 
SPPTERM | 1 | IV_FALSE | FPGA_D<7>_II/UIM

BUSINFO | FPGA_D<7:0> | 8 | 0 | 0 | FPGA_D<0> | 7 | FPGA_D<1> | 6 | FPGA_D<2> | 5 | FPGA_D<3> | 4 | FPGA_D<4> | 3 | FPGA_D<5> | 2 | FPGA_D<6> | 1 | FPGA_D<7> | 0
BUSINFO | LEDS<8:1> | 8 | 0 | 1 | LEDs<1> | 7 | LEDs<2> | 6 | LEDs<3> | 5 | LEDs<4> | 4 | LEDs<5> | 3 | LEDs<6> | 2 | LEDs<7> | 1 | LEDs<8> | 0
BUSINFO | MODE<2:0> | 3 | 0 | 1 | Mode<0> | 2 | Mode<1> | 1 | Mode<2> | 0
BUSINFO | VARIANT<2:0> | 3 | 0 | 1 | Variant<0> | 2 | Variant<1> | 1 | Variant<2> | 0

IOSTD | LVCMOS18
FPGA_D<0> | LVCMOS18
FPGA_D<1> | LVCMOS18
FPGA_D<2> | LVCMOS18
FPGA_D<3> | LVCMOS18
FPGA_D<4> | LVCMOS18
FPGA_D<5> | LVCMOS18
FPGA_D<6> | LVCMOS18
FPGA_D<7> | LVCMOS18
FPGA_MOSI | LVCMOS18
FPGA_cclk | LVCMOS18
LEDs<1> | LVCMOS18
LEDs<2> | LVCMOS18
LEDs<3> | LVCMOS18
LEDs<4> | LVCMOS18
LEDs<5> | LVCMOS18
LEDs<6> | LVCMOS18
LEDs<7> | LVCMOS18
LEDs<8> | LVCMOS18
Mode<0> | LVCMOS18
Mode<1> | LVCMOS18
Mode<2> | LVCMOS18
Variant<0> | LVCMOS18
Variant<1> | LVCMOS18
Variant<2> | LVCMOS18
mclk_ce | LVCMOS18

FB_ORDER_OF_INPUTS | FOOBAR1_ | 1 | FPGA_D<3> | 77 | 4 | FPGA_D<2> | 41 | 5 | FPGA_D<0> | 35 | 6 | FPGA_D<1> | 40

FB_IMUX_INDEX | FOOBAR1_ | -1 | 102 | -1 | -1 | 178 | 86 | 179 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 2 | FPGA_D<7> | 89 | 4 | FPGA_D<5> | 79 | 10 | FPGA_D<4> | 78 | 16 | FPGA_D<6> | 81

FB_IMUX_INDEX | FOOBAR2_ | -1 | -1 | 123 | -1 | 91 | -1 | -1 | -1 | -1 | -1 | 90 | -1 | -1 | -1 | -1 | -1 | 95 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


