
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_project/SOI_PUF_k2468/ip_repo/chaotic_puf_8lines_64stages_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/FPGA_project/SOI_PUF_k2468/ip_repo/puf_wrapper_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_chaotic_puf_4lines_64stages_0_5/design_1_chaotic_puf_4lines_64stages_0_5.dcp' for cell 'design_1_i/chaotic_puf_4lines_64stages_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_chaotic_puf_4lines_64stages_0_6/design_1_chaotic_puf_4lines_64stages_0_6.dcp' for cell 'design_1_i/chaotic_puf_4lines_64stages_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_chaotic_puf_4lines_64stages_0_7/design_1_chaotic_puf_4lines_64stages_0_7.dcp' for cell 'design_1_i/chaotic_puf_4lines_64stages_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_chaotic_puf_4lines_64stages_0_8/design_1_chaotic_puf_4lines_64stages_0_8.dcp' for cell 'design_1_i/chaotic_puf_4lines_64stages_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_chaotic_puf_8lines_64stages_0_1/design_1_chaotic_puf_8lines_64stages_0_1.dcp' for cell 'design_1_i/chaotic_puf_8lines_64stages_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_chaotic_puf_8lines_64stages_0_2/design_1_chaotic_puf_8lines_64stages_0_2.dcp' for cell 'design_1_i/chaotic_puf_8lines_64stages_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_chaotic_puf_8lines_64stages_0_3/design_1_chaotic_puf_8lines_64stages_0_3.dcp' for cell 'design_1_i/chaotic_puf_8lines_64stages_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_chaotic_puf_8lines_64stages_0_4/design_1_chaotic_puf_8lines_64stages_0_4.dcp' for cell 'design_1_i/chaotic_puf_8lines_64stages_3'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/constrs_2/imports/xdc/basic.xdc]
Finished Parsing XDC File [D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.srcs/constrs_2/imports/xdc/basic.xdc]
Parsing XDC File [D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOIPUF_2x64_4x64_6x64_8x64_sym.xdc]
Finished Parsing XDC File [D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOIPUF_2x64_4x64_6x64_8x64_sym.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 821.699 ; gain = 524.945
zip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create fileszip_exception: Failed to open zip archive D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper.hwdef. This may indicate that the file is corrupt, that there is insufficient free disk space available to uncompress it, or that you do not have permission to create filesINFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "605f8defaf51546d".
INFO: [Chipscope 16-78] labtools_xsdbm_v3 netlist file is 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/.Xil/Vivado-7952-DESKTOP-LFC1P5E/dbg_hub_CV.0/out/dcp/dbg_hub_CV_0.edf'.
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "8d8b857623dbd405".
INFO: [Chipscope 16-78] labtools_ila_v6 netlist file is 'd:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/.Xil/Vivado-7952-DESKTOP-LFC1P5E/u_ila_0_CV.0/out/dcp/u_ila_0_CV_1.edf'.
INFO: [Netlist 29-17] Analyzing 378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1441.375 ; gain = 576.305
implement_debug_core: Time (s): cpu = 00:00:10 ; elapsed = 00:01:07 . Memory (MB): peak = 1443.680 ; gain = 621.980
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1504.922 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10c5946e8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 1504.922 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1504.922 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[4].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[4].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[0].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[0].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[0].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[0].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[10].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[10].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[0].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[0].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[10].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[10].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[10].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[10].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[0].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[0].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[11].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[11].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[11].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[11].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[11].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[11].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[11].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[11].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[10].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[10].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[12].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[12].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[12].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[12].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[12].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[12].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[13].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[13].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[12].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[12].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[14].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[14].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[14].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[14].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[13].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[13].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[13].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[13].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[13].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[13].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[15].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[15].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[14].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[14].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[14].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[14].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[15].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[15].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[15].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[15].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[15].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[15].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[16].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[16].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[16].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[16].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[16].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[16].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[16].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[16].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[3].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[3].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[3].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[3].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[4].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[4].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[3].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[3].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[3].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[3].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[4].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[4].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[31].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[31].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[23].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[23].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[24].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[24].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[24].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[24].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[24].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[24].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[24].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[24].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[25].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[25].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[25].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[25].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[25].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[25].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[31].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[31].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[25].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[25].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[26].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[26].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[26].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[26].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[27].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[27].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[26].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[26].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[26].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[26].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[27].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[27].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[27].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[27].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[28].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[28].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[28].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[28].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[27].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[27].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[29].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[29].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[28].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[28].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[29].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[29].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[28].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[28].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[29].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[29].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[29].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[29].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[2].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[2].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[2].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[2].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[2].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[2].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[2].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[2].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[30].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[30].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[30].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[30].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[31].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[31].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[30].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[30].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[30].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[30].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[31].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[31].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[18].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[18].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[17].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[17].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[17].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[17].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[17].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[17].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[17].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[17].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[18].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[18].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[18].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[18].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[19].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[19].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[19].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[19].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[19].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[19].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[18].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[18].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[1].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[1].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[19].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[19].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[1].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[1].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[1].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[1].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[1].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[1].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[20].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[20].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[20].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[20].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[21].n0/tero0/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[21].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[20].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[20].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[20].n0/tero3/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[20].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[21].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[21].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[22].n0/tero1/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[22].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [Place 30-568] A LUT 'design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[21].n0/tero2/X' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x4_core/COB_array/COB[21].n0/tero2/osc_lsb_reg {FDRE}
INFO: [Common 17-14] Message 'Place 30-568' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18fff8c9c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1521.875 ; gain = 16.953

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18b4d196c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1527.699 ; gain = 22.777

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18b4d196c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1527.699 ; gain = 22.777
Phase 1 Placer Initialization | Checksum: 18b4d196c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1527.699 ; gain = 22.777

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b5969d23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1527.699 ; gain = 22.777

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b5969d23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1527.699 ; gain = 22.777

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1714c5345

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1527.699 ; gain = 22.777

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 168dc802c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1527.699 ; gain = 22.777

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 168dc802c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1527.699 ; gain = 22.777

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 11d3574ac

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1527.699 ; gain = 22.777

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 81431ba7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1527.699 ; gain = 22.777

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 81431ba7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1527.699 ; gain = 22.777
Phase 3 Detail Placement | Checksum: 81431ba7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1527.699 ; gain = 22.777

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bfd3b70e

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: bfd3b70e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1568.488 ; gain = 63.566
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.457. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11c8b8372

Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1568.488 ; gain = 63.566
Phase 4.1 Post Commit Optimization | Checksum: 11c8b8372

Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1568.488 ; gain = 63.566

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11c8b8372

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1568.488 ; gain = 63.566

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11c8b8372

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1568.488 ; gain = 63.566

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 115e975a8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1568.488 ; gain = 63.566
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 115e975a8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1568.488 ; gain = 63.566
Ending Placer Task | Checksum: 6dbd6203

Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1568.488 ; gain = 63.566
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1568.488 ; gain = 124.809
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1568.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1568.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1568.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1568.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1568.488 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 342c900 ConstDB: 0 ShapeSum: 6a7a9903 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1328c59be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1666.559 ; gain = 85.570
Post Restoration Checksum: NetGraph: 57f4b200 NumContArr: da97a7be Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1328c59be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.559 ; gain = 85.570

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1328c59be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.559 ; gain = 85.570

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1328c59be

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1666.559 ; gain = 85.570
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 175690195

Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1676.961 ; gain = 95.973
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.624  | TNS=0.000  | WHS=-0.186 | THS=-162.249|

Phase 2 Router Initialization | Checksum: 15279276d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1688.875 ; gain = 107.887

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a5112298

Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1688.875 ; gain = 107.887

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 765
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.558  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1740032dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1688.875 ; gain = 107.887
Phase 4 Rip-up And Reroute | Checksum: 1740032dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1688.875 ; gain = 107.887

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1740032dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1688.875 ; gain = 107.887

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1740032dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1688.875 ; gain = 107.887
Phase 5 Delay and Skew Optimization | Checksum: 1740032dd

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1688.875 ; gain = 107.887

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22d29b442

Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1688.875 ; gain = 107.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.570  | TNS=0.000  | WHS=0.059  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22d29b442

Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1688.875 ; gain = 107.887
Phase 6 Post Hold Fix | Checksum: 22d29b442

Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1688.875 ; gain = 107.887

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.84043 %
  Global Horizontal Routing Utilization  = 5.10218 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16e7c5350

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1688.875 ; gain = 107.887

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16e7c5350

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1688.875 ; gain = 107.887

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b4d49e34

Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1688.875 ; gain = 107.887

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.570  | TNS=0.000  | WHS=0.059  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b4d49e34

Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1688.875 ; gain = 107.887
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1688.875 ; gain = 107.887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1688.875 ; gain = 120.387
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1688.875 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1688.875 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/SOI_PUF_v1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1773.672 ; gain = 7.332
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-273] Loop limit of 100 reached; Use -loop_limit switch to increase the number of loops reported
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
source D:/FPGA_project/SOI_PUF_k2468/SOI_PUF_v1/drc.tcl
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero3/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero0/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero0/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero0/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero1/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero1/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero1/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero2/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero2/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero2/Y.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero3/q. Please evaluate your design. The cells in the loop are: design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero3/X, and design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero3/Y.
INFO: [Common 17-14] Message 'DRC LUTLP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero0/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero0/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero0/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero1/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero1/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero1/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero2/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero2/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero2/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero3/q is a gated clock net sourced by a combinational pin design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero3/X/O, cell design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero3/X. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[0].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[10].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[11].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[12].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[13].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[14].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[15].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[16].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[17].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[18].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[19].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[1].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[20].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[21].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[22].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[23].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[24].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[25].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[26].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[27].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[28].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[29].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[2].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[30].n0/tero3/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero0/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero0/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero1/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero1/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero2/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero2/osc_lsb_reg {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero3/X is driving clock pin of 1 cells. This could lead to large hold time violations. First few involved cells are:
    design_1_i/chaotic_puf_4lines_64stages_0/inst/chaotic_puf_4lines_64stages_v1_0_S00_AXI_inst/puf_top_core/SOIPUF64x2_core/COB_array/COB[31].n0/tero3/osc_lsb_reg {FDRE}
INFO: [Common 17-14] Message 'DRC PLHOLDVIO-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 1513 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/processing_system7_0/inst/CAN0_PHY_TX, design_1_i/processing_system7_0/inst/CAN1_PHY_TX, u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_69, u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_70, u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_77, u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_78, u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_91, u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_92, design_1_i/processing_system7_0/inst/DMA0_DATYPE[1:0], design_1_i/processing_system7_0/inst/DMA0_DAVALID, design_1_i/processing_system7_0/inst/DMA0_DRREADY, design_1_i/processing_system7_0/inst/DMA0_RSTN, design_1_i/processing_system7_0/inst/DMA1_DATYPE[1:0], design_1_i/processing_system7_0/inst/DMA1_DAVALID, design_1_i/processing_system7_0/inst/DMA1_DRREADY... and (the first 15 of 605 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6225 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 402 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2324.547 ; gain = 454.875
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 11:30:17 2023...
