
SpaceShooter-v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f2c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000938  080090c0  080090c0  000190c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099f8  080099f8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  080099f8  080099f8  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080099f8  080099f8  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099f8  080099f8  000199f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080099fc  080099fc  000199fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08009a00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000039c4  2000007c  08009a7c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003a40  08009a7c  00023a40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f19a  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000267b  00000000  00000000  0002f246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ec0  00000000  00000000  000318c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000da0  00000000  00000000  00032788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022bdd  00000000  00000000  00033528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fefd  00000000  00000000  00056105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1c4a  00000000  00000000  00066002  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00137c4c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049e4  00000000  00000000  00137c9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080090a4 	.word	0x080090a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	080090a4 	.word	0x080090a4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <GFX_DrowLine>:
	        }
	   }
}

//Bresenham's algorithm - Wikipedia
void GFX_DrowLine(int X1, int Y1,int X2,int Y2,int I_O) {
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b08e      	sub	sp, #56	; 0x38
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
 8000b54:	603b      	str	r3, [r7, #0]
	int CurrentX, CurrentY, Xinc, Yinc,
		Dx, Dy, TwoDx, TwoDy,
		TwoDxAccumulatedError, TwoDyAccumulatedError;

	Dx = (X2-X1);
 8000b56:	687a      	ldr	r2, [r7, #4]
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	1ad3      	subs	r3, r2, r3
 8000b5c:	627b      	str	r3, [r7, #36]	; 0x24
	Dy = (Y2-Y1);
 8000b5e:	683a      	ldr	r2, [r7, #0]
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	1ad3      	subs	r3, r2, r3
 8000b64:	623b      	str	r3, [r7, #32]

	TwoDx = Dx + Dx;
 8000b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	61fb      	str	r3, [r7, #28]
	TwoDy = Dy + Dy;
 8000b6c:	6a3b      	ldr	r3, [r7, #32]
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	61bb      	str	r3, [r7, #24]

	CurrentX = X1;
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	637b      	str	r3, [r7, #52]	; 0x34
	CurrentY = Y1;
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	633b      	str	r3, [r7, #48]	; 0x30

	Xinc = 1;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
	Yinc = 1;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	62bb      	str	r3, [r7, #40]	; 0x28

	if(Dx < 0) {
 8000b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	da08      	bge.n	8000b9a <GFX_DrowLine+0x52>

		Xinc = -1;
 8000b88:	f04f 33ff 	mov.w	r3, #4294967295
 8000b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
		Dx = -Dx;
 8000b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b90:	425b      	negs	r3, r3
 8000b92:	627b      	str	r3, [r7, #36]	; 0x24
		TwoDx = -TwoDx;
 8000b94:	69fb      	ldr	r3, [r7, #28]
 8000b96:	425b      	negs	r3, r3
 8000b98:	61fb      	str	r3, [r7, #28]
	}

	if (Dy < 0) {
 8000b9a:	6a3b      	ldr	r3, [r7, #32]
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	da08      	bge.n	8000bb2 <GFX_DrowLine+0x6a>
		Yinc = -1;
 8000ba0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba4:	62bb      	str	r3, [r7, #40]	; 0x28
		Dy = -Dy;
 8000ba6:	6a3b      	ldr	r3, [r7, #32]
 8000ba8:	425b      	negs	r3, r3
 8000baa:	623b      	str	r3, [r7, #32]
		TwoDy = -TwoDy;
 8000bac:	69bb      	ldr	r3, [r7, #24]
 8000bae:	425b      	negs	r3, r3
 8000bb0:	61bb      	str	r3, [r7, #24]
	}

	ssd1327_setPixel(X1,Y1,I_O);
 8000bb2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000bb4:	68b9      	ldr	r1, [r7, #8]
 8000bb6:	68f8      	ldr	r0, [r7, #12]
 8000bb8:	f002 ff9e 	bl	8003af8 <ssd1327_setPixel>

	if ((Dx != 0) || (Dy != 0)) {
 8000bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d102      	bne.n	8000bc8 <GFX_DrowLine+0x80>
 8000bc2:	6a3b      	ldr	r3, [r7, #32]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d042      	beq.n	8000c4e <GFX_DrowLine+0x106>

		if (Dy <= Dx) {
 8000bc8:	6a3a      	ldr	r2, [r7, #32]
 8000bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	dc1f      	bgt.n	8000c10 <GFX_DrowLine+0xc8>
			TwoDxAccumulatedError = 0;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	617b      	str	r3, [r7, #20]
			do {
			    CurrentX += Xinc;
 8000bd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000bd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000bd8:	4413      	add	r3, r2
 8000bda:	637b      	str	r3, [r7, #52]	; 0x34
			    TwoDxAccumulatedError += TwoDy;
 8000bdc:	697a      	ldr	r2, [r7, #20]
 8000bde:	69bb      	ldr	r3, [r7, #24]
 8000be0:	4413      	add	r3, r2
 8000be2:	617b      	str	r3, [r7, #20]
			    if(TwoDxAccumulatedError > Dx) {
 8000be4:	697a      	ldr	r2, [r7, #20]
 8000be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be8:	429a      	cmp	r2, r3
 8000bea:	dd07      	ble.n	8000bfc <GFX_DrowLine+0xb4>
			        CurrentY += Yinc;
 8000bec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bf0:	4413      	add	r3, r2
 8000bf2:	633b      	str	r3, [r7, #48]	; 0x30
			        TwoDxAccumulatedError -= TwoDx;
 8000bf4:	697a      	ldr	r2, [r7, #20]
 8000bf6:	69fb      	ldr	r3, [r7, #28]
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	617b      	str	r3, [r7, #20]
			    }
			    ssd1327_setPixel(CurrentX,CurrentY,I_O);
 8000bfc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000bfe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000c00:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000c02:	f002 ff79 	bl	8003af8 <ssd1327_setPixel>
			  } while (CurrentX != X2);
 8000c06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d1e2      	bne.n	8000bd4 <GFX_DrowLine+0x8c>
			      }
			      ssd1327_setPixel(CurrentX,CurrentY,I_O);
			  } while (CurrentY != Y2);
		  }
	}
}
 8000c0e:	e01e      	b.n	8000c4e <GFX_DrowLine+0x106>
			  TwoDyAccumulatedError = 0;
 8000c10:	2300      	movs	r3, #0
 8000c12:	613b      	str	r3, [r7, #16]
			      CurrentY += Yinc;
 8000c14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000c18:	4413      	add	r3, r2
 8000c1a:	633b      	str	r3, [r7, #48]	; 0x30
			      TwoDyAccumulatedError += TwoDx;
 8000c1c:	693a      	ldr	r2, [r7, #16]
 8000c1e:	69fb      	ldr	r3, [r7, #28]
 8000c20:	4413      	add	r3, r2
 8000c22:	613b      	str	r3, [r7, #16]
			      if(TwoDyAccumulatedError>Dy) {
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	6a3b      	ldr	r3, [r7, #32]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	dd07      	ble.n	8000c3c <GFX_DrowLine+0xf4>
				      CurrentX += Xinc;
 8000c2c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c30:	4413      	add	r3, r2
 8000c32:	637b      	str	r3, [r7, #52]	; 0x34
				      TwoDyAccumulatedError -= TwoDy;
 8000c34:	693a      	ldr	r2, [r7, #16]
 8000c36:	69bb      	ldr	r3, [r7, #24]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	613b      	str	r3, [r7, #16]
			      ssd1327_setPixel(CurrentX,CurrentY,I_O);
 8000c3c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000c3e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8000c40:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000c42:	f002 ff59 	bl	8003af8 <ssd1327_setPixel>
			  } while (CurrentY != Y2);
 8000c46:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d1e2      	bne.n	8000c14 <GFX_DrowLine+0xcc>
}
 8000c4e:	bf00      	nop
 8000c50:	3738      	adds	r7, #56	; 0x38
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}

08000c56 <GFX_DrowCircleHelper>:
		}
	}
}

void GFX_DrowCircleHelper(int x0, int y0, int r, uint8_t cornername, uint8_t color )
{
 8000c56:	b580      	push	{r7, lr}
 8000c58:	b08a      	sub	sp, #40	; 0x28
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	60f8      	str	r0, [r7, #12]
 8000c5e:	60b9      	str	r1, [r7, #8]
 8000c60:	607a      	str	r2, [r7, #4]
 8000c62:	70fb      	strb	r3, [r7, #3]
	int f 		= 1 - r;
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f1c3 0301 	rsb	r3, r3, #1
 8000c6a:	627b      	str	r3, [r7, #36]	; 0x24
	int ddF_x 	= 1;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	623b      	str	r3, [r7, #32]
	int ddF_y	= -2 * r;
 8000c70:	687a      	ldr	r2, [r7, #4]
 8000c72:	4613      	mov	r3, r2
 8000c74:	07db      	lsls	r3, r3, #31
 8000c76:	1a9b      	subs	r3, r3, r2
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	61fb      	str	r3, [r7, #28]
	int x		= 0;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61bb      	str	r3, [r7, #24]
	int y		= r;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	617b      	str	r3, [r7, #20]

	while(x<y)
 8000c84:	e082      	b.n	8000d8c <GFX_DrowCircleHelper+0x136>
	{
		if(f >= 0)
 8000c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	db09      	blt.n	8000ca0 <GFX_DrowCircleHelper+0x4a>
		{
			y--;
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	617b      	str	r3, [r7, #20]
			ddF_y += 2;
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	3302      	adds	r3, #2
 8000c96:	61fb      	str	r3, [r7, #28]
			f += ddF_y;
 8000c98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000c9a:	69fb      	ldr	r3, [r7, #28]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	627b      	str	r3, [r7, #36]	; 0x24
		}
		x++;
 8000ca0:	69bb      	ldr	r3, [r7, #24]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	61bb      	str	r3, [r7, #24]
		ddF_x += 2;
 8000ca6:	6a3b      	ldr	r3, [r7, #32]
 8000ca8:	3302      	adds	r3, #2
 8000caa:	623b      	str	r3, [r7, #32]
		f += ddF_x;
 8000cac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000cae:	6a3b      	ldr	r3, [r7, #32]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	627b      	str	r3, [r7, #36]	; 0x24

		if(cornername & 0x4)
 8000cb4:	78fb      	ldrb	r3, [r7, #3]
 8000cb6:	f003 0304 	and.w	r3, r3, #4
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d015      	beq.n	8000cea <GFX_DrowCircleHelper+0x94>
		{
			ssd1327_setPixel(x0 + x, y0 + y, color);
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	69bb      	ldr	r3, [r7, #24]
 8000cc2:	18d0      	adds	r0, r2, r3
 8000cc4:	68ba      	ldr	r2, [r7, #8]
 8000cc6:	697b      	ldr	r3, [r7, #20]
 8000cc8:	4413      	add	r3, r2
 8000cca:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000cce:	4619      	mov	r1, r3
 8000cd0:	f002 ff12 	bl	8003af8 <ssd1327_setPixel>
			ssd1327_setPixel(x0 + y, y0 + x, color);
 8000cd4:	68fa      	ldr	r2, [r7, #12]
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	18d0      	adds	r0, r2, r3
 8000cda:	68ba      	ldr	r2, [r7, #8]
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	4413      	add	r3, r2
 8000ce0:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	f002 ff07 	bl	8003af8 <ssd1327_setPixel>
		}
		if(cornername & 0x2)
 8000cea:	78fb      	ldrb	r3, [r7, #3]
 8000cec:	f003 0302 	and.w	r3, r3, #2
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d015      	beq.n	8000d20 <GFX_DrowCircleHelper+0xca>
		{
			ssd1327_setPixel(x0 + x, y0 - y, color);
 8000cf4:	68fa      	ldr	r2, [r7, #12]
 8000cf6:	69bb      	ldr	r3, [r7, #24]
 8000cf8:	18d0      	adds	r0, r2, r3
 8000cfa:	68ba      	ldr	r2, [r7, #8]
 8000cfc:	697b      	ldr	r3, [r7, #20]
 8000cfe:	1ad3      	subs	r3, r2, r3
 8000d00:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000d04:	4619      	mov	r1, r3
 8000d06:	f002 fef7 	bl	8003af8 <ssd1327_setPixel>
			ssd1327_setPixel(x0 + y, y0 - x, color);
 8000d0a:	68fa      	ldr	r2, [r7, #12]
 8000d0c:	697b      	ldr	r3, [r7, #20]
 8000d0e:	18d0      	adds	r0, r2, r3
 8000d10:	68ba      	ldr	r2, [r7, #8]
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	f002 feec 	bl	8003af8 <ssd1327_setPixel>
		}
		if(cornername & 0x8)
 8000d20:	78fb      	ldrb	r3, [r7, #3]
 8000d22:	f003 0308 	and.w	r3, r3, #8
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d015      	beq.n	8000d56 <GFX_DrowCircleHelper+0x100>
		{
			ssd1327_setPixel(x0 - x, y0 + y, color);
 8000d2a:	68fa      	ldr	r2, [r7, #12]
 8000d2c:	69bb      	ldr	r3, [r7, #24]
 8000d2e:	1ad0      	subs	r0, r2, r3
 8000d30:	68ba      	ldr	r2, [r7, #8]
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	4413      	add	r3, r2
 8000d36:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	f002 fedc 	bl	8003af8 <ssd1327_setPixel>
			ssd1327_setPixel(x0 - y, y0 + x, color);
 8000d40:	68fa      	ldr	r2, [r7, #12]
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	1ad0      	subs	r0, r2, r3
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	69bb      	ldr	r3, [r7, #24]
 8000d4a:	4413      	add	r3, r2
 8000d4c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000d50:	4619      	mov	r1, r3
 8000d52:	f002 fed1 	bl	8003af8 <ssd1327_setPixel>
		}
		if(cornername & 0x1)
 8000d56:	78fb      	ldrb	r3, [r7, #3]
 8000d58:	f003 0301 	and.w	r3, r3, #1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d015      	beq.n	8000d8c <GFX_DrowCircleHelper+0x136>
		{
			ssd1327_setPixel(x0 - x, y0 - y, color);
 8000d60:	68fa      	ldr	r2, [r7, #12]
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	1ad0      	subs	r0, r2, r3
 8000d66:	68ba      	ldr	r2, [r7, #8]
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	1ad3      	subs	r3, r2, r3
 8000d6c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000d70:	4619      	mov	r1, r3
 8000d72:	f002 fec1 	bl	8003af8 <ssd1327_setPixel>
			ssd1327_setPixel(x0 - y, y0 - x, color);
 8000d76:	68fa      	ldr	r2, [r7, #12]
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	1ad0      	subs	r0, r2, r3
 8000d7c:	68ba      	ldr	r2, [r7, #8]
 8000d7e:	69bb      	ldr	r3, [r7, #24]
 8000d80:	1ad3      	subs	r3, r2, r3
 8000d82:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000d86:	4619      	mov	r1, r3
 8000d88:	f002 feb6 	bl	8003af8 <ssd1327_setPixel>
	while(x<y)
 8000d8c:	69ba      	ldr	r2, [r7, #24]
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	f6ff af78 	blt.w	8000c86 <GFX_DrowCircleHelper+0x30>
		}
	}
}
 8000d96:	bf00      	nop
 8000d98:	bf00      	nop
 8000d9a:	3728      	adds	r7, #40	; 0x28
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <GFX_DrowBitMap_P>:
		GFX_DrowLine(x0-y, y0+x, x0-y, y0-x,I_O);
  	}
}

void GFX_DrowBitMap_P (int x, int y, const uint8_t *bitmap, uint8_t w, uint8_t h, uint8_t color)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b086      	sub	sp, #24
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	60f8      	str	r0, [r7, #12]
 8000da8:	60b9      	str	r1, [r7, #8]
 8000daa:	607a      	str	r2, [r7, #4]
 8000dac:	70fb      	strb	r3, [r7, #3]
//
//			ssd1327_setPixel(x+i, y+j, );
//		}
//	}

	uint8_t i, j, byteWidth = (w+7)/8;
 8000dae:	78fb      	ldrb	r3, [r7, #3]
 8000db0:	3307      	adds	r3, #7
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	da00      	bge.n	8000db8 <GFX_DrowBitMap_P+0x18>
 8000db6:	3307      	adds	r3, #7
 8000db8:	10db      	asrs	r3, r3, #3
 8000dba:	757b      	strb	r3, [r7, #21]

	for(j = 0; j < h; j++)
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	75bb      	strb	r3, [r7, #22]
 8000dc0:	e02d      	b.n	8000e1e <GFX_DrowBitMap_P+0x7e>
	{
		for(i = 0; i < w; i++)
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	75fb      	strb	r3, [r7, #23]
 8000dc6:	e023      	b.n	8000e10 <GFX_DrowBitMap_P+0x70>
		{
			if(*(bitmap + j *byteWidth + i /8) & (128 >> (i&7)) )
 8000dc8:	7dbb      	ldrb	r3, [r7, #22]
 8000dca:	7d7a      	ldrb	r2, [r7, #21]
 8000dcc:	fb02 f303 	mul.w	r3, r2, r3
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	7dfb      	ldrb	r3, [r7, #23]
 8000dd4:	08db      	lsrs	r3, r3, #3
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	4413      	add	r3, r2
 8000dda:	687a      	ldr	r2, [r7, #4]
 8000ddc:	4413      	add	r3, r2
 8000dde:	781b      	ldrb	r3, [r3, #0]
 8000de0:	4619      	mov	r1, r3
 8000de2:	7dfb      	ldrb	r3, [r7, #23]
 8000de4:	f003 0307 	and.w	r3, r3, #7
 8000de8:	2280      	movs	r2, #128	; 0x80
 8000dea:	fa42 f303 	asr.w	r3, r2, r3
 8000dee:	400b      	ands	r3, r1
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d00a      	beq.n	8000e0a <GFX_DrowBitMap_P+0x6a>
				ssd1327_setPixel(x+i, y+j, color);
 8000df4:	7dfa      	ldrb	r2, [r7, #23]
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	18d0      	adds	r0, r2, r3
 8000dfa:	7dba      	ldrb	r2, [r7, #22]
 8000dfc:	68bb      	ldr	r3, [r7, #8]
 8000dfe:	4413      	add	r3, r2
 8000e00:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000e04:	4619      	mov	r1, r3
 8000e06:	f002 fe77 	bl	8003af8 <ssd1327_setPixel>
		for(i = 0; i < w; i++)
 8000e0a:	7dfb      	ldrb	r3, [r7, #23]
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	75fb      	strb	r3, [r7, #23]
 8000e10:	7dfa      	ldrb	r2, [r7, #23]
 8000e12:	78fb      	ldrb	r3, [r7, #3]
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d3d7      	bcc.n	8000dc8 <GFX_DrowBitMap_P+0x28>
	for(j = 0; j < h; j++)
 8000e18:	7dbb      	ldrb	r3, [r7, #22]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	75bb      	strb	r3, [r7, #22]
 8000e1e:	7dba      	ldrb	r2, [r7, #22]
 8000e20:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	d3cc      	bcc.n	8000dc2 <GFX_DrowBitMap_P+0x22>
		}
	}

}
 8000e28:	bf00      	nop
 8000e2a:	bf00      	nop
 8000e2c:	3718      	adds	r7, #24
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <GFX_DrowChar>:

void GFX_DrowChar(int x, int y, char c, uint8_t color, uint8_t bg, uint8_t size)
{
 8000e34:	b590      	push	{r4, r7, lr}
 8000e36:	b089      	sub	sp, #36	; 0x24
 8000e38:	af02      	add	r7, sp, #8
 8000e3a:	60f8      	str	r0, [r7, #12]
 8000e3c:	60b9      	str	r1, [r7, #8]
 8000e3e:	4611      	mov	r1, r2
 8000e40:	461a      	mov	r2, r3
 8000e42:	460b      	mov	r3, r1
 8000e44:	71fb      	strb	r3, [r7, #7]
 8000e46:	4613      	mov	r3, r2
 8000e48:	71bb      	strb	r3, [r7, #6]

	  uint8_t line;
	  int8_t i,j;
	  if((x >= SSD1327_WIDTH)            || // Clip right
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	2b7f      	cmp	r3, #127	; 0x7f
 8000e4e:	f300 80a9 	bgt.w	8000fa4 <GFX_DrowChar+0x170>
 8000e52:	68bb      	ldr	r3, [r7, #8]
 8000e54:	2b7f      	cmp	r3, #127	; 0x7f
 8000e56:	f300 80a5 	bgt.w	8000fa4 <GFX_DrowChar+0x170>
	     (y >= SSD1327_HEIGHT)           || // Clip bottom
	     ((x + 6 * size - 1) < 0) || // Clip left
 8000e5a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000e5e:	4613      	mov	r3, r2
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	4413      	add	r3, r2
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	461a      	mov	r2, r3
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	4413      	add	r3, r2
	     (y >= SSD1327_HEIGHT)           || // Clip bottom
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	f340 8099 	ble.w	8000fa4 <GFX_DrowChar+0x170>
	     ((y + 8 * size - 1) < 0))   // Clip top
 8000e72:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e76:	00da      	lsls	r2, r3, #3
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	4413      	add	r3, r2
	     ((x + 6 * size - 1) < 0) || // Clip left
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	f340 8091 	ble.w	8000fa4 <GFX_DrowChar+0x170>
	    return;

	  for  (i=0; i<6; i++ ) {
 8000e82:	2300      	movs	r3, #0
 8000e84:	75bb      	strb	r3, [r7, #22]
 8000e86:	e087      	b.n	8000f98 <GFX_DrowChar+0x164>
	    if (i == 5)
 8000e88:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000e8c:	2b05      	cmp	r3, #5
 8000e8e:	d102      	bne.n	8000e96 <GFX_DrowChar+0x62>
	      line = 0x0;
 8000e90:	2300      	movs	r3, #0
 8000e92:	75fb      	strb	r3, [r7, #23]
 8000e94:	e009      	b.n	8000eaa <GFX_DrowChar+0x76>
	    else
	      //line = pgm_read_byte(font+(c*5)+i);
	    	line = (font[(c*5)+i]);
 8000e96:	79fa      	ldrb	r2, [r7, #7]
 8000e98:	4613      	mov	r3, r2
 8000e9a:	009b      	lsls	r3, r3, #2
 8000e9c:	441a      	add	r2, r3
 8000e9e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	4a41      	ldr	r2, [pc, #260]	; (8000fac <GFX_DrowChar+0x178>)
 8000ea6:	5cd3      	ldrb	r3, [r2, r3]
 8000ea8:	75fb      	strb	r3, [r7, #23]
	    for (j = 0; j<8; j++) {
 8000eaa:	2300      	movs	r3, #0
 8000eac:	757b      	strb	r3, [r7, #21]
 8000eae:	e069      	b.n	8000f84 <GFX_DrowChar+0x150>
	      if (line & 0x1) {
 8000eb0:	7dfb      	ldrb	r3, [r7, #23]
 8000eb2:	f003 0301 	and.w	r3, r3, #1
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d02a      	beq.n	8000f10 <GFX_DrowChar+0xdc>
	        if (size == 1) // default size
 8000eba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d10c      	bne.n	8000edc <GFX_DrowChar+0xa8>
	        	ssd1327_setPixel(x+i, y+j, color);
 8000ec2:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	18d0      	adds	r0, r2, r3
 8000eca:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	79ba      	ldrb	r2, [r7, #6]
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	f002 fe0f 	bl	8003af8 <ssd1327_setPixel>
 8000eda:	e04a      	b.n	8000f72 <GFX_DrowChar+0x13e>
	        else {  // big size
	        	GFX_FillRect(x+(i*size), y+(j*size), size, size, color);
 8000edc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000ee0:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000ee4:	fb03 f202 	mul.w	r2, r3, r2
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	18d0      	adds	r0, r2, r3
 8000eec:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000ef0:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000ef4:	fb03 f202 	mul.w	r2, r3, r2
 8000ef8:	68bb      	ldr	r3, [r7, #8]
 8000efa:	18d1      	adds	r1, r2, r3
 8000efc:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000f00:	f897 402c 	ldrb.w	r4, [r7, #44]	; 0x2c
 8000f04:	79bb      	ldrb	r3, [r7, #6]
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	4623      	mov	r3, r4
 8000f0a:	f000 f851 	bl	8000fb0 <GFX_FillRect>
 8000f0e:	e030      	b.n	8000f72 <GFX_DrowChar+0x13e>
	        }
	      } else if (bg != color) {
 8000f10:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000f14:	79bb      	ldrb	r3, [r7, #6]
 8000f16:	429a      	cmp	r2, r3
 8000f18:	d02b      	beq.n	8000f72 <GFX_DrowChar+0x13e>
	        if (size == 1) // default size
 8000f1a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d10d      	bne.n	8000f3e <GFX_DrowChar+0x10a>
	        	ssd1327_setPixel(x+i, y+j, bg);
 8000f22:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	18d0      	adds	r0, r2, r3
 8000f2a:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8000f2e:	68bb      	ldr	r3, [r7, #8]
 8000f30:	4413      	add	r3, r2
 8000f32:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8000f36:	4619      	mov	r1, r3
 8000f38:	f002 fdde 	bl	8003af8 <ssd1327_setPixel>
 8000f3c:	e019      	b.n	8000f72 <GFX_DrowChar+0x13e>
	        else {  // big size
	        	GFX_FillRect(x+i*size, y+j*size, size, size, bg);
 8000f3e:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000f42:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000f46:	fb03 f202 	mul.w	r2, r3, r2
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	18d0      	adds	r0, r2, r3
 8000f4e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000f52:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000f56:	fb03 f202 	mul.w	r2, r3, r2
 8000f5a:	68bb      	ldr	r3, [r7, #8]
 8000f5c:	18d1      	adds	r1, r2, r3
 8000f5e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8000f62:	f897 402c 	ldrb.w	r4, [r7, #44]	; 0x2c
 8000f66:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000f6a:	9300      	str	r3, [sp, #0]
 8000f6c:	4623      	mov	r3, r4
 8000f6e:	f000 f81f 	bl	8000fb0 <GFX_FillRect>
	        }
	      }
	      line >>= 1;
 8000f72:	7dfb      	ldrb	r3, [r7, #23]
 8000f74:	085b      	lsrs	r3, r3, #1
 8000f76:	75fb      	strb	r3, [r7, #23]
	    for (j = 0; j<8; j++) {
 8000f78:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	3301      	adds	r3, #1
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	757b      	strb	r3, [r7, #21]
 8000f84:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8000f88:	2b07      	cmp	r3, #7
 8000f8a:	dd91      	ble.n	8000eb0 <GFX_DrowChar+0x7c>
	  for  (i=0; i<6; i++ ) {
 8000f8c:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	3301      	adds	r3, #1
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	75bb      	strb	r3, [r7, #22]
 8000f98:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8000f9c:	2b05      	cmp	r3, #5
 8000f9e:	f77f af73 	ble.w	8000e88 <GFX_DrowChar+0x54>
 8000fa2:	e000      	b.n	8000fa6 <GFX_DrowChar+0x172>
	    return;
 8000fa4:	bf00      	nop
	    }
	  }
}
 8000fa6:	371c      	adds	r7, #28
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd90      	pop	{r4, r7, pc}
 8000fac:	080090c0 	.word	0x080090c0

08000fb0 <GFX_FillRect>:

void GFX_FillRect (int x, int y, int w, int h, uint8_t color )
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
 8000fbc:	603b      	str	r3, [r7, #0]
	int16_t i;
	for(i=x; i <x+w; i++)
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	82fb      	strh	r3, [r7, #22]
 8000fc2:	e00d      	b.n	8000fe0 <GFX_FillRect+0x30>
	{
		GFX_DrowFastVLine(i, y, h, color);
 8000fc4:	f9b7 0016 	ldrsh.w	r0, [r7, #22]
 8000fc8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000fcc:	683a      	ldr	r2, [r7, #0]
 8000fce:	68b9      	ldr	r1, [r7, #8]
 8000fd0:	f000 f812 	bl	8000ff8 <GFX_DrowFastVLine>
	for(i=x; i <x+w; i++)
 8000fd4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	3301      	adds	r3, #1
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	82fb      	strh	r3, [r7, #22]
 8000fe0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000fe4:	68f9      	ldr	r1, [r7, #12]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	440b      	add	r3, r1
 8000fea:	429a      	cmp	r2, r3
 8000fec:	dbea      	blt.n	8000fc4 <GFX_FillRect+0x14>
	}
}
 8000fee:	bf00      	nop
 8000ff0:	bf00      	nop
 8000ff2:	3718      	adds	r7, #24
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <GFX_DrowFastVLine>:

void GFX_DrowFastVLine(int x, int y, int h, uint8_t color)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	60b9      	str	r1, [r7, #8]
 8001002:	607a      	str	r2, [r7, #4]
 8001004:	70fb      	strb	r3, [r7, #3]
	GFX_DrowLine(x, y, x, y+h-1, color);
 8001006:	68ba      	ldr	r2, [r7, #8]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	4413      	add	r3, r2
 800100c:	1e5a      	subs	r2, r3, #1
 800100e:	78fb      	ldrb	r3, [r7, #3]
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	4613      	mov	r3, r2
 8001014:	68fa      	ldr	r2, [r7, #12]
 8001016:	68b9      	ldr	r1, [r7, #8]
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f7ff fd95 	bl	8000b48 <GFX_DrowLine>
}
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <GFX_DrowFastHLine>:

void GFX_DrowFastHLine(int x, int y, int w, uint8_t color)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b086      	sub	sp, #24
 800102a:	af02      	add	r7, sp, #8
 800102c:	60f8      	str	r0, [r7, #12]
 800102e:	60b9      	str	r1, [r7, #8]
 8001030:	607a      	str	r2, [r7, #4]
 8001032:	70fb      	strb	r3, [r7, #3]
	GFX_DrowLine(x, y, x+w-1 ,y , color);
 8001034:	68fa      	ldr	r2, [r7, #12]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4413      	add	r3, r2
 800103a:	1e5a      	subs	r2, r3, #1
 800103c:	78fb      	ldrb	r3, [r7, #3]
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	68b9      	ldr	r1, [r7, #8]
 8001044:	68f8      	ldr	r0, [r7, #12]
 8001046:	f7ff fd7f 	bl	8000b48 <GFX_DrowLine>
}
 800104a:	bf00      	nop
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <GFX_PutString>:

void GFX_PutString(int x, int y, char* str, uint8_t txt_size, uint8_t color, uint8_t bg)
{
 8001054:	b590      	push	{r4, r7, lr}
 8001056:	b087      	sub	sp, #28
 8001058:	af02      	add	r7, sp, #8
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
 8001060:	70fb      	strb	r3, [r7, #3]
	cursor_x = x;
 8001062:	4a16      	ldr	r2, [pc, #88]	; (80010bc <GFX_PutString+0x68>)
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	6013      	str	r3, [r2, #0]
	cursor_y = y;
 8001068:	4a15      	ldr	r2, [pc, #84]	; (80010c0 <GFX_PutString+0x6c>)
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	6013      	str	r3, [r2, #0]

	while(*str)		//do kiedy jest cos w stringu
 800106e:	e01c      	b.n	80010aa <GFX_PutString+0x56>
	{
		GFX_DrowChar(cursor_x,cursor_y, *str++, color, bg, txt_size);
 8001070:	4b12      	ldr	r3, [pc, #72]	; (80010bc <GFX_PutString+0x68>)
 8001072:	6818      	ldr	r0, [r3, #0]
 8001074:	4b12      	ldr	r3, [pc, #72]	; (80010c0 <GFX_PutString+0x6c>)
 8001076:	6819      	ldr	r1, [r3, #0]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	1c5a      	adds	r2, r3, #1
 800107c:	607a      	str	r2, [r7, #4]
 800107e:	781a      	ldrb	r2, [r3, #0]
 8001080:	f897 4020 	ldrb.w	r4, [r7, #32]
 8001084:	78fb      	ldrb	r3, [r7, #3]
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	4623      	mov	r3, r4
 8001090:	f7ff fed0 	bl	8000e34 <GFX_DrowChar>
		cursor_x += txt_size*6; // tylko pod dany font trzeba potem to korygowa�
 8001094:	78fa      	ldrb	r2, [r7, #3]
 8001096:	4613      	mov	r3, r2
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	4413      	add	r3, r2
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	461a      	mov	r2, r3
 80010a0:	4b06      	ldr	r3, [pc, #24]	; (80010bc <GFX_PutString+0x68>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4413      	add	r3, r2
 80010a6:	4a05      	ldr	r2, [pc, #20]	; (80010bc <GFX_PutString+0x68>)
 80010a8:	6013      	str	r3, [r2, #0]
	while(*str)		//do kiedy jest cos w stringu
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	781b      	ldrb	r3, [r3, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d1de      	bne.n	8001070 <GFX_PutString+0x1c>
	}
}
 80010b2:	bf00      	nop
 80010b4:	bf00      	nop
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd90      	pop	{r4, r7, pc}
 80010bc:	20000098 	.word	0x20000098
 80010c0:	2000009c 	.word	0x2000009c

080010c4 <GFX_PutInt>:

void GFX_PutInt (int x, int y, int data, uint8_t txt_size, uint8_t color, uint8_t bg)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08a      	sub	sp, #40	; 0x28
 80010c8:	af02      	add	r7, sp, #8
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	60b9      	str	r1, [r7, #8]
 80010ce:	607a      	str	r2, [r7, #4]
 80010d0:	70fb      	strb	r3, [r7, #3]
	char buf[16];
	GFX_PutString(x, y, itoa(data, buf,10), txt_size, color, bg);
 80010d2:	f107 0310 	add.w	r3, r7, #16
 80010d6:	220a      	movs	r2, #10
 80010d8:	4619      	mov	r1, r3
 80010da:	6878      	ldr	r0, [r7, #4]
 80010dc:	f000 f88c 	bl	80011f8 <itoa>
 80010e0:	4601      	mov	r1, r0
 80010e2:	78fa      	ldrb	r2, [r7, #3]
 80010e4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80010e8:	9301      	str	r3, [sp, #4]
 80010ea:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	4613      	mov	r3, r2
 80010f2:	460a      	mov	r2, r1
 80010f4:	68b9      	ldr	r1, [r7, #8]
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f7ff ffac 	bl	8001054 <GFX_PutString>
	//GFX_PutString(x, y, dtoa((double)data,1,1,1,1,buf), txt_size, color, bg);
	//itoa(data,buf);
	//GFX_PutString(x, y, buf , txt_size, color, bg);
}
 80010fc:	bf00      	nop
 80010fe:	3720      	adds	r7, #32
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <GFX_DrowRoundRect>:

void GFX_DrowRoundRect(int x, int y, int w, int h, uint8_t r, uint8_t color)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af02      	add	r7, sp, #8
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
 8001110:	603b      	str	r3, [r7, #0]
	// r - to jest wielkosc zaokraglonego naro�nika
	GFX_DrowFastHLine(x+r	,y		,w-2*r	,color );
 8001112:	7e3a      	ldrb	r2, [r7, #24]
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	18d0      	adds	r0, r2, r3
 8001118:	7e3b      	ldrb	r3, [r7, #24]
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	687a      	ldr	r2, [r7, #4]
 800111e:	1ad2      	subs	r2, r2, r3
 8001120:	7f3b      	ldrb	r3, [r7, #28]
 8001122:	68b9      	ldr	r1, [r7, #8]
 8001124:	f7ff ff7f 	bl	8001026 <GFX_DrowFastHLine>
	GFX_DrowFastHLine(x+r	,y+h-1	,w-2*r	,color );
 8001128:	7e3a      	ldrb	r2, [r7, #24]
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	18d0      	adds	r0, r2, r3
 800112e:	68ba      	ldr	r2, [r7, #8]
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	4413      	add	r3, r2
 8001134:	1e59      	subs	r1, r3, #1
 8001136:	7e3b      	ldrb	r3, [r7, #24]
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	687a      	ldr	r2, [r7, #4]
 800113c:	1ad2      	subs	r2, r2, r3
 800113e:	7f3b      	ldrb	r3, [r7, #28]
 8001140:	f7ff ff71 	bl	8001026 <GFX_DrowFastHLine>
	GFX_DrowFastVLine(x		,y+r	,h-2*r	,color );
 8001144:	7e3a      	ldrb	r2, [r7, #24]
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	18d1      	adds	r1, r2, r3
 800114a:	7e3b      	ldrb	r3, [r7, #24]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	683a      	ldr	r2, [r7, #0]
 8001150:	1ad2      	subs	r2, r2, r3
 8001152:	7f3b      	ldrb	r3, [r7, #28]
 8001154:	68f8      	ldr	r0, [r7, #12]
 8001156:	f7ff ff4f 	bl	8000ff8 <GFX_DrowFastVLine>
	GFX_DrowFastVLine(x+w-1	,y+r	,h-2*r	,color );
 800115a:	68fa      	ldr	r2, [r7, #12]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4413      	add	r3, r2
 8001160:	1e58      	subs	r0, r3, #1
 8001162:	7e3a      	ldrb	r2, [r7, #24]
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	18d1      	adds	r1, r2, r3
 8001168:	7e3b      	ldrb	r3, [r7, #24]
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	683a      	ldr	r2, [r7, #0]
 800116e:	1ad2      	subs	r2, r2, r3
 8001170:	7f3b      	ldrb	r3, [r7, #28]
 8001172:	f7ff ff41 	bl	8000ff8 <GFX_DrowFastVLine>

	GFX_DrowCircleHelper(x+r	,y+r	,r	,1	,color);
 8001176:	7e3a      	ldrb	r2, [r7, #24]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	18d0      	adds	r0, r2, r3
 800117c:	7e3a      	ldrb	r2, [r7, #24]
 800117e:	68bb      	ldr	r3, [r7, #8]
 8001180:	18d1      	adds	r1, r2, r3
 8001182:	7e3a      	ldrb	r2, [r7, #24]
 8001184:	7f3b      	ldrb	r3, [r7, #28]
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	2301      	movs	r3, #1
 800118a:	f7ff fd64 	bl	8000c56 <GFX_DrowCircleHelper>
	GFX_DrowCircleHelper(x+w-r-1,y+r	,r	,2	,color);
 800118e:	68fa      	ldr	r2, [r7, #12]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	441a      	add	r2, r3
 8001194:	7e3b      	ldrb	r3, [r7, #24]
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	1e58      	subs	r0, r3, #1
 800119a:	7e3a      	ldrb	r2, [r7, #24]
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	18d1      	adds	r1, r2, r3
 80011a0:	7e3a      	ldrb	r2, [r7, #24]
 80011a2:	7f3b      	ldrb	r3, [r7, #28]
 80011a4:	9300      	str	r3, [sp, #0]
 80011a6:	2302      	movs	r3, #2
 80011a8:	f7ff fd55 	bl	8000c56 <GFX_DrowCircleHelper>
	GFX_DrowCircleHelper(x+w-r-1,y+h-r-1,r	,4	,color);
 80011ac:	68fa      	ldr	r2, [r7, #12]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	441a      	add	r2, r3
 80011b2:	7e3b      	ldrb	r3, [r7, #24]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	1e58      	subs	r0, r3, #1
 80011b8:	68ba      	ldr	r2, [r7, #8]
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	441a      	add	r2, r3
 80011be:	7e3b      	ldrb	r3, [r7, #24]
 80011c0:	1ad3      	subs	r3, r2, r3
 80011c2:	1e59      	subs	r1, r3, #1
 80011c4:	7e3a      	ldrb	r2, [r7, #24]
 80011c6:	7f3b      	ldrb	r3, [r7, #28]
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	2304      	movs	r3, #4
 80011cc:	f7ff fd43 	bl	8000c56 <GFX_DrowCircleHelper>
	GFX_DrowCircleHelper(x+r	,y+h-r-1,r	,8	,color);
 80011d0:	7e3a      	ldrb	r2, [r7, #24]
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	18d0      	adds	r0, r2, r3
 80011d6:	68ba      	ldr	r2, [r7, #8]
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	441a      	add	r2, r3
 80011dc:	7e3b      	ldrb	r3, [r7, #24]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	1e59      	subs	r1, r3, #1
 80011e2:	7e3a      	ldrb	r2, [r7, #24]
 80011e4:	7f3b      	ldrb	r3, [r7, #28]
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2308      	movs	r3, #8
 80011ea:	f7ff fd34 	bl	8000c56 <GFX_DrowCircleHelper>
}
 80011ee:	bf00      	nop
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <itoa>:
* \param [in] base the base of conversion
* \return pointer to \em buffer
*//*-------------------------------------------------------------------------*/

char* itoa(int value, char* buffer, int base)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	60f8      	str	r0, [r7, #12]
 8001200:	60b9      	str	r1, [r7, #8]
 8001202:	607a      	str	r2, [r7, #4]
	static const char digits[]="0123456789abcdef";

	char* buffer_copy=buffer;
 8001204:	68bb      	ldr	r3, [r7, #8]
 8001206:	61bb      	str	r3, [r7, #24]
	int32_t sign=0;
 8001208:	2300      	movs	r3, #0
 800120a:	61fb      	str	r3, [r7, #28]
	int32_t quot,rem;

	if ((base>=2)&&(base<=16))				// is the base valid?
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b01      	cmp	r3, #1
 8001210:	dd36      	ble.n	8001280 <itoa+0x88>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2b10      	cmp	r3, #16
 8001216:	dc33      	bgt.n	8001280 <itoa+0x88>
	{
		if (base == 10 && (sign = value) < 0)// negative value and base == 10? store the copy (sign)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2b0a      	cmp	r3, #10
 800121c:	d107      	bne.n	800122e <itoa+0x36>
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	61fb      	str	r3, [r7, #28]
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	2b00      	cmp	r3, #0
 8001226:	da02      	bge.n	800122e <itoa+0x36>
			value = -value;					// make it positive
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	425b      	negs	r3, r3
 800122c:	60fb      	str	r3, [r7, #12]

		do
		{
			quot=value/base;				// calculate quotient and remainder
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	fb92 f3f3 	sdiv	r3, r2, r3
 8001236:	617b      	str	r3, [r7, #20]
			rem=value%base;
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	fb93 f2f2 	sdiv	r2, r3, r2
 8001240:	6879      	ldr	r1, [r7, #4]
 8001242:	fb01 f202 	mul.w	r2, r1, r2
 8001246:	1a9b      	subs	r3, r3, r2
 8001248:	613b      	str	r3, [r7, #16]
			*buffer++ = digits[rem];		// append the remainder to the string
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	1c5a      	adds	r2, r3, #1
 800124e:	60ba      	str	r2, [r7, #8]
 8001250:	490f      	ldr	r1, [pc, #60]	; (8001290 <itoa+0x98>)
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	440a      	add	r2, r1
 8001256:	7812      	ldrb	r2, [r2, #0]
 8001258:	701a      	strb	r2, [r3, #0]
		} while ((value=quot));				// loop while there is something to convert
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d1e4      	bne.n	800122e <itoa+0x36>

		if (sign<0)							// was the value negative?
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	2b00      	cmp	r3, #0
 8001268:	da04      	bge.n	8001274 <itoa+0x7c>
			*buffer++='-';					// append the sign
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	1c5a      	adds	r2, r3, #1
 800126e:	60ba      	str	r2, [r7, #8]
 8001270:	222d      	movs	r2, #45	; 0x2d
 8001272:	701a      	strb	r2, [r3, #0]

		__reverse(buffer_copy,buffer-1);		// reverse the string
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	3b01      	subs	r3, #1
 8001278:	4619      	mov	r1, r3
 800127a:	69b8      	ldr	r0, [r7, #24]
 800127c:	f000 f80a 	bl	8001294 <__reverse>
	}

	*buffer='\0';
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	2200      	movs	r2, #0
 8001284:	701a      	strb	r2, [r3, #0]
	return buffer_copy;
 8001286:	69bb      	ldr	r3, [r7, #24]
}
 8001288:	4618      	mov	r0, r3
 800128a:	3720      	adds	r7, #32
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	0800982c 	.word	0x0800982c

08001294 <__reverse>:
* \param [in,out] begin pointer to the beginning of the string
* \param [in,out] end pointer to the end of the string
*//*-------------------------------------------------------------------------*/

static void __reverse(char* begin,char* end)
{
 8001294:	b480      	push	{r7}
 8001296:	b085      	sub	sp, #20
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
 800129c:	6039      	str	r1, [r7, #0]
	char temp;

	while (end>begin)
 800129e:	e00d      	b.n	80012bc <__reverse+0x28>
	{
		temp=*end;
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	73fb      	strb	r3, [r7, #15]
		*end--=*begin;
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	1e5a      	subs	r2, r3, #1
 80012aa:	603a      	str	r2, [r7, #0]
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	7812      	ldrb	r2, [r2, #0]
 80012b0:	701a      	strb	r2, [r3, #0]
		*begin++=temp;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	1c5a      	adds	r2, r3, #1
 80012b6:	607a      	str	r2, [r7, #4]
 80012b8:	7bfa      	ldrb	r2, [r7, #15]
 80012ba:	701a      	strb	r2, [r3, #0]
	while (end>begin)
 80012bc:	683a      	ldr	r2, [r7, #0]
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	429a      	cmp	r2, r3
 80012c2:	d8ed      	bhi.n	80012a0 <__reverse+0xc>
	}
}
 80012c4:	bf00      	nop
 80012c6:	bf00      	nop
 80012c8:	3714      	adds	r7, #20
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
	...

080012d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d8:	f002 fe53 	bl	8003f82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012dc:	f000 f834 	bl	8001348 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012e0:	f000 f936 	bl	8001550 <MX_GPIO_Init>
  MX_ADC1_Init();
 80012e4:	f000 f892 	bl	800140c <MX_ADC1_Init>
  MX_SPI1_Init();
 80012e8:	f000 f8f4 	bl	80014d4 <MX_SPI1_Init>

//  // Konfiguracja ADC z DMA
//  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
//  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)value, 2);

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80012ec:	217f      	movs	r1, #127	; 0x7f
 80012ee:	4813      	ldr	r0, [pc, #76]	; (800133c <main+0x68>)
 80012f0:	f003 ff64 	bl	80051bc <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 80012f4:	4811      	ldr	r0, [pc, #68]	; (800133c <main+0x68>)
 80012f6:	f003 f9ff 	bl	80046f8 <HAL_ADC_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  ssd1327_SpiInit(&hspi1);
 80012fa:	4811      	ldr	r0, [pc, #68]	; (8001340 <main+0x6c>)
 80012fc:	f002 fb36 	bl	800396c <ssd1327_SpiInit>
  ssd1327_CLR();
 8001300:	f002 fbee 	bl	8003ae0 <ssd1327_CLR>
  ssd1327_display();
 8001304:	f002 fbb4 	bl	8003a70 <ssd1327_display>

  start_game();
 8001308:	f001 ff44 	bl	8003194 <start_game>
  add_enemy();
 800130c:	f001 ffda 	bl	80032c4 <add_enemy>

  while (1)
  {
		switch (state)
 8001310:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <main+0x70>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b02      	cmp	r3, #2
 8001316:	d00c      	beq.n	8001332 <main+0x5e>
 8001318:	2b02      	cmp	r3, #2
 800131a:	dcf9      	bgt.n	8001310 <main+0x3c>
 800131c:	2b00      	cmp	r3, #0
 800131e:	d002      	beq.n	8001326 <main+0x52>
 8001320:	2b01      	cmp	r3, #1
 8001322:	d003      	beq.n	800132c <main+0x58>
 8001324:	e7f4      	b.n	8001310 <main+0x3c>
		{
		case st_menu:
			run_menu(); break;
 8001326:	f001 fee3 	bl	80030f0 <run_menu>
 800132a:	e005      	b.n	8001338 <main+0x64>
		case st_playing:
			run_game(); break;
 800132c:	f001 fece 	bl	80030cc <run_game>
 8001330:	e002      	b.n	8001338 <main+0x64>
		case st_dead:
			run_dead();	break;
 8001332:	f000 fb2b 	bl	800198c <run_dead>
 8001336:	bf00      	nop
		switch (state)
 8001338:	e7ea      	b.n	8001310 <main+0x3c>
 800133a:	bf00      	nop
 800133c:	200000a0 	.word	0x200000a0
 8001340:	20000104 	.word	0x20000104
 8001344:	20001a0c 	.word	0x20001a0c

08001348 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b096      	sub	sp, #88	; 0x58
 800134c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800134e:	f107 0314 	add.w	r3, r7, #20
 8001352:	2244      	movs	r2, #68	; 0x44
 8001354:	2100      	movs	r1, #0
 8001356:	4618      	mov	r0, r3
 8001358:	f005 ff1c 	bl	8007194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800135c:	463b      	mov	r3, r7
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
 8001368:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800136a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800136e:	f004 fa23 	bl	80057b8 <HAL_PWREx_ControlVoltageScaling>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001378:	f002 fab8 	bl	80038ec <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800137c:	f004 f9fe 	bl	800577c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001380:	4b21      	ldr	r3, [pc, #132]	; (8001408 <SystemClock_Config+0xc0>)
 8001382:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001386:	4a20      	ldr	r2, [pc, #128]	; (8001408 <SystemClock_Config+0xc0>)
 8001388:	f023 0318 	bic.w	r3, r3, #24
 800138c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001390:	2314      	movs	r3, #20
 8001392:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001394:	2301      	movs	r3, #1
 8001396:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001398:	2301      	movs	r3, #1
 800139a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800139c:	2300      	movs	r3, #0
 800139e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013a0:	2360      	movs	r3, #96	; 0x60
 80013a2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013a4:	2302      	movs	r3, #2
 80013a6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80013a8:	2301      	movs	r3, #1
 80013aa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013ac:	2301      	movs	r3, #1
 80013ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80013b0:	2328      	movs	r3, #40	; 0x28
 80013b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013b4:	2307      	movs	r3, #7
 80013b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013b8:	2302      	movs	r3, #2
 80013ba:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013bc:	2302      	movs	r3, #2
 80013be:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c0:	f107 0314 	add.w	r3, r7, #20
 80013c4:	4618      	mov	r0, r3
 80013c6:	f004 fa4d 	bl	8005864 <HAL_RCC_OscConfig>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80013d0:	f002 fa8c 	bl	80038ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d4:	230f      	movs	r3, #15
 80013d6:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013d8:	2303      	movs	r3, #3
 80013da:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013dc:	2300      	movs	r3, #0
 80013de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013e8:	463b      	mov	r3, r7
 80013ea:	2104      	movs	r1, #4
 80013ec:	4618      	mov	r0, r3
 80013ee:	f004 fe4d 	bl	800608c <HAL_RCC_ClockConfig>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80013f8:	f002 fa78 	bl	80038ec <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 80013fc:	f005 fa28 	bl	8006850 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001400:	bf00      	nop
 8001402:	3758      	adds	r7, #88	; 0x58
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	40021000 	.word	0x40021000

0800140c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001412:	463b      	mov	r3, r7
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
 8001420:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001422:	4b29      	ldr	r3, [pc, #164]	; (80014c8 <MX_ADC1_Init+0xbc>)
 8001424:	4a29      	ldr	r2, [pc, #164]	; (80014cc <MX_ADC1_Init+0xc0>)
 8001426:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001428:	4b27      	ldr	r3, [pc, #156]	; (80014c8 <MX_ADC1_Init+0xbc>)
 800142a:	2200      	movs	r2, #0
 800142c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800142e:	4b26      	ldr	r3, [pc, #152]	; (80014c8 <MX_ADC1_Init+0xbc>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001434:	4b24      	ldr	r3, [pc, #144]	; (80014c8 <MX_ADC1_Init+0xbc>)
 8001436:	2200      	movs	r2, #0
 8001438:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800143a:	4b23      	ldr	r3, [pc, #140]	; (80014c8 <MX_ADC1_Init+0xbc>)
 800143c:	2200      	movs	r2, #0
 800143e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001440:	4b21      	ldr	r3, [pc, #132]	; (80014c8 <MX_ADC1_Init+0xbc>)
 8001442:	2204      	movs	r2, #4
 8001444:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001446:	4b20      	ldr	r3, [pc, #128]	; (80014c8 <MX_ADC1_Init+0xbc>)
 8001448:	2200      	movs	r2, #0
 800144a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800144c:	4b1e      	ldr	r3, [pc, #120]	; (80014c8 <MX_ADC1_Init+0xbc>)
 800144e:	2201      	movs	r2, #1
 8001450:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001452:	4b1d      	ldr	r3, [pc, #116]	; (80014c8 <MX_ADC1_Init+0xbc>)
 8001454:	2201      	movs	r2, #1
 8001456:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001458:	4b1b      	ldr	r3, [pc, #108]	; (80014c8 <MX_ADC1_Init+0xbc>)
 800145a:	2200      	movs	r2, #0
 800145c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001460:	4b19      	ldr	r3, [pc, #100]	; (80014c8 <MX_ADC1_Init+0xbc>)
 8001462:	2200      	movs	r2, #0
 8001464:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001466:	4b18      	ldr	r3, [pc, #96]	; (80014c8 <MX_ADC1_Init+0xbc>)
 8001468:	2200      	movs	r2, #0
 800146a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800146c:	4b16      	ldr	r3, [pc, #88]	; (80014c8 <MX_ADC1_Init+0xbc>)
 800146e:	2200      	movs	r2, #0
 8001470:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001474:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <MX_ADC1_Init+0xbc>)
 8001476:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800147a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800147c:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <MX_ADC1_Init+0xbc>)
 800147e:	2200      	movs	r2, #0
 8001480:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001484:	4810      	ldr	r0, [pc, #64]	; (80014c8 <MX_ADC1_Init+0xbc>)
 8001486:	f002 ffef 	bl	8004468 <HAL_ADC_Init>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8001490:	f002 fa2c 	bl	80038ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001494:	4b0e      	ldr	r3, [pc, #56]	; (80014d0 <MX_ADC1_Init+0xc4>)
 8001496:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001498:	2306      	movs	r3, #6
 800149a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800149c:	2307      	movs	r3, #7
 800149e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014a0:	237f      	movs	r3, #127	; 0x7f
 80014a2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014a4:	2304      	movs	r3, #4
 80014a6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014ac:	463b      	mov	r3, r7
 80014ae:	4619      	mov	r1, r3
 80014b0:	4805      	ldr	r0, [pc, #20]	; (80014c8 <MX_ADC1_Init+0xbc>)
 80014b2:	f003 f991 	bl	80047d8 <HAL_ADC_ConfigChannel>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80014bc:	f002 fa16 	bl	80038ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014c0:	bf00      	nop
 80014c2:	3718      	adds	r7, #24
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200000a0 	.word	0x200000a0
 80014cc:	50040000 	.word	0x50040000
 80014d0:	14f00020 	.word	0x14f00020

080014d4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80014d8:	4b1b      	ldr	r3, [pc, #108]	; (8001548 <MX_SPI1_Init+0x74>)
 80014da:	4a1c      	ldr	r2, [pc, #112]	; (800154c <MX_SPI1_Init+0x78>)
 80014dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80014de:	4b1a      	ldr	r3, [pc, #104]	; (8001548 <MX_SPI1_Init+0x74>)
 80014e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80014e6:	4b18      	ldr	r3, [pc, #96]	; (8001548 <MX_SPI1_Init+0x74>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80014ec:	4b16      	ldr	r3, [pc, #88]	; (8001548 <MX_SPI1_Init+0x74>)
 80014ee:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80014f2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80014f4:	4b14      	ldr	r3, [pc, #80]	; (8001548 <MX_SPI1_Init+0x74>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80014fa:	4b13      	ldr	r3, [pc, #76]	; (8001548 <MX_SPI1_Init+0x74>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001500:	4b11      	ldr	r3, [pc, #68]	; (8001548 <MX_SPI1_Init+0x74>)
 8001502:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001506:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001508:	4b0f      	ldr	r3, [pc, #60]	; (8001548 <MX_SPI1_Init+0x74>)
 800150a:	2210      	movs	r2, #16
 800150c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800150e:	4b0e      	ldr	r3, [pc, #56]	; (8001548 <MX_SPI1_Init+0x74>)
 8001510:	2200      	movs	r2, #0
 8001512:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001514:	4b0c      	ldr	r3, [pc, #48]	; (8001548 <MX_SPI1_Init+0x74>)
 8001516:	2200      	movs	r2, #0
 8001518:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800151a:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <MX_SPI1_Init+0x74>)
 800151c:	2200      	movs	r2, #0
 800151e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001520:	4b09      	ldr	r3, [pc, #36]	; (8001548 <MX_SPI1_Init+0x74>)
 8001522:	2207      	movs	r2, #7
 8001524:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001526:	4b08      	ldr	r3, [pc, #32]	; (8001548 <MX_SPI1_Init+0x74>)
 8001528:	2200      	movs	r2, #0
 800152a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800152c:	4b06      	ldr	r3, [pc, #24]	; (8001548 <MX_SPI1_Init+0x74>)
 800152e:	2208      	movs	r2, #8
 8001530:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001532:	4805      	ldr	r0, [pc, #20]	; (8001548 <MX_SPI1_Init+0x74>)
 8001534:	f005 fa8e 	bl	8006a54 <HAL_SPI_Init>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800153e:	f002 f9d5 	bl	80038ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	20000104 	.word	0x20000104
 800154c:	40013000 	.word	0x40013000

08001550 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001556:	f107 030c 	add.w	r3, r7, #12
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
 8001564:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001566:	4b30      	ldr	r3, [pc, #192]	; (8001628 <MX_GPIO_Init+0xd8>)
 8001568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800156a:	4a2f      	ldr	r2, [pc, #188]	; (8001628 <MX_GPIO_Init+0xd8>)
 800156c:	f043 0304 	orr.w	r3, r3, #4
 8001570:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001572:	4b2d      	ldr	r3, [pc, #180]	; (8001628 <MX_GPIO_Init+0xd8>)
 8001574:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001576:	f003 0304 	and.w	r3, r3, #4
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800157e:	4b2a      	ldr	r3, [pc, #168]	; (8001628 <MX_GPIO_Init+0xd8>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001582:	4a29      	ldr	r2, [pc, #164]	; (8001628 <MX_GPIO_Init+0xd8>)
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	64d3      	str	r3, [r2, #76]	; 0x4c
 800158a:	4b27      	ldr	r3, [pc, #156]	; (8001628 <MX_GPIO_Init+0xd8>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	607b      	str	r3, [r7, #4]
 8001594:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001596:	4b24      	ldr	r3, [pc, #144]	; (8001628 <MX_GPIO_Init+0xd8>)
 8001598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800159a:	4a23      	ldr	r2, [pc, #140]	; (8001628 <MX_GPIO_Init+0xd8>)
 800159c:	f043 0302 	orr.w	r3, r3, #2
 80015a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015a2:	4b21      	ldr	r3, [pc, #132]	; (8001628 <MX_GPIO_Init+0xd8>)
 80015a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	603b      	str	r3, [r7, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 80015ae:	2200      	movs	r2, #0
 80015b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015b8:	f004 f8c8 	bl	800574c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|CS_Pin|DC_Pin, GPIO_PIN_RESET);
 80015bc:	2200      	movs	r2, #0
 80015be:	2138      	movs	r1, #56	; 0x38
 80015c0:	481a      	ldr	r0, [pc, #104]	; (800162c <MX_GPIO_Init+0xdc>)
 80015c2:	f004 f8c3 	bl	800574c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BTN_1_Pin */
  GPIO_InitStruct.Pin = USER_BTN_1_Pin;
 80015c6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015cc:	2300      	movs	r3, #0
 80015ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80015d0:	2302      	movs	r3, #2
 80015d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BTN_1_GPIO_Port, &GPIO_InitStruct);
 80015d4:	f107 030c 	add.w	r3, r7, #12
 80015d8:	4619      	mov	r1, r3
 80015da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015de:	f003 ff33 	bl	8005448 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 80015e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80015e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015e8:	2301      	movs	r3, #1
 80015ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ec:	2300      	movs	r3, #0
 80015ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f0:	2300      	movs	r3, #0
 80015f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80015f4:	f107 030c 	add.w	r3, r7, #12
 80015f8:	4619      	mov	r1, r3
 80015fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015fe:	f003 ff23 	bl	8005448 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin CS_Pin DC_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|CS_Pin|DC_Pin;
 8001602:	2338      	movs	r3, #56	; 0x38
 8001604:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001606:	2301      	movs	r3, #1
 8001608:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800160e:	2300      	movs	r3, #0
 8001610:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001612:	f107 030c 	add.w	r3, r7, #12
 8001616:	4619      	mov	r1, r3
 8001618:	4804      	ldr	r0, [pc, #16]	; (800162c <MX_GPIO_Init+0xdc>)
 800161a:	f003 ff15 	bl	8005448 <HAL_GPIO_Init>

}
 800161e:	bf00      	nop
 8001620:	3720      	adds	r7, #32
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40021000 	.word	0x40021000
 800162c:	48000400 	.word	0x48000400

08001630 <add_backgrand>:

/* USER CODE BEGIN 4 */

void add_backgrand(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
	 * Dodatkowo ustawia losowe parametry odswiezania jej oraz
	 * losowe położenie na osi Y.
	 */
	uint8_t i;

	for(i = 0; i < num_backgrand; i++)
 8001636:	2300      	movs	r3, #0
 8001638:	71fb      	strb	r3, [r7, #7]
 800163a:	e052      	b.n	80016e2 <add_backgrand+0xb2>
	{
		if(!backgrand[i].active)
 800163c:	79fa      	ldrb	r2, [r7, #7]
 800163e:	492d      	ldr	r1, [pc, #180]	; (80016f4 <add_backgrand+0xc4>)
 8001640:	4613      	mov	r3, r2
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	4413      	add	r3, r2
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	440b      	add	r3, r1
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	f083 0301 	eor.w	r3, r3, #1
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d042      	beq.n	80016dc <add_backgrand+0xac>
		{
			backgrand[i].active = true;
 8001656:	79fa      	ldrb	r2, [r7, #7]
 8001658:	4926      	ldr	r1, [pc, #152]	; (80016f4 <add_backgrand+0xc4>)
 800165a:	4613      	mov	r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	4413      	add	r3, r2
 8001660:	009b      	lsls	r3, r3, #2
 8001662:	440b      	add	r3, r1
 8001664:	2201      	movs	r2, #1
 8001666:	701a      	strb	r2, [r3, #0]
			backgrand[i].x 		= 128;
 8001668:	79fa      	ldrb	r2, [r7, #7]
 800166a:	4922      	ldr	r1, [pc, #136]	; (80016f4 <add_backgrand+0xc4>)
 800166c:	4613      	mov	r3, r2
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	4413      	add	r3, r2
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	440b      	add	r3, r1
 8001676:	3304      	adds	r3, #4
 8001678:	2280      	movs	r2, #128	; 0x80
 800167a:	601a      	str	r2, [r3, #0]
			backgrand[i].y		= (rand()%(screen_height-10)) +10;
 800167c:	f005 fd92 	bl	80071a4 <rand>
 8001680:	4602      	mov	r2, r0
 8001682:	4b1d      	ldr	r3, [pc, #116]	; (80016f8 <add_backgrand+0xc8>)
 8001684:	fb83 1302 	smull	r1, r3, r3, r2
 8001688:	1119      	asrs	r1, r3, #4
 800168a:	17d3      	asrs	r3, r2, #31
 800168c:	1acb      	subs	r3, r1, r3
 800168e:	2176      	movs	r1, #118	; 0x76
 8001690:	fb01 f303 	mul.w	r3, r1, r3
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	79fa      	ldrb	r2, [r7, #7]
 8001698:	f103 010a 	add.w	r1, r3, #10
 800169c:	4815      	ldr	r0, [pc, #84]	; (80016f4 <add_backgrand+0xc4>)
 800169e:	4613      	mov	r3, r2
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	4413      	add	r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	4403      	add	r3, r0
 80016a8:	3308      	adds	r3, #8
 80016aa:	6019      	str	r1, [r3, #0]
			backgrand[i].update_delay = (rand()%6)+2; // def. (rand()%4)+2;
 80016ac:	f005 fd7a 	bl	80071a4 <rand>
 80016b0:	4601      	mov	r1, r0
 80016b2:	4b12      	ldr	r3, [pc, #72]	; (80016fc <add_backgrand+0xcc>)
 80016b4:	fb83 3201 	smull	r3, r2, r3, r1
 80016b8:	17cb      	asrs	r3, r1, #31
 80016ba:	1ad2      	subs	r2, r2, r3
 80016bc:	4613      	mov	r3, r2
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	4413      	add	r3, r2
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	1aca      	subs	r2, r1, r3
 80016c6:	79f9      	ldrb	r1, [r7, #7]
 80016c8:	3202      	adds	r2, #2
 80016ca:	480a      	ldr	r0, [pc, #40]	; (80016f4 <add_backgrand+0xc4>)
 80016cc:	460b      	mov	r3, r1
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	440b      	add	r3, r1
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	4403      	add	r3, r0
 80016d6:	3310      	adds	r3, #16
 80016d8:	601a      	str	r2, [r3, #0]

			break;
 80016da:	e006      	b.n	80016ea <add_backgrand+0xba>
	for(i = 0; i < num_backgrand; i++)
 80016dc:	79fb      	ldrb	r3, [r7, #7]
 80016de:	3301      	adds	r3, #1
 80016e0:	71fb      	strb	r3, [r7, #7]
 80016e2:	79fb      	ldrb	r3, [r7, #7]
 80016e4:	2bf9      	cmp	r3, #249	; 0xf9
 80016e6:	d9a9      	bls.n	800163c <add_backgrand+0xc>
		}
	}
}
 80016e8:	bf00      	nop
 80016ea:	bf00      	nop
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	20000614 	.word	0x20000614
 80016f8:	22b63cbf 	.word	0x22b63cbf
 80016fc:	2aaaaaab 	.word	0x2aaaaaab

08001700 <update_backgrand>:

void update_backgrand(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
	 * Przesuwa elementy , oraz losuje kiedy ma
	 * zostać dodany nowy element.
	 */
	uint8_t i;

	for(i = 0; i < num_backgrand; i++)
 8001706:	2300      	movs	r3, #0
 8001708:	71fb      	strb	r3, [r7, #7]
 800170a:	e06e      	b.n	80017ea <update_backgrand+0xea>
	{
		if(backgrand[i].active)
 800170c:	79fa      	ldrb	r2, [r7, #7]
 800170e:	4943      	ldr	r1, [pc, #268]	; (800181c <update_backgrand+0x11c>)
 8001710:	4613      	mov	r3, r2
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	440b      	add	r3, r1
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d061      	beq.n	80017e4 <update_backgrand+0xe4>
		{
			backgrand[i].next_update -= 1;
 8001720:	79fa      	ldrb	r2, [r7, #7]
 8001722:	493e      	ldr	r1, [pc, #248]	; (800181c <update_backgrand+0x11c>)
 8001724:	4613      	mov	r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	440b      	add	r3, r1
 800172e:	330c      	adds	r3, #12
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	79fa      	ldrb	r2, [r7, #7]
 8001734:	1e59      	subs	r1, r3, #1
 8001736:	4839      	ldr	r0, [pc, #228]	; (800181c <update_backgrand+0x11c>)
 8001738:	4613      	mov	r3, r2
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	4413      	add	r3, r2
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	4403      	add	r3, r0
 8001742:	330c      	adds	r3, #12
 8001744:	6019      	str	r1, [r3, #0]
			if(backgrand[i].next_update <= 0)
 8001746:	79fa      	ldrb	r2, [r7, #7]
 8001748:	4934      	ldr	r1, [pc, #208]	; (800181c <update_backgrand+0x11c>)
 800174a:	4613      	mov	r3, r2
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	4413      	add	r3, r2
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	440b      	add	r3, r1
 8001754:	330c      	adds	r3, #12
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	dc43      	bgt.n	80017e4 <update_backgrand+0xe4>
			{
				backgrand[i].next_update = backgrand[i].update_delay;
 800175c:	79f9      	ldrb	r1, [r7, #7]
 800175e:	79fa      	ldrb	r2, [r7, #7]
 8001760:	482e      	ldr	r0, [pc, #184]	; (800181c <update_backgrand+0x11c>)
 8001762:	460b      	mov	r3, r1
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	440b      	add	r3, r1
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	4403      	add	r3, r0
 800176c:	3310      	adds	r3, #16
 800176e:	6819      	ldr	r1, [r3, #0]
 8001770:	482a      	ldr	r0, [pc, #168]	; (800181c <update_backgrand+0x11c>)
 8001772:	4613      	mov	r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4413      	add	r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	4403      	add	r3, r0
 800177c:	330c      	adds	r3, #12
 800177e:	6019      	str	r1, [r3, #0]
				if(backgrand[i].active)
 8001780:	79fa      	ldrb	r2, [r7, #7]
 8001782:	4926      	ldr	r1, [pc, #152]	; (800181c <update_backgrand+0x11c>)
 8001784:	4613      	mov	r3, r2
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	4413      	add	r3, r2
 800178a:	009b      	lsls	r3, r3, #2
 800178c:	440b      	add	r3, r1
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d027      	beq.n	80017e4 <update_backgrand+0xe4>
				{
					backgrand[i].x -= 1;
 8001794:	79fa      	ldrb	r2, [r7, #7]
 8001796:	4921      	ldr	r1, [pc, #132]	; (800181c <update_backgrand+0x11c>)
 8001798:	4613      	mov	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	4413      	add	r3, r2
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	440b      	add	r3, r1
 80017a2:	3304      	adds	r3, #4
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	79fa      	ldrb	r2, [r7, #7]
 80017a8:	1e59      	subs	r1, r3, #1
 80017aa:	481c      	ldr	r0, [pc, #112]	; (800181c <update_backgrand+0x11c>)
 80017ac:	4613      	mov	r3, r2
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	4413      	add	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	4403      	add	r3, r0
 80017b6:	3304      	adds	r3, #4
 80017b8:	6019      	str	r1, [r3, #0]

					if(backgrand[i].x <= -2)
 80017ba:	79fa      	ldrb	r2, [r7, #7]
 80017bc:	4917      	ldr	r1, [pc, #92]	; (800181c <update_backgrand+0x11c>)
 80017be:	4613      	mov	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4413      	add	r3, r2
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	440b      	add	r3, r1
 80017c8:	3304      	adds	r3, #4
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d0:	da08      	bge.n	80017e4 <update_backgrand+0xe4>
						backgrand[i].active = false;
 80017d2:	79fa      	ldrb	r2, [r7, #7]
 80017d4:	4911      	ldr	r1, [pc, #68]	; (800181c <update_backgrand+0x11c>)
 80017d6:	4613      	mov	r3, r2
 80017d8:	009b      	lsls	r3, r3, #2
 80017da:	4413      	add	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	440b      	add	r3, r1
 80017e0:	2200      	movs	r2, #0
 80017e2:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < num_backgrand; i++)
 80017e4:	79fb      	ldrb	r3, [r7, #7]
 80017e6:	3301      	adds	r3, #1
 80017e8:	71fb      	strb	r3, [r7, #7]
 80017ea:	79fb      	ldrb	r3, [r7, #7]
 80017ec:	2bf9      	cmp	r3, #249	; 0xf9
 80017ee:	d98d      	bls.n	800170c <update_backgrand+0xc>
				}
			}
		}
	}

	if ((rand()%100) < num_backgrand_freq) 		//Częstotliwość dodawania tła
 80017f0:	f005 fcd8 	bl	80071a4 <rand>
 80017f4:	4602      	mov	r2, r0
 80017f6:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <update_backgrand+0x120>)
 80017f8:	fb83 1302 	smull	r1, r3, r3, r2
 80017fc:	1159      	asrs	r1, r3, #5
 80017fe:	17d3      	asrs	r3, r2, #31
 8001800:	1acb      	subs	r3, r1, r3
 8001802:	2164      	movs	r1, #100	; 0x64
 8001804:	fb01 f303 	mul.w	r3, r1, r3
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b0b      	cmp	r3, #11
 800180c:	dc01      	bgt.n	8001812 <update_backgrand+0x112>
		add_backgrand();
 800180e:	f7ff ff0f 	bl	8001630 <add_backgrand>

}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	20000614 	.word	0x20000614
 8001820:	51eb851f 	.word	0x51eb851f

08001824 <update_lvl>:

void update_lvl(void)
{
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
	 * do jej postepu.
	 */
	static uint8_t i = 0;

	//Obliczanie postepu gry
	if(i > 70) //poprawne dzia�anie 128 (cały ekran)
 8001828:	4b55      	ldr	r3, [pc, #340]	; (8001980 <update_lvl+0x15c>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b46      	cmp	r3, #70	; 0x46
 800182e:	d907      	bls.n	8001840 <update_lvl+0x1c>
	{
		player.game_progres += 1;
 8001830:	4b54      	ldr	r3, [pc, #336]	; (8001984 <update_lvl+0x160>)
 8001832:	699b      	ldr	r3, [r3, #24]
 8001834:	3301      	adds	r3, #1
 8001836:	4a53      	ldr	r2, [pc, #332]	; (8001984 <update_lvl+0x160>)
 8001838:	6193      	str	r3, [r2, #24]
		i = 0;
 800183a:	4b51      	ldr	r3, [pc, #324]	; (8001980 <update_lvl+0x15c>)
 800183c:	2200      	movs	r2, #0
 800183e:	701a      	strb	r2, [r3, #0]
	}

	//Jesli boss nie aktywny naliczaj postep
	if(!boss.active) i++;
 8001840:	4b51      	ldr	r3, [pc, #324]	; (8001988 <update_lvl+0x164>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	f083 0301 	eor.w	r3, r3, #1
 8001848:	b2db      	uxtb	r3, r3
 800184a:	2b00      	cmp	r3, #0
 800184c:	d005      	beq.n	800185a <update_lvl+0x36>
 800184e:	4b4c      	ldr	r3, [pc, #304]	; (8001980 <update_lvl+0x15c>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	3301      	adds	r3, #1
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4b4a      	ldr	r3, [pc, #296]	; (8001980 <update_lvl+0x15c>)
 8001858:	701a      	strb	r2, [r3, #0]

	//---- Momenty pojawienia sie bosa -----
	//Oraz jego parametry
	//boss.update_delay = x; powienien on posiadac pażystą liczbę ponieważ
	//w innym wypadku z niewiadomych przyczyn wysupje sie jego animacja.
	if(player.game_progres == 29)
 800185a:	4b4a      	ldr	r3, [pc, #296]	; (8001984 <update_lvl+0x160>)
 800185c:	699b      	ldr	r3, [r3, #24]
 800185e:	2b1d      	cmp	r3, #29
 8001860:	d10d      	bne.n	800187e <update_lvl+0x5a>
	{
		boss.active = true;
 8001862:	4b49      	ldr	r3, [pc, #292]	; (8001988 <update_lvl+0x164>)
 8001864:	2201      	movs	r2, #1
 8001866:	701a      	strb	r2, [r3, #0]
		boss.lives = 3;
 8001868:	4b47      	ldr	r3, [pc, #284]	; (8001988 <update_lvl+0x164>)
 800186a:	2203      	movs	r2, #3
 800186c:	615a      	str	r2, [r3, #20]
		boss.update_delay = 4;
 800186e:	4b46      	ldr	r3, [pc, #280]	; (8001988 <update_lvl+0x164>)
 8001870:	2204      	movs	r2, #4
 8001872:	611a      	str	r2, [r3, #16]
		player.game_progres += 1;
 8001874:	4b43      	ldr	r3, [pc, #268]	; (8001984 <update_lvl+0x160>)
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	3301      	adds	r3, #1
 800187a:	4a42      	ldr	r2, [pc, #264]	; (8001984 <update_lvl+0x160>)
 800187c:	6193      	str	r3, [r2, #24]

	}
	if(player.game_progres == 59)
 800187e:	4b41      	ldr	r3, [pc, #260]	; (8001984 <update_lvl+0x160>)
 8001880:	699b      	ldr	r3, [r3, #24]
 8001882:	2b3b      	cmp	r3, #59	; 0x3b
 8001884:	d10d      	bne.n	80018a2 <update_lvl+0x7e>
	{
		boss.active = true;
 8001886:	4b40      	ldr	r3, [pc, #256]	; (8001988 <update_lvl+0x164>)
 8001888:	2201      	movs	r2, #1
 800188a:	701a      	strb	r2, [r3, #0]
		boss.lives = 6;
 800188c:	4b3e      	ldr	r3, [pc, #248]	; (8001988 <update_lvl+0x164>)
 800188e:	2206      	movs	r2, #6
 8001890:	615a      	str	r2, [r3, #20]
		boss.update_delay = 2;
 8001892:	4b3d      	ldr	r3, [pc, #244]	; (8001988 <update_lvl+0x164>)
 8001894:	2202      	movs	r2, #2
 8001896:	611a      	str	r2, [r3, #16]
		player.game_progres += 1;
 8001898:	4b3a      	ldr	r3, [pc, #232]	; (8001984 <update_lvl+0x160>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	3301      	adds	r3, #1
 800189e:	4a39      	ldr	r2, [pc, #228]	; (8001984 <update_lvl+0x160>)
 80018a0:	6193      	str	r3, [r2, #24]
	}
	//--------------------------------------

	//Kolejne levele
	if(player.game_progres > 9 && player.game_progres < 10 )
 80018a2:	4b38      	ldr	r3, [pc, #224]	; (8001984 <update_lvl+0x160>)
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	2b09      	cmp	r3, #9
 80018a8:	dd06      	ble.n	80018b8 <update_lvl+0x94>
 80018aa:	4b36      	ldr	r3, [pc, #216]	; (8001984 <update_lvl+0x160>)
 80018ac:	699b      	ldr	r3, [r3, #24]
 80018ae:	2b09      	cmp	r3, #9
 80018b0:	dc02      	bgt.n	80018b8 <update_lvl+0x94>
		player.level = 1;
 80018b2:	4b34      	ldr	r3, [pc, #208]	; (8001984 <update_lvl+0x160>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	615a      	str	r2, [r3, #20]
	if(player.game_progres > 10 && player.game_progres < 19)
 80018b8:	4b32      	ldr	r3, [pc, #200]	; (8001984 <update_lvl+0x160>)
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	2b0a      	cmp	r3, #10
 80018be:	dd06      	ble.n	80018ce <update_lvl+0xaa>
 80018c0:	4b30      	ldr	r3, [pc, #192]	; (8001984 <update_lvl+0x160>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	2b12      	cmp	r3, #18
 80018c6:	dc02      	bgt.n	80018ce <update_lvl+0xaa>
		player.level = 2;
 80018c8:	4b2e      	ldr	r3, [pc, #184]	; (8001984 <update_lvl+0x160>)
 80018ca:	2202      	movs	r2, #2
 80018cc:	615a      	str	r2, [r3, #20]
	if(player.game_progres > 20 && player.game_progres < 29)
 80018ce:	4b2d      	ldr	r3, [pc, #180]	; (8001984 <update_lvl+0x160>)
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	2b14      	cmp	r3, #20
 80018d4:	dd06      	ble.n	80018e4 <update_lvl+0xc0>
 80018d6:	4b2b      	ldr	r3, [pc, #172]	; (8001984 <update_lvl+0x160>)
 80018d8:	699b      	ldr	r3, [r3, #24]
 80018da:	2b1c      	cmp	r3, #28
 80018dc:	dc02      	bgt.n	80018e4 <update_lvl+0xc0>
		player.level = 3;
 80018de:	4b29      	ldr	r3, [pc, #164]	; (8001984 <update_lvl+0x160>)
 80018e0:	2203      	movs	r2, #3
 80018e2:	615a      	str	r2, [r3, #20]
	if(player.game_progres > 30 && player.game_progres < 39)
 80018e4:	4b27      	ldr	r3, [pc, #156]	; (8001984 <update_lvl+0x160>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	2b1e      	cmp	r3, #30
 80018ea:	dd06      	ble.n	80018fa <update_lvl+0xd6>
 80018ec:	4b25      	ldr	r3, [pc, #148]	; (8001984 <update_lvl+0x160>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	2b26      	cmp	r3, #38	; 0x26
 80018f2:	dc02      	bgt.n	80018fa <update_lvl+0xd6>
		player.level = 4;
 80018f4:	4b23      	ldr	r3, [pc, #140]	; (8001984 <update_lvl+0x160>)
 80018f6:	2204      	movs	r2, #4
 80018f8:	615a      	str	r2, [r3, #20]
	if(player.game_progres > 40 && player.game_progres < 49)
 80018fa:	4b22      	ldr	r3, [pc, #136]	; (8001984 <update_lvl+0x160>)
 80018fc:	699b      	ldr	r3, [r3, #24]
 80018fe:	2b28      	cmp	r3, #40	; 0x28
 8001900:	dd06      	ble.n	8001910 <update_lvl+0xec>
 8001902:	4b20      	ldr	r3, [pc, #128]	; (8001984 <update_lvl+0x160>)
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	2b30      	cmp	r3, #48	; 0x30
 8001908:	dc02      	bgt.n	8001910 <update_lvl+0xec>
		player.level = 5;
 800190a:	4b1e      	ldr	r3, [pc, #120]	; (8001984 <update_lvl+0x160>)
 800190c:	2205      	movs	r2, #5
 800190e:	615a      	str	r2, [r3, #20]
	if(player.game_progres > 50 && player.game_progres < 59)
 8001910:	4b1c      	ldr	r3, [pc, #112]	; (8001984 <update_lvl+0x160>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	2b32      	cmp	r3, #50	; 0x32
 8001916:	dd06      	ble.n	8001926 <update_lvl+0x102>
 8001918:	4b1a      	ldr	r3, [pc, #104]	; (8001984 <update_lvl+0x160>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	2b3a      	cmp	r3, #58	; 0x3a
 800191e:	dc02      	bgt.n	8001926 <update_lvl+0x102>
		player.level = 6;
 8001920:	4b18      	ldr	r3, [pc, #96]	; (8001984 <update_lvl+0x160>)
 8001922:	2206      	movs	r2, #6
 8001924:	615a      	str	r2, [r3, #20]
	if(player.game_progres > 60 && player.game_progres < 69)
 8001926:	4b17      	ldr	r3, [pc, #92]	; (8001984 <update_lvl+0x160>)
 8001928:	699b      	ldr	r3, [r3, #24]
 800192a:	2b3c      	cmp	r3, #60	; 0x3c
 800192c:	dd06      	ble.n	800193c <update_lvl+0x118>
 800192e:	4b15      	ldr	r3, [pc, #84]	; (8001984 <update_lvl+0x160>)
 8001930:	699b      	ldr	r3, [r3, #24]
 8001932:	2b44      	cmp	r3, #68	; 0x44
 8001934:	dc02      	bgt.n	800193c <update_lvl+0x118>
		player.level = 7;
 8001936:	4b13      	ldr	r3, [pc, #76]	; (8001984 <update_lvl+0x160>)
 8001938:	2207      	movs	r2, #7
 800193a:	615a      	str	r2, [r3, #20]
	if(player.game_progres > 70 && player.game_progres < 79)
 800193c:	4b11      	ldr	r3, [pc, #68]	; (8001984 <update_lvl+0x160>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	2b46      	cmp	r3, #70	; 0x46
 8001942:	dd06      	ble.n	8001952 <update_lvl+0x12e>
 8001944:	4b0f      	ldr	r3, [pc, #60]	; (8001984 <update_lvl+0x160>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	2b4e      	cmp	r3, #78	; 0x4e
 800194a:	dc02      	bgt.n	8001952 <update_lvl+0x12e>
		player.level = 8;
 800194c:	4b0d      	ldr	r3, [pc, #52]	; (8001984 <update_lvl+0x160>)
 800194e:	2208      	movs	r2, #8
 8001950:	615a      	str	r2, [r3, #20]
	if(player.game_progres > 80 && player.game_progres < 89)
 8001952:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <update_lvl+0x160>)
 8001954:	699b      	ldr	r3, [r3, #24]
 8001956:	2b50      	cmp	r3, #80	; 0x50
 8001958:	dd06      	ble.n	8001968 <update_lvl+0x144>
 800195a:	4b0a      	ldr	r3, [pc, #40]	; (8001984 <update_lvl+0x160>)
 800195c:	699b      	ldr	r3, [r3, #24]
 800195e:	2b58      	cmp	r3, #88	; 0x58
 8001960:	dc02      	bgt.n	8001968 <update_lvl+0x144>
		player.level = 9;
 8001962:	4b08      	ldr	r3, [pc, #32]	; (8001984 <update_lvl+0x160>)
 8001964:	2209      	movs	r2, #9
 8001966:	615a      	str	r2, [r3, #20]
	if(player.game_progres > 90)
 8001968:	4b06      	ldr	r3, [pc, #24]	; (8001984 <update_lvl+0x160>)
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	2b5a      	cmp	r3, #90	; 0x5a
 800196e:	dd02      	ble.n	8001976 <update_lvl+0x152>
		player.level = 10;
 8001970:	4b04      	ldr	r3, [pc, #16]	; (8001984 <update_lvl+0x160>)
 8001972:	220a      	movs	r2, #10
 8001974:	615a      	str	r2, [r3, #20]

}
 8001976:	bf00      	nop
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr
 8001980:	20001a14 	.word	0x20001a14
 8001984:	20000168 	.word	0x20000168
 8001988:	2000199c 	.word	0x2000199c

0800198c <run_dead>:

void run_dead(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af02      	add	r7, sp, #8
		eeprom_write_byte(eeprom_magic_addr_1, eeprom_magic_number_1);
	}
	*/
	//Pokazanie wyniku i najwyższego wyniku

	x += dx;
 8001992:	4b22      	ldr	r3, [pc, #136]	; (8001a1c <run_dead+0x90>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	4b22      	ldr	r3, [pc, #136]	; (8001a20 <run_dead+0x94>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4413      	add	r3, r2
 800199c:	4a1f      	ldr	r2, [pc, #124]	; (8001a1c <run_dead+0x90>)
 800199e:	6013      	str	r3, [r2, #0]
	if (x < 1 || x > 55) dx = -dx;
 80019a0:	4b1e      	ldr	r3, [pc, #120]	; (8001a1c <run_dead+0x90>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	dd03      	ble.n	80019b0 <run_dead+0x24>
 80019a8:	4b1c      	ldr	r3, [pc, #112]	; (8001a1c <run_dead+0x90>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2b37      	cmp	r3, #55	; 0x37
 80019ae:	dd04      	ble.n	80019ba <run_dead+0x2e>
 80019b0:	4b1b      	ldr	r3, [pc, #108]	; (8001a20 <run_dead+0x94>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	425b      	negs	r3, r3
 80019b6:	4a1a      	ldr	r2, [pc, #104]	; (8001a20 <run_dead+0x94>)
 80019b8:	6013      	str	r3, [r2, #0]
	ssd1327_CLR();
 80019ba:	f002 f891 	bl	8003ae0 <ssd1327_CLR>
	GFX_DrowBitMap_P(x,(screen_height/2) - 4,Defeated_map,67,16,1);
 80019be:	4b17      	ldr	r3, [pc, #92]	; (8001a1c <run_dead+0x90>)
 80019c0:	6818      	ldr	r0, [r3, #0]
 80019c2:	2301      	movs	r3, #1
 80019c4:	9301      	str	r3, [sp, #4]
 80019c6:	2310      	movs	r3, #16
 80019c8:	9300      	str	r3, [sp, #0]
 80019ca:	2343      	movs	r3, #67	; 0x43
 80019cc:	4a15      	ldr	r2, [pc, #84]	; (8001a24 <run_dead+0x98>)
 80019ce:	213c      	movs	r1, #60	; 0x3c
 80019d0:	f7ff f9e6 	bl	8000da0 <GFX_DrowBitMap_P>
	GFX_DrowBitMap_P(35,(screen_height/2) + 24,Score_map,37,10,1);
 80019d4:	2301      	movs	r3, #1
 80019d6:	9301      	str	r3, [sp, #4]
 80019d8:	230a      	movs	r3, #10
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	2325      	movs	r3, #37	; 0x25
 80019de:	4a12      	ldr	r2, [pc, #72]	; (8001a28 <run_dead+0x9c>)
 80019e0:	2158      	movs	r1, #88	; 0x58
 80019e2:	2023      	movs	r0, #35	; 0x23
 80019e4:	f7ff f9dc 	bl	8000da0 <GFX_DrowBitMap_P>
	GFX_PutInt(73,(screen_height/2) + 27,player.score,1,1,0);
 80019e8:	4b10      	ldr	r3, [pc, #64]	; (8001a2c <run_dead+0xa0>)
 80019ea:	689a      	ldr	r2, [r3, #8]
 80019ec:	2300      	movs	r3, #0
 80019ee:	9301      	str	r3, [sp, #4]
 80019f0:	2301      	movs	r3, #1
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	2301      	movs	r3, #1
 80019f6:	215b      	movs	r1, #91	; 0x5b
 80019f8:	2049      	movs	r0, #73	; 0x49
 80019fa:	f7ff fb63 	bl	80010c4 <GFX_PutInt>
	//GFX_DrowBitMap_P(36,40,Best_map,27,10,1);
	//GFX_PutInt(73,43,player.high_score,1,1,0);
	ssd1327_display();
 80019fe:	f002 f837 	bl	8003a70 <ssd1327_display>

	if(button_pressed())
 8001a02:	f001 ff43 	bl	800388c <button_pressed>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d004      	beq.n	8001a16 <run_dead+0x8a>
	{
		play_dead_anim();
 8001a0c:	f000 f812 	bl	8001a34 <play_dead_anim>
		state = st_menu;
 8001a10:	4b07      	ldr	r3, [pc, #28]	; (8001a30 <run_dead+0xa4>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	701a      	strb	r2, [r3, #0]
	}
}
 8001a16:	bf00      	nop
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	20001a18 	.word	0x20001a18
 8001a20:	20000000 	.word	0x20000000
 8001a24:	0800962c 	.word	0x0800962c
 8001a28:	080095f8 	.word	0x080095f8
 8001a2c:	20000168 	.word	0x20000168
 8001a30:	20001a0c 	.word	0x20001a0c

08001a34 <play_dead_anim>:

void play_dead_anim(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af02      	add	r7, sp, #8
	/*
	 * Animacja miedzy poczczegolnymi ekranami. Daje złudzenie starej gry.
	 */
	uint8_t i;

	for (i = 0; i < 10; ++i)
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	71fb      	strb	r3, [r7, #7]
 8001a3e:	e012      	b.n	8001a66 <play_dead_anim+0x32>
	{
		ssd1327_CLR();
 8001a40:	f002 f84e 	bl	8003ae0 <ssd1327_CLR>
		GFX_FillRect(0,0,128,128,1);
 8001a44:	2301      	movs	r3, #1
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	2380      	movs	r3, #128	; 0x80
 8001a4a:	2280      	movs	r2, #128	; 0x80
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	2000      	movs	r0, #0
 8001a50:	f7ff faae 	bl	8000fb0 <GFX_FillRect>
		ssd1327_display();
 8001a54:	f002 f80c 	bl	8003a70 <ssd1327_display>

		ssd1327_CLR();
 8001a58:	f002 f842 	bl	8003ae0 <ssd1327_CLR>
		ssd1327_display();
 8001a5c:	f002 f808 	bl	8003a70 <ssd1327_display>
	for (i = 0; i < 10; ++i)
 8001a60:	79fb      	ldrb	r3, [r7, #7]
 8001a62:	3301      	adds	r3, #1
 8001a64:	71fb      	strb	r3, [r7, #7]
 8001a66:	79fb      	ldrb	r3, [r7, #7]
 8001a68:	2b09      	cmp	r3, #9
 8001a6a:	d9e9      	bls.n	8001a40 <play_dead_anim+0xc>

	}
}
 8001a6c:	bf00      	nop
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
	...

08001a78 <shoot>:

void shoot(void)
{
 8001a78:	b5b0      	push	{r4, r5, r7, lr}
 8001a7a:	b08c      	sub	sp, #48	; 0x30
 8001a7c:	af00      	add	r7, sp, #0

	int closest_enemy_number;
	int temp_x;
	int temp_y;
	double temp_distance;
	double smolest_distance = 500;
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	4b93      	ldr	r3, [pc, #588]	; (8001cd0 <shoot+0x258>)
 8001a84:	e9c7 2306 	strd	r2, r3, [r7, #24]
	int random_tracking_number;

	for (i = 0; i < num_shots; ++i)
 8001a88:	2300      	movs	r3, #0
 8001a8a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001a8e:	e113      	b.n	8001cb8 <shoot+0x240>
	{
		if (!shoots[i].active)
 8001a90:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001a94:	498f      	ldr	r1, [pc, #572]	; (8001cd4 <shoot+0x25c>)
 8001a96:	4613      	mov	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	4413      	add	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	440b      	add	r3, r1
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	f083 0301 	eor.w	r3, r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	f000 8100 	beq.w	8001cae <shoot+0x236>
		{
			shoots[i].active = true;
 8001aae:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001ab2:	4988      	ldr	r1, [pc, #544]	; (8001cd4 <shoot+0x25c>)
 8001ab4:	4613      	mov	r3, r2
 8001ab6:	009b      	lsls	r3, r3, #2
 8001ab8:	4413      	add	r3, r2
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	440b      	add	r3, r1
 8001abe:	2201      	movs	r2, #1
 8001ac0:	701a      	strb	r2, [r3, #0]
			shoots[i].x = 11;
 8001ac2:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001ac6:	4983      	ldr	r1, [pc, #524]	; (8001cd4 <shoot+0x25c>)
 8001ac8:	4613      	mov	r3, r2
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	4413      	add	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	440b      	add	r3, r1
 8001ad2:	3304      	adds	r3, #4
 8001ad4:	220b      	movs	r2, #11
 8001ad6:	601a      	str	r2, [r3, #0]
			shoots[i].y = player.y + 5;
 8001ad8:	4b7f      	ldr	r3, [pc, #508]	; (8001cd8 <shoot+0x260>)
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001ae0:	1d59      	adds	r1, r3, #5
 8001ae2:	487c      	ldr	r0, [pc, #496]	; (8001cd4 <shoot+0x25c>)
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4413      	add	r3, r2
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4403      	add	r3, r0
 8001aee:	3308      	adds	r3, #8
 8001af0:	6019      	str	r1, [r3, #0]

			//Ustawienie rodzaju strzału
			switch(player.shoot_type)
 8001af2:	4b79      	ldr	r3, [pc, #484]	; (8001cd8 <shoot+0x260>)
 8001af4:	7f1b      	ldrb	r3, [r3, #28]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d002      	beq.n	8001b00 <shoot+0x88>
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d00c      	beq.n	8001b18 <shoot+0xa0>
					// Jeśli nie znalazłeś żadnego celu zachowój się jak normlany strzał
					shoots[i].type = st_normal;
				}
				break;
			}
			return;
 8001afe:	e0e0      	b.n	8001cc2 <shoot+0x24a>
				shoots[i].type = st_normal;
 8001b00:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001b04:	4973      	ldr	r1, [pc, #460]	; (8001cd4 <shoot+0x25c>)
 8001b06:	4613      	mov	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	4413      	add	r3, r2
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	440b      	add	r3, r1
 8001b10:	330c      	adds	r3, #12
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
				break;
 8001b16:	e0c9      	b.n	8001cac <shoot+0x234>
				for(int j = 0; j < num_enemies; j++)
 8001b18:	2300      	movs	r3, #0
 8001b1a:	627b      	str	r3, [r7, #36]	; 0x24
 8001b1c:	e084      	b.n	8001c28 <shoot+0x1b0>
					if(enemies[j].active && !enemies[j].tracked_by_missile)
 8001b1e:	496f      	ldr	r1, [pc, #444]	; (8001cdc <shoot+0x264>)
 8001b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b22:	4613      	mov	r3, r2
 8001b24:	00db      	lsls	r3, r3, #3
 8001b26:	4413      	add	r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d077      	beq.n	8001c22 <shoot+0x1aa>
 8001b32:	496a      	ldr	r1, [pc, #424]	; (8001cdc <shoot+0x264>)
 8001b34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b36:	4613      	mov	r3, r2
 8001b38:	00db      	lsls	r3, r3, #3
 8001b3a:	4413      	add	r3, r2
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	440b      	add	r3, r1
 8001b40:	331c      	adds	r3, #28
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	f083 0301 	eor.w	r3, r3, #1
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d069      	beq.n	8001c22 <shoot+0x1aa>
						is_any_enemies_active = true;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
						temp_x = enemies[j].x;
 8001b54:	4961      	ldr	r1, [pc, #388]	; (8001cdc <shoot+0x264>)
 8001b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b58:	4613      	mov	r3, r2
 8001b5a:	00db      	lsls	r3, r3, #3
 8001b5c:	4413      	add	r3, r2
 8001b5e:	009b      	lsls	r3, r3, #2
 8001b60:	440b      	add	r3, r1
 8001b62:	3304      	adds	r3, #4
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	617b      	str	r3, [r7, #20]
						temp_y = enemies[j].y;
 8001b68:	495c      	ldr	r1, [pc, #368]	; (8001cdc <shoot+0x264>)
 8001b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	4413      	add	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	440b      	add	r3, r1
 8001b76:	3308      	adds	r3, #8
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	613b      	str	r3, [r7, #16]
						temp_distance = sqrt(pow(enemies[j].x - player.x, 2) + pow(enemies[j].y - player.y, 2));
 8001b7c:	4957      	ldr	r1, [pc, #348]	; (8001cdc <shoot+0x264>)
 8001b7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b80:	4613      	mov	r3, r2
 8001b82:	00db      	lsls	r3, r3, #3
 8001b84:	4413      	add	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	440b      	add	r3, r1
 8001b8a:	3304      	adds	r3, #4
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	4b52      	ldr	r3, [pc, #328]	; (8001cd8 <shoot+0x260>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7fe fcbd 	bl	8000514 <__aeabi_i2d>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	ed9f 1b4a 	vldr	d1, [pc, #296]	; 8001cc8 <shoot+0x250>
 8001ba2:	ec43 2b10 	vmov	d0, r2, r3
 8001ba6:	f006 fb35 	bl	8008214 <pow>
 8001baa:	ec55 4b10 	vmov	r4, r5, d0
 8001bae:	494b      	ldr	r1, [pc, #300]	; (8001cdc <shoot+0x264>)
 8001bb0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	00db      	lsls	r3, r3, #3
 8001bb6:	4413      	add	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	440b      	add	r3, r1
 8001bbc:	3308      	adds	r3, #8
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	4b45      	ldr	r3, [pc, #276]	; (8001cd8 <shoot+0x260>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	1ad3      	subs	r3, r2, r3
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7fe fca4 	bl	8000514 <__aeabi_i2d>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	ed9f 1b3d 	vldr	d1, [pc, #244]	; 8001cc8 <shoot+0x250>
 8001bd4:	ec43 2b10 	vmov	d0, r2, r3
 8001bd8:	f006 fb1c 	bl	8008214 <pow>
 8001bdc:	ec53 2b10 	vmov	r2, r3, d0
 8001be0:	4620      	mov	r0, r4
 8001be2:	4629      	mov	r1, r5
 8001be4:	f7fe fb4a 	bl	800027c <__adddf3>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	ec43 2b17 	vmov	d7, r2, r3
 8001bf0:	eeb0 0a47 	vmov.f32	s0, s14
 8001bf4:	eef0 0a67 	vmov.f32	s1, s15
 8001bf8:	f006 fb7c 	bl	80082f4 <sqrt>
 8001bfc:	ed87 0b02 	vstr	d0, [r7, #8]
						if (temp_distance < smolest_distance)
 8001c00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c04:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c08:	f7fe ff60 	bl	8000acc <__aeabi_dcmplt>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d100      	bne.n	8001c14 <shoot+0x19c>
						break;
 8001c12:	e00d      	b.n	8001c30 <shoot+0x1b8>
							smolest_distance = temp_distance;
 8001c14:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c18:	e9c7 2306 	strd	r2, r3, [r7, #24]
							closest_enemy_number = j;
 8001c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1e:	62bb      	str	r3, [r7, #40]	; 0x28
						break;
 8001c20:	e006      	b.n	8001c30 <shoot+0x1b8>
				for(int j = 0; j < num_enemies; j++)
 8001c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c24:	3301      	adds	r3, #1
 8001c26:	627b      	str	r3, [r7, #36]	; 0x24
 8001c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2a:	2b09      	cmp	r3, #9
 8001c2c:	f77f af77 	ble.w	8001b1e <shoot+0xa6>
				if(is_any_enemies_active)
 8001c30:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d02d      	beq.n	8001c94 <shoot+0x21c>
					random_tracking_number = rand();
 8001c38:	f005 fab4 	bl	80071a4 <rand>
 8001c3c:	6078      	str	r0, [r7, #4]
					enemies[closest_enemy_number].truck_number = random_tracking_number;
 8001c3e:	4927      	ldr	r1, [pc, #156]	; (8001cdc <shoot+0x264>)
 8001c40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c42:	4613      	mov	r3, r2
 8001c44:	00db      	lsls	r3, r3, #3
 8001c46:	4413      	add	r3, r2
 8001c48:	009b      	lsls	r3, r3, #2
 8001c4a:	440b      	add	r3, r1
 8001c4c:	3320      	adds	r3, #32
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	601a      	str	r2, [r3, #0]
					enemies[closest_enemy_number].tracked_by_missile = true;
 8001c52:	4922      	ldr	r1, [pc, #136]	; (8001cdc <shoot+0x264>)
 8001c54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c56:	4613      	mov	r3, r2
 8001c58:	00db      	lsls	r3, r3, #3
 8001c5a:	4413      	add	r3, r2
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	440b      	add	r3, r1
 8001c60:	331c      	adds	r3, #28
 8001c62:	2201      	movs	r2, #1
 8001c64:	701a      	strb	r2, [r3, #0]
					shoots[i].type = st_tracker;
 8001c66:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001c6a:	491a      	ldr	r1, [pc, #104]	; (8001cd4 <shoot+0x25c>)
 8001c6c:	4613      	mov	r3, r2
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	4413      	add	r3, r2
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	440b      	add	r3, r1
 8001c76:	330c      	adds	r3, #12
 8001c78:	2201      	movs	r2, #1
 8001c7a:	701a      	strb	r2, [r3, #0]
					shoots[i].truck_number = random_tracking_number;
 8001c7c:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001c80:	4914      	ldr	r1, [pc, #80]	; (8001cd4 <shoot+0x25c>)
 8001c82:	4613      	mov	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	440b      	add	r3, r1
 8001c8c:	3310      	adds	r3, #16
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	601a      	str	r2, [r3, #0]
				break;
 8001c92:	e00a      	b.n	8001caa <shoot+0x232>
					shoots[i].type = st_normal;
 8001c94:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001c98:	490e      	ldr	r1, [pc, #56]	; (8001cd4 <shoot+0x25c>)
 8001c9a:	4613      	mov	r3, r2
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	4413      	add	r3, r2
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	440b      	add	r3, r1
 8001ca4:	330c      	adds	r3, #12
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	701a      	strb	r2, [r3, #0]
				break;
 8001caa:	bf00      	nop
			return;
 8001cac:	e009      	b.n	8001cc2 <shoot+0x24a>
	for (i = 0; i < num_shots; ++i)
 8001cae:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001cb8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001cbc:	2b22      	cmp	r3, #34	; 0x22
 8001cbe:	f67f aee7 	bls.w	8001a90 <shoot+0x18>
		}
	}
}
 8001cc2:	3730      	adds	r7, #48	; 0x30
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8001cc8:	00000000 	.word	0x00000000
 8001ccc:	40000000 	.word	0x40000000
 8001cd0:	407f4000 	.word	0x407f4000
 8001cd4:	2000018c 	.word	0x2000018c
 8001cd8:	20000168 	.word	0x20000168
 8001cdc:	200004ac 	.word	0x200004ac

08001ce0 <boss_shoot>:

void boss_shoot(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
	 * To samo co shoot() tylko �e odpowiada za strza�y
	 * boss�w.
	 */
	uint8_t i;

	for (i = 0; i < num_shots; ++i)
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	71fb      	strb	r3, [r7, #7]
 8001cea:	e030      	b.n	8001d4e <boss_shoot+0x6e>
	{
		if (!boss_shots[i].active)
 8001cec:	79fa      	ldrb	r2, [r7, #7]
 8001cee:	491c      	ldr	r1, [pc, #112]	; (8001d60 <boss_shoot+0x80>)
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	4413      	add	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	440b      	add	r3, r1
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	f083 0301 	eor.w	r3, r3, #1
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d020      	beq.n	8001d48 <boss_shoot+0x68>
		{
			boss_shots[i].active = true;
 8001d06:	79fa      	ldrb	r2, [r7, #7]
 8001d08:	4915      	ldr	r1, [pc, #84]	; (8001d60 <boss_shoot+0x80>)
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	4413      	add	r3, r2
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	440b      	add	r3, r1
 8001d14:	2201      	movs	r2, #1
 8001d16:	701a      	strb	r2, [r3, #0]
			boss_shots[i].x = boss.x;
 8001d18:	79fa      	ldrb	r2, [r7, #7]
 8001d1a:	4b12      	ldr	r3, [pc, #72]	; (8001d64 <boss_shoot+0x84>)
 8001d1c:	6859      	ldr	r1, [r3, #4]
 8001d1e:	4810      	ldr	r0, [pc, #64]	; (8001d60 <boss_shoot+0x80>)
 8001d20:	4613      	mov	r3, r2
 8001d22:	009b      	lsls	r3, r3, #2
 8001d24:	4413      	add	r3, r2
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	4403      	add	r3, r0
 8001d2a:	3304      	adds	r3, #4
 8001d2c:	6019      	str	r1, [r3, #0]
			boss_shots[i].y = boss.y + 5;
 8001d2e:	4b0d      	ldr	r3, [pc, #52]	; (8001d64 <boss_shoot+0x84>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	79fa      	ldrb	r2, [r7, #7]
 8001d34:	1d59      	adds	r1, r3, #5
 8001d36:	480a      	ldr	r0, [pc, #40]	; (8001d60 <boss_shoot+0x80>)
 8001d38:	4613      	mov	r3, r2
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	4413      	add	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4403      	add	r3, r0
 8001d42:	3308      	adds	r3, #8
 8001d44:	6019      	str	r1, [r3, #0]
			return;
 8001d46:	e005      	b.n	8001d54 <boss_shoot+0x74>
	for (i = 0; i < num_shots; ++i)
 8001d48:	79fb      	ldrb	r3, [r7, #7]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	71fb      	strb	r3, [r7, #7]
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	2b22      	cmp	r3, #34	; 0x22
 8001d52:	d9cb      	bls.n	8001cec <boss_shoot+0xc>
		}
	}
}
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	20000448 	.word	0x20000448
 8001d64:	2000199c 	.word	0x2000199c

08001d68 <colliding>:

bool colliding(int x0, int y0, int x1, int y1)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b087      	sub	sp, #28
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	60f8      	str	r0, [r7, #12]
 8001d70:	60b9      	str	r1, [r7, #8]
 8001d72:	607a      	str	r2, [r7, #4]
 8001d74:	603b      	str	r3, [r7, #0]
	/*
	 * Sprawdzanie czy dane obiekty ze sob� koliduj�.
	 * Tzw. hitbox.
	 */
	int dx = abs(x0 - x1);
 8001d76:	68fa      	ldr	r2, [r7, #12]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	1ad3      	subs	r3, r2, r3
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	bfb8      	it	lt
 8001d80:	425b      	neglt	r3, r3
 8001d82:	617b      	str	r3, [r7, #20]
	int dy = abs(y0 - y1);
 8001d84:	68ba      	ldr	r2, [r7, #8]
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	bfb8      	it	lt
 8001d8e:	425b      	neglt	r3, r3
 8001d90:	613b      	str	r3, [r7, #16]
	return dx < 5 && dy < 8; // orginlanie  dx < 4 && dy < 6
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	2b04      	cmp	r3, #4
 8001d96:	dc04      	bgt.n	8001da2 <colliding+0x3a>
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	2b07      	cmp	r3, #7
 8001d9c:	dc01      	bgt.n	8001da2 <colliding+0x3a>
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e000      	b.n	8001da4 <colliding+0x3c>
 8001da2:	2300      	movs	r3, #0
 8001da4:	f003 0301 	and.w	r3, r3, #1
 8001da8:	b2db      	uxtb	r3, r3
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	371c      	adds	r7, #28
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
	...

08001db8 <update_scene>:

void update_scene(void)
{
 8001db8:	b5b0      	push	{r4, r5, r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af02      	add	r7, sp, #8
	 */
	uint8_t i,j;

	static uint8_t y = 0, dy = 1;
	// Read analog stick
	int stick = joystick_value_y();
 8001dbe:	f001 fd8b 	bl	80038d8 <joystick_value_y>
 8001dc2:	6078      	str	r0, [r7, #4]

	if (stick < 1000)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001dca:	da05      	bge.n	8001dd8 <update_scene+0x20>
		player.y -= 1;
 8001dcc:	4bb3      	ldr	r3, [pc, #716]	; (800209c <update_scene+0x2e4>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	4ab2      	ldr	r2, [pc, #712]	; (800209c <update_scene+0x2e4>)
 8001dd4:	6053      	str	r3, [r2, #4]
 8001dd6:	e009      	b.n	8001dec <update_scene+0x34>
	else if (stick > 3500)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f640 52ac 	movw	r2, #3500	; 0xdac
 8001dde:	4293      	cmp	r3, r2
 8001de0:	dd04      	ble.n	8001dec <update_scene+0x34>
		player.y += 1;
 8001de2:	4bae      	ldr	r3, [pc, #696]	; (800209c <update_scene+0x2e4>)
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	3301      	adds	r3, #1
 8001de8:	4aac      	ldr	r2, [pc, #688]	; (800209c <update_scene+0x2e4>)
 8001dea:	6053      	str	r3, [r2, #4]

	// Trzymanie gracza w ramach ekranu
	if (player.y < 10) player.y = 10;
 8001dec:	4bab      	ldr	r3, [pc, #684]	; (800209c <update_scene+0x2e4>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b09      	cmp	r3, #9
 8001df2:	dc02      	bgt.n	8001dfa <update_scene+0x42>
 8001df4:	4ba9      	ldr	r3, [pc, #676]	; (800209c <update_scene+0x2e4>)
 8001df6:	220a      	movs	r2, #10
 8001df8:	605a      	str	r2, [r3, #4]
	if (player.y > (screen_height - 14)) player.y = (screen_height - 14);
 8001dfa:	4ba8      	ldr	r3, [pc, #672]	; (800209c <update_scene+0x2e4>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	2b72      	cmp	r3, #114	; 0x72
 8001e00:	dd02      	ble.n	8001e08 <update_scene+0x50>
 8001e02:	4ba6      	ldr	r3, [pc, #664]	; (800209c <update_scene+0x2e4>)
 8001e04:	2272      	movs	r2, #114	; 0x72
 8001e06:	605a      	str	r2, [r3, #4]

	// Przesunięcie strałów do przodu

	bool shoot_updated = false;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	737b      	strb	r3, [r7, #13]

	for (i = 0; i < num_shots; ++i)
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	73fb      	strb	r3, [r7, #15]
 8001e10:	e14e      	b.n	80020b0 <update_scene+0x2f8>
	{
		switch(shoots[i].type)
 8001e12:	7bfa      	ldrb	r2, [r7, #15]
 8001e14:	49a2      	ldr	r1, [pc, #648]	; (80020a0 <update_scene+0x2e8>)
 8001e16:	4613      	mov	r3, r2
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	440b      	add	r3, r1
 8001e20:	330c      	adds	r3, #12
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d002      	beq.n	8001e2e <update_scene+0x76>
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d032      	beq.n	8001e92 <update_scene+0xda>
 8001e2c:	e13d      	b.n	80020aa <update_scene+0x2f2>
		{
		case st_normal:
			if (shoots[i].active)
 8001e2e:	7bfa      	ldrb	r2, [r7, #15]
 8001e30:	499b      	ldr	r1, [pc, #620]	; (80020a0 <update_scene+0x2e8>)
 8001e32:	4613      	mov	r3, r2
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	4413      	add	r3, r2
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	440b      	add	r3, r1
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d011      	beq.n	8001e66 <update_scene+0xae>
				shoots[i].x++;
 8001e42:	7bfa      	ldrb	r2, [r7, #15]
 8001e44:	4996      	ldr	r1, [pc, #600]	; (80020a0 <update_scene+0x2e8>)
 8001e46:	4613      	mov	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	4413      	add	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	440b      	add	r3, r1
 8001e50:	3304      	adds	r3, #4
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	1c59      	adds	r1, r3, #1
 8001e56:	4892      	ldr	r0, [pc, #584]	; (80020a0 <update_scene+0x2e8>)
 8001e58:	4613      	mov	r3, r2
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	4413      	add	r3, r2
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	4403      	add	r3, r0
 8001e62:	3304      	adds	r3, #4
 8001e64:	6019      	str	r1, [r3, #0]
			if (shoots[i].x > 128)
 8001e66:	7bfa      	ldrb	r2, [r7, #15]
 8001e68:	498d      	ldr	r1, [pc, #564]	; (80020a0 <update_scene+0x2e8>)
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	009b      	lsls	r3, r3, #2
 8001e6e:	4413      	add	r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	440b      	add	r3, r1
 8001e74:	3304      	adds	r3, #4
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2b80      	cmp	r3, #128	; 0x80
 8001e7a:	f340 810d 	ble.w	8002098 <update_scene+0x2e0>
				shoots[i].active = false;
 8001e7e:	7bfa      	ldrb	r2, [r7, #15]
 8001e80:	4987      	ldr	r1, [pc, #540]	; (80020a0 <update_scene+0x2e8>)
 8001e82:	4613      	mov	r3, r2
 8001e84:	009b      	lsls	r3, r3, #2
 8001e86:	4413      	add	r3, r2
 8001e88:	009b      	lsls	r3, r3, #2
 8001e8a:	440b      	add	r3, r1
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	701a      	strb	r2, [r3, #0]
			break;
 8001e90:	e102      	b.n	8002098 <update_scene+0x2e0>
		case st_tracker:

			for (int j = 0; j < num_enemies; j++)
 8001e92:	2300      	movs	r3, #0
 8001e94:	60bb      	str	r3, [r7, #8]
 8001e96:	e0b6      	b.n	8002006 <update_scene+0x24e>
			{
				if (shoots[i].truck_number == enemies[j].truck_number)
 8001e98:	7bfa      	ldrb	r2, [r7, #15]
 8001e9a:	4981      	ldr	r1, [pc, #516]	; (80020a0 <update_scene+0x2e8>)
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	440b      	add	r3, r1
 8001ea6:	3310      	adds	r3, #16
 8001ea8:	6819      	ldr	r1, [r3, #0]
 8001eaa:	487e      	ldr	r0, [pc, #504]	; (80020a4 <update_scene+0x2ec>)
 8001eac:	68ba      	ldr	r2, [r7, #8]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	00db      	lsls	r3, r3, #3
 8001eb2:	4413      	add	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4403      	add	r3, r0
 8001eb8:	3320      	adds	r3, #32
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4299      	cmp	r1, r3
 8001ebe:	f040 809f 	bne.w	8002000 <update_scene+0x248>
				{
					//shoots[i].x += 1;
					if(shoots[i].x > enemies[j].x) shoots[i].x -= 2;
 8001ec2:	7bfa      	ldrb	r2, [r7, #15]
 8001ec4:	4976      	ldr	r1, [pc, #472]	; (80020a0 <update_scene+0x2e8>)
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	009b      	lsls	r3, r3, #2
 8001eca:	4413      	add	r3, r2
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	440b      	add	r3, r1
 8001ed0:	3304      	adds	r3, #4
 8001ed2:	6819      	ldr	r1, [r3, #0]
 8001ed4:	4873      	ldr	r0, [pc, #460]	; (80020a4 <update_scene+0x2ec>)
 8001ed6:	68ba      	ldr	r2, [r7, #8]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	00db      	lsls	r3, r3, #3
 8001edc:	4413      	add	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4403      	add	r3, r0
 8001ee2:	3304      	adds	r3, #4
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4299      	cmp	r1, r3
 8001ee8:	dd12      	ble.n	8001f10 <update_scene+0x158>
 8001eea:	7bfa      	ldrb	r2, [r7, #15]
 8001eec:	496c      	ldr	r1, [pc, #432]	; (80020a0 <update_scene+0x2e8>)
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	440b      	add	r3, r1
 8001ef8:	3304      	adds	r3, #4
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	7bfa      	ldrb	r2, [r7, #15]
 8001efe:	1e99      	subs	r1, r3, #2
 8001f00:	4867      	ldr	r0, [pc, #412]	; (80020a0 <update_scene+0x2e8>)
 8001f02:	4613      	mov	r3, r2
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	4413      	add	r3, r2
 8001f08:	009b      	lsls	r3, r3, #2
 8001f0a:	4403      	add	r3, r0
 8001f0c:	3304      	adds	r3, #4
 8001f0e:	6019      	str	r1, [r3, #0]
					if(shoots[i].x < enemies[j].x) shoots[i].x += 2;
 8001f10:	7bfa      	ldrb	r2, [r7, #15]
 8001f12:	4963      	ldr	r1, [pc, #396]	; (80020a0 <update_scene+0x2e8>)
 8001f14:	4613      	mov	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	4413      	add	r3, r2
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	440b      	add	r3, r1
 8001f1e:	3304      	adds	r3, #4
 8001f20:	6819      	ldr	r1, [r3, #0]
 8001f22:	4860      	ldr	r0, [pc, #384]	; (80020a4 <update_scene+0x2ec>)
 8001f24:	68ba      	ldr	r2, [r7, #8]
 8001f26:	4613      	mov	r3, r2
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	4413      	add	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4403      	add	r3, r0
 8001f30:	3304      	adds	r3, #4
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4299      	cmp	r1, r3
 8001f36:	da12      	bge.n	8001f5e <update_scene+0x1a6>
 8001f38:	7bfa      	ldrb	r2, [r7, #15]
 8001f3a:	4959      	ldr	r1, [pc, #356]	; (80020a0 <update_scene+0x2e8>)
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	4413      	add	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	440b      	add	r3, r1
 8001f46:	3304      	adds	r3, #4
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	7bfa      	ldrb	r2, [r7, #15]
 8001f4c:	1c99      	adds	r1, r3, #2
 8001f4e:	4854      	ldr	r0, [pc, #336]	; (80020a0 <update_scene+0x2e8>)
 8001f50:	4613      	mov	r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	4413      	add	r3, r2
 8001f56:	009b      	lsls	r3, r3, #2
 8001f58:	4403      	add	r3, r0
 8001f5a:	3304      	adds	r3, #4
 8001f5c:	6019      	str	r1, [r3, #0]
					if(shoots[i].y > enemies[j].y) shoots[i].y -= 2;
 8001f5e:	7bfa      	ldrb	r2, [r7, #15]
 8001f60:	494f      	ldr	r1, [pc, #316]	; (80020a0 <update_scene+0x2e8>)
 8001f62:	4613      	mov	r3, r2
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	4413      	add	r3, r2
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	440b      	add	r3, r1
 8001f6c:	3308      	adds	r3, #8
 8001f6e:	6819      	ldr	r1, [r3, #0]
 8001f70:	484c      	ldr	r0, [pc, #304]	; (80020a4 <update_scene+0x2ec>)
 8001f72:	68ba      	ldr	r2, [r7, #8]
 8001f74:	4613      	mov	r3, r2
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	4413      	add	r3, r2
 8001f7a:	009b      	lsls	r3, r3, #2
 8001f7c:	4403      	add	r3, r0
 8001f7e:	3308      	adds	r3, #8
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4299      	cmp	r1, r3
 8001f84:	dd12      	ble.n	8001fac <update_scene+0x1f4>
 8001f86:	7bfa      	ldrb	r2, [r7, #15]
 8001f88:	4945      	ldr	r1, [pc, #276]	; (80020a0 <update_scene+0x2e8>)
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	4413      	add	r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	440b      	add	r3, r1
 8001f94:	3308      	adds	r3, #8
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	7bfa      	ldrb	r2, [r7, #15]
 8001f9a:	1e99      	subs	r1, r3, #2
 8001f9c:	4840      	ldr	r0, [pc, #256]	; (80020a0 <update_scene+0x2e8>)
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	4413      	add	r3, r2
 8001fa4:	009b      	lsls	r3, r3, #2
 8001fa6:	4403      	add	r3, r0
 8001fa8:	3308      	adds	r3, #8
 8001faa:	6019      	str	r1, [r3, #0]
					if(shoots[i].y < enemies[j].y) shoots[i].y += 2;
 8001fac:	7bfa      	ldrb	r2, [r7, #15]
 8001fae:	493c      	ldr	r1, [pc, #240]	; (80020a0 <update_scene+0x2e8>)
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	4413      	add	r3, r2
 8001fb6:	009b      	lsls	r3, r3, #2
 8001fb8:	440b      	add	r3, r1
 8001fba:	3308      	adds	r3, #8
 8001fbc:	6819      	ldr	r1, [r3, #0]
 8001fbe:	4839      	ldr	r0, [pc, #228]	; (80020a4 <update_scene+0x2ec>)
 8001fc0:	68ba      	ldr	r2, [r7, #8]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	4413      	add	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4403      	add	r3, r0
 8001fcc:	3308      	adds	r3, #8
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4299      	cmp	r1, r3
 8001fd2:	da12      	bge.n	8001ffa <update_scene+0x242>
 8001fd4:	7bfa      	ldrb	r2, [r7, #15]
 8001fd6:	4932      	ldr	r1, [pc, #200]	; (80020a0 <update_scene+0x2e8>)
 8001fd8:	4613      	mov	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	440b      	add	r3, r1
 8001fe2:	3308      	adds	r3, #8
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	7bfa      	ldrb	r2, [r7, #15]
 8001fe8:	1c99      	adds	r1, r3, #2
 8001fea:	482d      	ldr	r0, [pc, #180]	; (80020a0 <update_scene+0x2e8>)
 8001fec:	4613      	mov	r3, r2
 8001fee:	009b      	lsls	r3, r3, #2
 8001ff0:	4413      	add	r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	4403      	add	r3, r0
 8001ff6:	3308      	adds	r3, #8
 8001ff8:	6019      	str	r1, [r3, #0]
					shoot_updated = true;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	737b      	strb	r3, [r7, #13]
					break;
 8001ffe:	e006      	b.n	800200e <update_scene+0x256>
			for (int j = 0; j < num_enemies; j++)
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	3301      	adds	r3, #1
 8002004:	60bb      	str	r3, [r7, #8]
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	2b09      	cmp	r3, #9
 800200a:	f77f af45 	ble.w	8001e98 <update_scene+0xe0>
				}
			}
			//Usuń śledzące pociski które nie mają celu
			if(!shoot_updated && shoots[i].type == st_tracker)
 800200e:	7b7b      	ldrb	r3, [r7, #13]
 8002010:	f083 0301 	eor.w	r3, r3, #1
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2b00      	cmp	r3, #0
 8002018:	d01f      	beq.n	800205a <update_scene+0x2a2>
 800201a:	7bfa      	ldrb	r2, [r7, #15]
 800201c:	4920      	ldr	r1, [pc, #128]	; (80020a0 <update_scene+0x2e8>)
 800201e:	4613      	mov	r3, r2
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	4413      	add	r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	440b      	add	r3, r1
 8002028:	330c      	adds	r3, #12
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b01      	cmp	r3, #1
 800202e:	d114      	bne.n	800205a <update_scene+0x2a2>
			{
				shoots[i].active = false;
 8002030:	7bfa      	ldrb	r2, [r7, #15]
 8002032:	491b      	ldr	r1, [pc, #108]	; (80020a0 <update_scene+0x2e8>)
 8002034:	4613      	mov	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	440b      	add	r3, r1
 800203e:	2200      	movs	r2, #0
 8002040:	701a      	strb	r2, [r3, #0]
				shoots[i].truck_number = 0;
 8002042:	7bfa      	ldrb	r2, [r7, #15]
 8002044:	4916      	ldr	r1, [pc, #88]	; (80020a0 <update_scene+0x2e8>)
 8002046:	4613      	mov	r3, r2
 8002048:	009b      	lsls	r3, r3, #2
 800204a:	4413      	add	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	440b      	add	r3, r1
 8002050:	3310      	adds	r3, #16
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
				shoot_updated = false;
 8002056:	2300      	movs	r3, #0
 8002058:	737b      	strb	r3, [r7, #13]
			}

			if(shoots[i].x > 128)
 800205a:	7bfa      	ldrb	r2, [r7, #15]
 800205c:	4910      	ldr	r1, [pc, #64]	; (80020a0 <update_scene+0x2e8>)
 800205e:	4613      	mov	r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	009b      	lsls	r3, r3, #2
 8002066:	440b      	add	r3, r1
 8002068:	3304      	adds	r3, #4
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2b80      	cmp	r3, #128	; 0x80
 800206e:	dd1b      	ble.n	80020a8 <update_scene+0x2f0>
			{
				shoots[i].active = false;
 8002070:	7bfa      	ldrb	r2, [r7, #15]
 8002072:	490b      	ldr	r1, [pc, #44]	; (80020a0 <update_scene+0x2e8>)
 8002074:	4613      	mov	r3, r2
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	4413      	add	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	440b      	add	r3, r1
 800207e:	2200      	movs	r2, #0
 8002080:	701a      	strb	r2, [r3, #0]
				shoots[i].truck_number = 0;
 8002082:	7bfa      	ldrb	r2, [r7, #15]
 8002084:	4906      	ldr	r1, [pc, #24]	; (80020a0 <update_scene+0x2e8>)
 8002086:	4613      	mov	r3, r2
 8002088:	009b      	lsls	r3, r3, #2
 800208a:	4413      	add	r3, r2
 800208c:	009b      	lsls	r3, r3, #2
 800208e:	440b      	add	r3, r1
 8002090:	3310      	adds	r3, #16
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
			}
			break;
 8002096:	e007      	b.n	80020a8 <update_scene+0x2f0>
			break;
 8002098:	bf00      	nop
 800209a:	e006      	b.n	80020aa <update_scene+0x2f2>
 800209c:	20000168 	.word	0x20000168
 80020a0:	2000018c 	.word	0x2000018c
 80020a4:	200004ac 	.word	0x200004ac
			break;
 80020a8:	bf00      	nop
	for (i = 0; i < num_shots; ++i)
 80020aa:	7bfb      	ldrb	r3, [r7, #15]
 80020ac:	3301      	adds	r3, #1
 80020ae:	73fb      	strb	r3, [r7, #15]
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
 80020b2:	2b22      	cmp	r3, #34	; 0x22
 80020b4:	f67f aead 	bls.w	8001e12 <update_scene+0x5a>
		}

	}

	// Aktualizacja przeciwników
	for (i = 0; i < num_enemies; ++i)
 80020b8:	2300      	movs	r3, #0
 80020ba:	73fb      	strb	r3, [r7, #15]
 80020bc:	e273      	b.n	80025a6 <update_scene+0x7ee>
	{

		if (enemies[i].active)
 80020be:	7bfa      	ldrb	r2, [r7, #15]
 80020c0:	49b6      	ldr	r1, [pc, #728]	; (800239c <update_scene+0x5e4>)
 80020c2:	4613      	mov	r3, r2
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	4413      	add	r3, r2
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	440b      	add	r3, r1
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	f000 8266 	beq.w	80025a0 <update_scene+0x7e8>
		{
			enemies[i].next_update -= 1;
 80020d4:	7bfa      	ldrb	r2, [r7, #15]
 80020d6:	49b1      	ldr	r1, [pc, #708]	; (800239c <update_scene+0x5e4>)
 80020d8:	4613      	mov	r3, r2
 80020da:	00db      	lsls	r3, r3, #3
 80020dc:	4413      	add	r3, r2
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	440b      	add	r3, r1
 80020e2:	3314      	adds	r3, #20
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	7bfa      	ldrb	r2, [r7, #15]
 80020e8:	1e59      	subs	r1, r3, #1
 80020ea:	48ac      	ldr	r0, [pc, #688]	; (800239c <update_scene+0x5e4>)
 80020ec:	4613      	mov	r3, r2
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	4413      	add	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	4403      	add	r3, r0
 80020f6:	3314      	adds	r3, #20
 80020f8:	6019      	str	r1, [r3, #0]
				if (enemies[i].next_update <= 0)
 80020fa:	7bfa      	ldrb	r2, [r7, #15]
 80020fc:	49a7      	ldr	r1, [pc, #668]	; (800239c <update_scene+0x5e4>)
 80020fe:	4613      	mov	r3, r2
 8002100:	00db      	lsls	r3, r3, #3
 8002102:	4413      	add	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	440b      	add	r3, r1
 8002108:	3314      	adds	r3, #20
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	f300 8247 	bgt.w	80025a0 <update_scene+0x7e8>
				{
					if (enemies[i].active)
 8002112:	7bfa      	ldrb	r2, [r7, #15]
 8002114:	49a1      	ldr	r1, [pc, #644]	; (800239c <update_scene+0x5e4>)
 8002116:	4613      	mov	r3, r2
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	4413      	add	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	440b      	add	r3, r1
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	2b00      	cmp	r3, #0
 8002124:	f000 823c 	beq.w	80025a0 <update_scene+0x7e8>
					{

						enemies[i].next_update = enemies[i].update_delay;
 8002128:	7bf9      	ldrb	r1, [r7, #15]
 800212a:	7bfa      	ldrb	r2, [r7, #15]
 800212c:	489b      	ldr	r0, [pc, #620]	; (800239c <update_scene+0x5e4>)
 800212e:	460b      	mov	r3, r1
 8002130:	00db      	lsls	r3, r3, #3
 8002132:	440b      	add	r3, r1
 8002134:	009b      	lsls	r3, r3, #2
 8002136:	4403      	add	r3, r0
 8002138:	3318      	adds	r3, #24
 800213a:	6819      	ldr	r1, [r3, #0]
 800213c:	4897      	ldr	r0, [pc, #604]	; (800239c <update_scene+0x5e4>)
 800213e:	4613      	mov	r3, r2
 8002140:	00db      	lsls	r3, r3, #3
 8002142:	4413      	add	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4403      	add	r3, r0
 8002148:	3314      	adds	r3, #20
 800214a:	6019      	str	r1, [r3, #0]

						//Sprawdzanie kolizji przeciwników z graczem
						if (colliding(enemies[i].x,enemies[i].y, player.x, player.y) 	||
 800214c:	7bfa      	ldrb	r2, [r7, #15]
 800214e:	4993      	ldr	r1, [pc, #588]	; (800239c <update_scene+0x5e4>)
 8002150:	4613      	mov	r3, r2
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	4413      	add	r3, r2
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	440b      	add	r3, r1
 800215a:	3304      	adds	r3, #4
 800215c:	6818      	ldr	r0, [r3, #0]
 800215e:	7bfa      	ldrb	r2, [r7, #15]
 8002160:	498e      	ldr	r1, [pc, #568]	; (800239c <update_scene+0x5e4>)
 8002162:	4613      	mov	r3, r2
 8002164:	00db      	lsls	r3, r3, #3
 8002166:	4413      	add	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	440b      	add	r3, r1
 800216c:	3308      	adds	r3, #8
 800216e:	6819      	ldr	r1, [r3, #0]
 8002170:	4b8b      	ldr	r3, [pc, #556]	; (80023a0 <update_scene+0x5e8>)
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	4b8a      	ldr	r3, [pc, #552]	; (80023a0 <update_scene+0x5e8>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f7ff fdf6 	bl	8001d68 <colliding>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d154      	bne.n	800222c <update_scene+0x474>
							colliding(enemies[i].x,enemies[i].y, player.x, player.y+5) 	||
 8002182:	7bfa      	ldrb	r2, [r7, #15]
 8002184:	4985      	ldr	r1, [pc, #532]	; (800239c <update_scene+0x5e4>)
 8002186:	4613      	mov	r3, r2
 8002188:	00db      	lsls	r3, r3, #3
 800218a:	4413      	add	r3, r2
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	440b      	add	r3, r1
 8002190:	3304      	adds	r3, #4
 8002192:	6818      	ldr	r0, [r3, #0]
 8002194:	7bfa      	ldrb	r2, [r7, #15]
 8002196:	4981      	ldr	r1, [pc, #516]	; (800239c <update_scene+0x5e4>)
 8002198:	4613      	mov	r3, r2
 800219a:	00db      	lsls	r3, r3, #3
 800219c:	4413      	add	r3, r2
 800219e:	009b      	lsls	r3, r3, #2
 80021a0:	440b      	add	r3, r1
 80021a2:	3308      	adds	r3, #8
 80021a4:	6819      	ldr	r1, [r3, #0]
 80021a6:	4b7e      	ldr	r3, [pc, #504]	; (80023a0 <update_scene+0x5e8>)
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	4b7d      	ldr	r3, [pc, #500]	; (80023a0 <update_scene+0x5e8>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	3305      	adds	r3, #5
 80021b0:	f7ff fdda 	bl	8001d68 <colliding>
 80021b4:	4603      	mov	r3, r0
						if (colliding(enemies[i].x,enemies[i].y, player.x, player.y) 	||
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d138      	bne.n	800222c <update_scene+0x474>
							colliding(enemies[i].x,enemies[i].y, player.x+7, player.y)	||
 80021ba:	7bfa      	ldrb	r2, [r7, #15]
 80021bc:	4977      	ldr	r1, [pc, #476]	; (800239c <update_scene+0x5e4>)
 80021be:	4613      	mov	r3, r2
 80021c0:	00db      	lsls	r3, r3, #3
 80021c2:	4413      	add	r3, r2
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	440b      	add	r3, r1
 80021c8:	3304      	adds	r3, #4
 80021ca:	6818      	ldr	r0, [r3, #0]
 80021cc:	7bfa      	ldrb	r2, [r7, #15]
 80021ce:	4973      	ldr	r1, [pc, #460]	; (800239c <update_scene+0x5e4>)
 80021d0:	4613      	mov	r3, r2
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	4413      	add	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	440b      	add	r3, r1
 80021da:	3308      	adds	r3, #8
 80021dc:	6819      	ldr	r1, [r3, #0]
 80021de:	4b70      	ldr	r3, [pc, #448]	; (80023a0 <update_scene+0x5e8>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	1dda      	adds	r2, r3, #7
 80021e4:	4b6e      	ldr	r3, [pc, #440]	; (80023a0 <update_scene+0x5e8>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f7ff fdbe 	bl	8001d68 <colliding>
 80021ec:	4603      	mov	r3, r0
							colliding(enemies[i].x,enemies[i].y, player.x, player.y+5) 	||
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d11c      	bne.n	800222c <update_scene+0x474>
							colliding(enemies[i].x,enemies[i].y, player.x+7, player.y+5)
 80021f2:	7bfa      	ldrb	r2, [r7, #15]
 80021f4:	4969      	ldr	r1, [pc, #420]	; (800239c <update_scene+0x5e4>)
 80021f6:	4613      	mov	r3, r2
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	4413      	add	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	3304      	adds	r3, #4
 8002202:	6818      	ldr	r0, [r3, #0]
 8002204:	7bfa      	ldrb	r2, [r7, #15]
 8002206:	4965      	ldr	r1, [pc, #404]	; (800239c <update_scene+0x5e4>)
 8002208:	4613      	mov	r3, r2
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	4413      	add	r3, r2
 800220e:	009b      	lsls	r3, r3, #2
 8002210:	440b      	add	r3, r1
 8002212:	3308      	adds	r3, #8
 8002214:	6819      	ldr	r1, [r3, #0]
 8002216:	4b62      	ldr	r3, [pc, #392]	; (80023a0 <update_scene+0x5e8>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	1dda      	adds	r2, r3, #7
 800221c:	4b60      	ldr	r3, [pc, #384]	; (80023a0 <update_scene+0x5e8>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	3305      	adds	r3, #5
 8002222:	f7ff fda1 	bl	8001d68 <colliding>
 8002226:	4603      	mov	r3, r0
							colliding(enemies[i].x,enemies[i].y, player.x+7, player.y)	||
 8002228:	2b00      	cmp	r3, #0
 800222a:	d062      	beq.n	80022f2 <update_scene+0x53a>
							)
						{
							player.lives -= 1;;
 800222c:	4b5c      	ldr	r3, [pc, #368]	; (80023a0 <update_scene+0x5e8>)
 800222e:	691b      	ldr	r3, [r3, #16]
 8002230:	3b01      	subs	r3, #1
 8002232:	4a5b      	ldr	r2, [pc, #364]	; (80023a0 <update_scene+0x5e8>)
 8002234:	6113      	str	r3, [r2, #16]
							enemies[i].active = false;
 8002236:	7bfa      	ldrb	r2, [r7, #15]
 8002238:	4958      	ldr	r1, [pc, #352]	; (800239c <update_scene+0x5e4>)
 800223a:	4613      	mov	r3, r2
 800223c:	00db      	lsls	r3, r3, #3
 800223e:	4413      	add	r3, r2
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	440b      	add	r3, r1
 8002244:	2200      	movs	r2, #0
 8002246:	701a      	strb	r2, [r3, #0]
							enemies[i].tracked_by_missile = false;
 8002248:	7bfa      	ldrb	r2, [r7, #15]
 800224a:	4954      	ldr	r1, [pc, #336]	; (800239c <update_scene+0x5e4>)
 800224c:	4613      	mov	r3, r2
 800224e:	00db      	lsls	r3, r3, #3
 8002250:	4413      	add	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	440b      	add	r3, r1
 8002256:	331c      	adds	r3, #28
 8002258:	2200      	movs	r2, #0
 800225a:	701a      	strb	r2, [r3, #0]
							enemies[i].truck_number = 0;
 800225c:	7bfa      	ldrb	r2, [r7, #15]
 800225e:	494f      	ldr	r1, [pc, #316]	; (800239c <update_scene+0x5e4>)
 8002260:	4613      	mov	r3, r2
 8002262:	00db      	lsls	r3, r3, #3
 8002264:	4413      	add	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	440b      	add	r3, r1
 800226a:	3320      	adds	r3, #32
 800226c:	2200      	movs	r2, #0
 800226e:	601a      	str	r2, [r3, #0]
							GFX_DrowBitMap_P(enemies[i].x+2, enemies[i].y, explosion_map,10,10,1);
 8002270:	7bfa      	ldrb	r2, [r7, #15]
 8002272:	494a      	ldr	r1, [pc, #296]	; (800239c <update_scene+0x5e4>)
 8002274:	4613      	mov	r3, r2
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	4413      	add	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	440b      	add	r3, r1
 800227e:	3304      	adds	r3, #4
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	1c98      	adds	r0, r3, #2
 8002284:	7bfa      	ldrb	r2, [r7, #15]
 8002286:	4945      	ldr	r1, [pc, #276]	; (800239c <update_scene+0x5e4>)
 8002288:	4613      	mov	r3, r2
 800228a:	00db      	lsls	r3, r3, #3
 800228c:	4413      	add	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	3308      	adds	r3, #8
 8002294:	6819      	ldr	r1, [r3, #0]
 8002296:	2301      	movs	r3, #1
 8002298:	9301      	str	r3, [sp, #4]
 800229a:	230a      	movs	r3, #10
 800229c:	9300      	str	r3, [sp, #0]
 800229e:	230a      	movs	r3, #10
 80022a0:	4a40      	ldr	r2, [pc, #256]	; (80023a4 <update_scene+0x5ec>)
 80022a2:	f7fe fd7d 	bl	8000da0 <GFX_DrowBitMap_P>
							GFX_DrowBitMap_P(player.x + 8, player.y-2, player_shield_map,10 ,16,1);
 80022a6:	4b3e      	ldr	r3, [pc, #248]	; (80023a0 <update_scene+0x5e8>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f103 0008 	add.w	r0, r3, #8
 80022ae:	4b3c      	ldr	r3, [pc, #240]	; (80023a0 <update_scene+0x5e8>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	1e99      	subs	r1, r3, #2
 80022b4:	2301      	movs	r3, #1
 80022b6:	9301      	str	r3, [sp, #4]
 80022b8:	2310      	movs	r3, #16
 80022ba:	9300      	str	r3, [sp, #0]
 80022bc:	230a      	movs	r3, #10
 80022be:	4a3a      	ldr	r2, [pc, #232]	; (80023a8 <update_scene+0x5f0>)
 80022c0:	f7fe fd6e 	bl	8000da0 <GFX_DrowBitMap_P>
							GFX_DrowBitMap_P(player.x, player.y, player_map, 11, 11, 1);
 80022c4:	4b36      	ldr	r3, [pc, #216]	; (80023a0 <update_scene+0x5e8>)
 80022c6:	6818      	ldr	r0, [r3, #0]
 80022c8:	4b35      	ldr	r3, [pc, #212]	; (80023a0 <update_scene+0x5e8>)
 80022ca:	6859      	ldr	r1, [r3, #4]
 80022cc:	2301      	movs	r3, #1
 80022ce:	9301      	str	r3, [sp, #4]
 80022d0:	230b      	movs	r3, #11
 80022d2:	9300      	str	r3, [sp, #0]
 80022d4:	230b      	movs	r3, #11
 80022d6:	4a35      	ldr	r2, [pc, #212]	; (80023ac <update_scene+0x5f4>)
 80022d8:	f7fe fd62 	bl	8000da0 <GFX_DrowBitMap_P>

							ssd1327_display();
 80022dc:	f001 fbc8 	bl	8003a70 <ssd1327_display>
							if (player.lives <= 0)
 80022e0:	4b2f      	ldr	r3, [pc, #188]	; (80023a0 <update_scene+0x5e8>)
 80022e2:	691b      	ldr	r3, [r3, #16]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	dc04      	bgt.n	80022f2 <update_scene+0x53a>
							{
								play_dead_anim();
 80022e8:	f7ff fba4 	bl	8001a34 <play_dead_anim>
								state = st_dead;
 80022ec:	4b30      	ldr	r3, [pc, #192]	; (80023b0 <update_scene+0x5f8>)
 80022ee:	2202      	movs	r2, #2
 80022f0:	701a      	strb	r2, [r3, #0]
							}
						}

						// Przesunięcie w lewo i wykonanie specjalnych ruchów
						enemies[i].x -= 1;
 80022f2:	7bfa      	ldrb	r2, [r7, #15]
 80022f4:	4929      	ldr	r1, [pc, #164]	; (800239c <update_scene+0x5e4>)
 80022f6:	4613      	mov	r3, r2
 80022f8:	00db      	lsls	r3, r3, #3
 80022fa:	4413      	add	r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	440b      	add	r3, r1
 8002300:	3304      	adds	r3, #4
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	7bfa      	ldrb	r2, [r7, #15]
 8002306:	1e59      	subs	r1, r3, #1
 8002308:	4824      	ldr	r0, [pc, #144]	; (800239c <update_scene+0x5e4>)
 800230a:	4613      	mov	r3, r2
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	4413      	add	r3, r2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	4403      	add	r3, r0
 8002314:	3304      	adds	r3, #4
 8002316:	6019      	str	r1, [r3, #0]

						switch (enemies[i].type)
 8002318:	7bfa      	ldrb	r2, [r7, #15]
 800231a:	4920      	ldr	r1, [pc, #128]	; (800239c <update_scene+0x5e4>)
 800231c:	4613      	mov	r3, r2
 800231e:	00db      	lsls	r3, r3, #3
 8002320:	4413      	add	r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	440b      	add	r3, r1
 8002326:	330c      	adds	r3, #12
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b02      	cmp	r3, #2
 800232c:	d064      	beq.n	80023f8 <update_scene+0x640>
 800232e:	2b02      	cmp	r3, #2
 8002330:	f300 810d 	bgt.w	800254e <update_scene+0x796>
 8002334:	2b00      	cmp	r3, #0
 8002336:	f000 8105 	beq.w	8002544 <update_scene+0x78c>
 800233a:	2b01      	cmp	r3, #1
 800233c:	f040 8107 	bne.w	800254e <update_scene+0x796>
						{
						case et_tracker:
							if (enemies[i].x < 70)
 8002340:	7bfa      	ldrb	r2, [r7, #15]
 8002342:	4916      	ldr	r1, [pc, #88]	; (800239c <update_scene+0x5e4>)
 8002344:	4613      	mov	r3, r2
 8002346:	00db      	lsls	r3, r3, #3
 8002348:	4413      	add	r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	440b      	add	r3, r1
 800234e:	3304      	adds	r3, #4
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	2b45      	cmp	r3, #69	; 0x45
 8002354:	f300 80f8 	bgt.w	8002548 <update_scene+0x790>
							{
								if (player.y > enemies[i].y) enemies[i].y += 1;
 8002358:	4b11      	ldr	r3, [pc, #68]	; (80023a0 <update_scene+0x5e8>)
 800235a:	6859      	ldr	r1, [r3, #4]
 800235c:	7bfa      	ldrb	r2, [r7, #15]
 800235e:	480f      	ldr	r0, [pc, #60]	; (800239c <update_scene+0x5e4>)
 8002360:	4613      	mov	r3, r2
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	4413      	add	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	4403      	add	r3, r0
 800236a:	3308      	adds	r3, #8
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4299      	cmp	r1, r3
 8002370:	dd20      	ble.n	80023b4 <update_scene+0x5fc>
 8002372:	7bfa      	ldrb	r2, [r7, #15]
 8002374:	4909      	ldr	r1, [pc, #36]	; (800239c <update_scene+0x5e4>)
 8002376:	4613      	mov	r3, r2
 8002378:	00db      	lsls	r3, r3, #3
 800237a:	4413      	add	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	440b      	add	r3, r1
 8002380:	3308      	adds	r3, #8
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	7bfa      	ldrb	r2, [r7, #15]
 8002386:	1c59      	adds	r1, r3, #1
 8002388:	4804      	ldr	r0, [pc, #16]	; (800239c <update_scene+0x5e4>)
 800238a:	4613      	mov	r3, r2
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	4413      	add	r3, r2
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	4403      	add	r3, r0
 8002394:	3308      	adds	r3, #8
 8002396:	6019      	str	r1, [r3, #0]
 8002398:	e00c      	b.n	80023b4 <update_scene+0x5fc>
 800239a:	bf00      	nop
 800239c:	200004ac 	.word	0x200004ac
 80023a0:	20000168 	.word	0x20000168
 80023a4:	080097c0 	.word	0x080097c0
 80023a8:	08009788 	.word	0x08009788
 80023ac:	080095c0 	.word	0x080095c0
 80023b0:	20001a0c 	.word	0x20001a0c
								if (player.y < enemies[i].y) enemies[i].y -= 1;
 80023b4:	4bad      	ldr	r3, [pc, #692]	; (800266c <update_scene+0x8b4>)
 80023b6:	6859      	ldr	r1, [r3, #4]
 80023b8:	7bfa      	ldrb	r2, [r7, #15]
 80023ba:	48ad      	ldr	r0, [pc, #692]	; (8002670 <update_scene+0x8b8>)
 80023bc:	4613      	mov	r3, r2
 80023be:	00db      	lsls	r3, r3, #3
 80023c0:	4413      	add	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4403      	add	r3, r0
 80023c6:	3308      	adds	r3, #8
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	4299      	cmp	r1, r3
 80023cc:	f280 80bc 	bge.w	8002548 <update_scene+0x790>
 80023d0:	7bfa      	ldrb	r2, [r7, #15]
 80023d2:	49a7      	ldr	r1, [pc, #668]	; (8002670 <update_scene+0x8b8>)
 80023d4:	4613      	mov	r3, r2
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	4413      	add	r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	3308      	adds	r3, #8
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	7bfa      	ldrb	r2, [r7, #15]
 80023e4:	1e59      	subs	r1, r3, #1
 80023e6:	48a2      	ldr	r0, [pc, #648]	; (8002670 <update_scene+0x8b8>)
 80023e8:	4613      	mov	r3, r2
 80023ea:	00db      	lsls	r3, r3, #3
 80023ec:	4413      	add	r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	4403      	add	r3, r0
 80023f2:	3308      	adds	r3, #8
 80023f4:	6019      	str	r1, [r3, #0]
							}
							break;
 80023f6:	e0a7      	b.n	8002548 <update_scene+0x790>
						case et_diver:
							break;
						case et_bobber:
							if((enemies[i].x%4 == 0) && (enemies[i].x%8 == 0))
 80023f8:	7bfa      	ldrb	r2, [r7, #15]
 80023fa:	499d      	ldr	r1, [pc, #628]	; (8002670 <update_scene+0x8b8>)
 80023fc:	4613      	mov	r3, r2
 80023fe:	00db      	lsls	r3, r3, #3
 8002400:	4413      	add	r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	440b      	add	r3, r1
 8002406:	3304      	adds	r3, #4
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0303 	and.w	r3, r3, #3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d11f      	bne.n	8002452 <update_scene+0x69a>
 8002412:	7bfa      	ldrb	r2, [r7, #15]
 8002414:	4996      	ldr	r1, [pc, #600]	; (8002670 <update_scene+0x8b8>)
 8002416:	4613      	mov	r3, r2
 8002418:	00db      	lsls	r3, r3, #3
 800241a:	4413      	add	r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	440b      	add	r3, r1
 8002420:	3304      	adds	r3, #4
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0307 	and.w	r3, r3, #7
 8002428:	2b00      	cmp	r3, #0
 800242a:	d112      	bne.n	8002452 <update_scene+0x69a>
								enemies[i].y += 4;
 800242c:	7bfa      	ldrb	r2, [r7, #15]
 800242e:	4990      	ldr	r1, [pc, #576]	; (8002670 <update_scene+0x8b8>)
 8002430:	4613      	mov	r3, r2
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	4413      	add	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	440b      	add	r3, r1
 800243a:	3308      	adds	r3, #8
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	7bfa      	ldrb	r2, [r7, #15]
 8002440:	1d19      	adds	r1, r3, #4
 8002442:	488b      	ldr	r0, [pc, #556]	; (8002670 <update_scene+0x8b8>)
 8002444:	4613      	mov	r3, r2
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	4413      	add	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	4403      	add	r3, r0
 800244e:	3308      	adds	r3, #8
 8002450:	6019      	str	r1, [r3, #0]
							if((enemies[i].x%4 == 0) && !(enemies[i].x%8 == 0))
 8002452:	7bfa      	ldrb	r2, [r7, #15]
 8002454:	4986      	ldr	r1, [pc, #536]	; (8002670 <update_scene+0x8b8>)
 8002456:	4613      	mov	r3, r2
 8002458:	00db      	lsls	r3, r3, #3
 800245a:	4413      	add	r3, r2
 800245c:	009b      	lsls	r3, r3, #2
 800245e:	440b      	add	r3, r1
 8002460:	3304      	adds	r3, #4
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f003 0303 	and.w	r3, r3, #3
 8002468:	2b00      	cmp	r3, #0
 800246a:	d11f      	bne.n	80024ac <update_scene+0x6f4>
 800246c:	7bfa      	ldrb	r2, [r7, #15]
 800246e:	4980      	ldr	r1, [pc, #512]	; (8002670 <update_scene+0x8b8>)
 8002470:	4613      	mov	r3, r2
 8002472:	00db      	lsls	r3, r3, #3
 8002474:	4413      	add	r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	440b      	add	r3, r1
 800247a:	3304      	adds	r3, #4
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0307 	and.w	r3, r3, #7
 8002482:	2b00      	cmp	r3, #0
 8002484:	d012      	beq.n	80024ac <update_scene+0x6f4>
								enemies[i].y -= 4;
 8002486:	7bfa      	ldrb	r2, [r7, #15]
 8002488:	4979      	ldr	r1, [pc, #484]	; (8002670 <update_scene+0x8b8>)
 800248a:	4613      	mov	r3, r2
 800248c:	00db      	lsls	r3, r3, #3
 800248e:	4413      	add	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	440b      	add	r3, r1
 8002494:	3308      	adds	r3, #8
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	7bfa      	ldrb	r2, [r7, #15]
 800249a:	1f19      	subs	r1, r3, #4
 800249c:	4874      	ldr	r0, [pc, #464]	; (8002670 <update_scene+0x8b8>)
 800249e:	4613      	mov	r3, r2
 80024a0:	00db      	lsls	r3, r3, #3
 80024a2:	4413      	add	r3, r2
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	4403      	add	r3, r0
 80024a8:	3308      	adds	r3, #8
 80024aa:	6019      	str	r1, [r3, #0]
							if (enemies[i].x < 70)
 80024ac:	7bfa      	ldrb	r2, [r7, #15]
 80024ae:	4970      	ldr	r1, [pc, #448]	; (8002670 <update_scene+0x8b8>)
 80024b0:	4613      	mov	r3, r2
 80024b2:	00db      	lsls	r3, r3, #3
 80024b4:	4413      	add	r3, r2
 80024b6:	009b      	lsls	r3, r3, #2
 80024b8:	440b      	add	r3, r1
 80024ba:	3304      	adds	r3, #4
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2b45      	cmp	r3, #69	; 0x45
 80024c0:	dc44      	bgt.n	800254c <update_scene+0x794>
							{
								if (player.y > enemies[i].y) enemies[i].y += 1;
 80024c2:	4b6a      	ldr	r3, [pc, #424]	; (800266c <update_scene+0x8b4>)
 80024c4:	6859      	ldr	r1, [r3, #4]
 80024c6:	7bfa      	ldrb	r2, [r7, #15]
 80024c8:	4869      	ldr	r0, [pc, #420]	; (8002670 <update_scene+0x8b8>)
 80024ca:	4613      	mov	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	4413      	add	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	4403      	add	r3, r0
 80024d4:	3308      	adds	r3, #8
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4299      	cmp	r1, r3
 80024da:	dd12      	ble.n	8002502 <update_scene+0x74a>
 80024dc:	7bfa      	ldrb	r2, [r7, #15]
 80024de:	4964      	ldr	r1, [pc, #400]	; (8002670 <update_scene+0x8b8>)
 80024e0:	4613      	mov	r3, r2
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	4413      	add	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	440b      	add	r3, r1
 80024ea:	3308      	adds	r3, #8
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	7bfa      	ldrb	r2, [r7, #15]
 80024f0:	1c59      	adds	r1, r3, #1
 80024f2:	485f      	ldr	r0, [pc, #380]	; (8002670 <update_scene+0x8b8>)
 80024f4:	4613      	mov	r3, r2
 80024f6:	00db      	lsls	r3, r3, #3
 80024f8:	4413      	add	r3, r2
 80024fa:	009b      	lsls	r3, r3, #2
 80024fc:	4403      	add	r3, r0
 80024fe:	3308      	adds	r3, #8
 8002500:	6019      	str	r1, [r3, #0]
								if (player.y < enemies[i].y) enemies[i].y -= 1;
 8002502:	4b5a      	ldr	r3, [pc, #360]	; (800266c <update_scene+0x8b4>)
 8002504:	6859      	ldr	r1, [r3, #4]
 8002506:	7bfa      	ldrb	r2, [r7, #15]
 8002508:	4859      	ldr	r0, [pc, #356]	; (8002670 <update_scene+0x8b8>)
 800250a:	4613      	mov	r3, r2
 800250c:	00db      	lsls	r3, r3, #3
 800250e:	4413      	add	r3, r2
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	4403      	add	r3, r0
 8002514:	3308      	adds	r3, #8
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4299      	cmp	r1, r3
 800251a:	da17      	bge.n	800254c <update_scene+0x794>
 800251c:	7bfa      	ldrb	r2, [r7, #15]
 800251e:	4954      	ldr	r1, [pc, #336]	; (8002670 <update_scene+0x8b8>)
 8002520:	4613      	mov	r3, r2
 8002522:	00db      	lsls	r3, r3, #3
 8002524:	4413      	add	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	440b      	add	r3, r1
 800252a:	3308      	adds	r3, #8
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	7bfa      	ldrb	r2, [r7, #15]
 8002530:	1e59      	subs	r1, r3, #1
 8002532:	484f      	ldr	r0, [pc, #316]	; (8002670 <update_scene+0x8b8>)
 8002534:	4613      	mov	r3, r2
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	4413      	add	r3, r2
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	4403      	add	r3, r0
 800253e:	3308      	adds	r3, #8
 8002540:	6019      	str	r1, [r3, #0]
							}
							break;
 8002542:	e003      	b.n	800254c <update_scene+0x794>
							break;
 8002544:	bf00      	nop
 8002546:	e002      	b.n	800254e <update_scene+0x796>
							break;
 8002548:	bf00      	nop
 800254a:	e000      	b.n	800254e <update_scene+0x796>
							break;
 800254c:	bf00      	nop
						}

						// Jeśli poza ekranem, dezaktywacja
						if (enemies[i].x < -4)
 800254e:	7bfa      	ldrb	r2, [r7, #15]
 8002550:	4947      	ldr	r1, [pc, #284]	; (8002670 <update_scene+0x8b8>)
 8002552:	4613      	mov	r3, r2
 8002554:	00db      	lsls	r3, r3, #3
 8002556:	4413      	add	r3, r2
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	440b      	add	r3, r1
 800255c:	3304      	adds	r3, #4
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f113 0f04 	cmn.w	r3, #4
 8002564:	da1c      	bge.n	80025a0 <update_scene+0x7e8>
						{
							enemies[i].active = false;
 8002566:	7bfa      	ldrb	r2, [r7, #15]
 8002568:	4941      	ldr	r1, [pc, #260]	; (8002670 <update_scene+0x8b8>)
 800256a:	4613      	mov	r3, r2
 800256c:	00db      	lsls	r3, r3, #3
 800256e:	4413      	add	r3, r2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	440b      	add	r3, r1
 8002574:	2200      	movs	r2, #0
 8002576:	701a      	strb	r2, [r3, #0]
							enemies[i].tracked_by_missile = false;
 8002578:	7bfa      	ldrb	r2, [r7, #15]
 800257a:	493d      	ldr	r1, [pc, #244]	; (8002670 <update_scene+0x8b8>)
 800257c:	4613      	mov	r3, r2
 800257e:	00db      	lsls	r3, r3, #3
 8002580:	4413      	add	r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	440b      	add	r3, r1
 8002586:	331c      	adds	r3, #28
 8002588:	2200      	movs	r2, #0
 800258a:	701a      	strb	r2, [r3, #0]
							enemies[i].truck_number = 0;
 800258c:	7bfa      	ldrb	r2, [r7, #15]
 800258e:	4938      	ldr	r1, [pc, #224]	; (8002670 <update_scene+0x8b8>)
 8002590:	4613      	mov	r3, r2
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	4413      	add	r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	440b      	add	r3, r1
 800259a:	3320      	adds	r3, #32
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
	for (i = 0; i < num_enemies; ++i)
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
 80025a2:	3301      	adds	r3, #1
 80025a4:	73fb      	strb	r3, [r7, #15]
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	2b09      	cmp	r3, #9
 80025aa:	f67f ad88 	bls.w	80020be <update_scene+0x306>
				}
		}
	}

	//------------- Obsługa Bossa ---------------
	if(boss.active)
 80025ae:	4b31      	ldr	r3, [pc, #196]	; (8002674 <update_scene+0x8bc>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	f000 8226 	beq.w	8002a04 <update_scene+0xc4c>
	{
		boss.next_update -= 1;
 80025b8:	4b2e      	ldr	r3, [pc, #184]	; (8002674 <update_scene+0x8bc>)
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	3b01      	subs	r3, #1
 80025be:	4a2d      	ldr	r2, [pc, #180]	; (8002674 <update_scene+0x8bc>)
 80025c0:	60d3      	str	r3, [r2, #12]

		//Pozycja bosa
		if(boss.next_update <= 0)
 80025c2:	4b2c      	ldr	r3, [pc, #176]	; (8002674 <update_scene+0x8bc>)
 80025c4:	68db      	ldr	r3, [r3, #12]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	dc38      	bgt.n	800263c <update_scene+0x884>
		{
			boss.next_update = boss.update_delay;
 80025ca:	4b2a      	ldr	r3, [pc, #168]	; (8002674 <update_scene+0x8bc>)
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	4a29      	ldr	r2, [pc, #164]	; (8002674 <update_scene+0x8bc>)
 80025d0:	60d3      	str	r3, [r2, #12]

			y += dy;
 80025d2:	4b29      	ldr	r3, [pc, #164]	; (8002678 <update_scene+0x8c0>)
 80025d4:	781a      	ldrb	r2, [r3, #0]
 80025d6:	4b29      	ldr	r3, [pc, #164]	; (800267c <update_scene+0x8c4>)
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	4413      	add	r3, r2
 80025dc:	b2da      	uxtb	r2, r3
 80025de:	4b26      	ldr	r3, [pc, #152]	; (8002678 <update_scene+0x8c0>)
 80025e0:	701a      	strb	r2, [r3, #0]
			if (y < 1 || y > (screen_height - 24)) dy = -dy;
 80025e2:	4b25      	ldr	r3, [pc, #148]	; (8002678 <update_scene+0x8c0>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <update_scene+0x83a>
 80025ea:	4b23      	ldr	r3, [pc, #140]	; (8002678 <update_scene+0x8c0>)
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	2b68      	cmp	r3, #104	; 0x68
 80025f0:	d905      	bls.n	80025fe <update_scene+0x846>
 80025f2:	4b22      	ldr	r3, [pc, #136]	; (800267c <update_scene+0x8c4>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	425b      	negs	r3, r3
 80025f8:	b2da      	uxtb	r2, r3
 80025fa:	4b20      	ldr	r3, [pc, #128]	; (800267c <update_scene+0x8c4>)
 80025fc:	701a      	strb	r2, [r3, #0]

			boss.y = y;
 80025fe:	4b1e      	ldr	r3, [pc, #120]	; (8002678 <update_scene+0x8c0>)
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	4b1b      	ldr	r3, [pc, #108]	; (8002674 <update_scene+0x8bc>)
 8002606:	609a      	str	r2, [r3, #8]

			if(boss.y < 10) boss.y = 10;
 8002608:	4b1a      	ldr	r3, [pc, #104]	; (8002674 <update_scene+0x8bc>)
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	2b09      	cmp	r3, #9
 800260e:	dc02      	bgt.n	8002616 <update_scene+0x85e>
 8002610:	4b18      	ldr	r3, [pc, #96]	; (8002674 <update_scene+0x8bc>)
 8002612:	220a      	movs	r2, #10
 8002614:	609a      	str	r2, [r3, #8]
			if(boss.y > (screen_height - 24)) boss.y = (screen_height - 24);
 8002616:	4b17      	ldr	r3, [pc, #92]	; (8002674 <update_scene+0x8bc>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	2b68      	cmp	r3, #104	; 0x68
 800261c:	dd02      	ble.n	8002624 <update_scene+0x86c>
 800261e:	4b15      	ldr	r3, [pc, #84]	; (8002674 <update_scene+0x8bc>)
 8002620:	2268      	movs	r2, #104	; 0x68
 8002622:	609a      	str	r2, [r3, #8]

			boss.x -= 1;
 8002624:	4b13      	ldr	r3, [pc, #76]	; (8002674 <update_scene+0x8bc>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	3b01      	subs	r3, #1
 800262a:	4a12      	ldr	r2, [pc, #72]	; (8002674 <update_scene+0x8bc>)
 800262c:	6053      	str	r3, [r2, #4]
			if(boss.x < 100) boss.x = 100;
 800262e:	4b11      	ldr	r3, [pc, #68]	; (8002674 <update_scene+0x8bc>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	2b63      	cmp	r3, #99	; 0x63
 8002634:	dc02      	bgt.n	800263c <update_scene+0x884>
 8002636:	4b0f      	ldr	r3, [pc, #60]	; (8002674 <update_scene+0x8bc>)
 8002638:	2264      	movs	r2, #100	; 0x64
 800263a:	605a      	str	r2, [r3, #4]
		}

		//Częstotliwość strzałów bosa
		if((rand()%100) < (boss.level * 2 ))
 800263c:	f004 fdb2 	bl	80071a4 <rand>
 8002640:	4602      	mov	r2, r0
 8002642:	4b0f      	ldr	r3, [pc, #60]	; (8002680 <update_scene+0x8c8>)
 8002644:	fb83 1302 	smull	r1, r3, r3, r2
 8002648:	1159      	asrs	r1, r3, #5
 800264a:	17d3      	asrs	r3, r2, #31
 800264c:	1acb      	subs	r3, r1, r3
 800264e:	2164      	movs	r1, #100	; 0x64
 8002650:	fb01 f303 	mul.w	r3, r1, r3
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	4a07      	ldr	r2, [pc, #28]	; (8002674 <update_scene+0x8bc>)
 8002658:	6992      	ldr	r2, [r2, #24]
 800265a:	0052      	lsls	r2, r2, #1
 800265c:	4293      	cmp	r3, r2
 800265e:	da01      	bge.n	8002664 <update_scene+0x8ac>
			boss_shoot();
 8002660:	f7ff fb3e 	bl	8001ce0 <boss_shoot>

		for (i = 0; i < num_boss_shots; ++i)
 8002664:	2300      	movs	r3, #0
 8002666:	73fb      	strb	r3, [r7, #15]
 8002668:	e040      	b.n	80026ec <update_scene+0x934>
 800266a:	bf00      	nop
 800266c:	20000168 	.word	0x20000168
 8002670:	200004ac 	.word	0x200004ac
 8002674:	2000199c 	.word	0x2000199c
 8002678:	20001a1c 	.word	0x20001a1c
 800267c:	20000004 	.word	0x20000004
 8002680:	51eb851f 	.word	0x51eb851f
		{
			if (boss_shots[i].active)
 8002684:	7bfa      	ldrb	r2, [r7, #15]
 8002686:	4986      	ldr	r1, [pc, #536]	; (80028a0 <update_scene+0xae8>)
 8002688:	4613      	mov	r3, r2
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	4413      	add	r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	440b      	add	r3, r1
 8002692:	781b      	ldrb	r3, [r3, #0]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d011      	beq.n	80026bc <update_scene+0x904>
				--boss_shots[i].x;
 8002698:	7bfa      	ldrb	r2, [r7, #15]
 800269a:	4981      	ldr	r1, [pc, #516]	; (80028a0 <update_scene+0xae8>)
 800269c:	4613      	mov	r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	4413      	add	r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	440b      	add	r3, r1
 80026a6:	3304      	adds	r3, #4
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	1e59      	subs	r1, r3, #1
 80026ac:	487c      	ldr	r0, [pc, #496]	; (80028a0 <update_scene+0xae8>)
 80026ae:	4613      	mov	r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	4413      	add	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	4403      	add	r3, r0
 80026b8:	3304      	adds	r3, #4
 80026ba:	6019      	str	r1, [r3, #0]
			if (boss_shots[i].x < -4)
 80026bc:	7bfa      	ldrb	r2, [r7, #15]
 80026be:	4978      	ldr	r1, [pc, #480]	; (80028a0 <update_scene+0xae8>)
 80026c0:	4613      	mov	r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	4413      	add	r3, r2
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	440b      	add	r3, r1
 80026ca:	3304      	adds	r3, #4
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f113 0f04 	cmn.w	r3, #4
 80026d2:	da08      	bge.n	80026e6 <update_scene+0x92e>
				boss_shots[i].active = false;
 80026d4:	7bfa      	ldrb	r2, [r7, #15]
 80026d6:	4972      	ldr	r1, [pc, #456]	; (80028a0 <update_scene+0xae8>)
 80026d8:	4613      	mov	r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	440b      	add	r3, r1
 80026e2:	2200      	movs	r2, #0
 80026e4:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < num_boss_shots; ++i)
 80026e6:	7bfb      	ldrb	r3, [r7, #15]
 80026e8:	3301      	adds	r3, #1
 80026ea:	73fb      	strb	r3, [r7, #15]
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	d9c8      	bls.n	8002684 <update_scene+0x8cc>
		}

		for(i = 0; i < num_boss_shots; i++)
 80026f2:	2300      	movs	r3, #0
 80026f4:	73fb      	strb	r3, [r7, #15]
 80026f6:	e0cc      	b.n	8002892 <update_scene+0xada>
		{
			if(boss_shots[i].active)
 80026f8:	7bfa      	ldrb	r2, [r7, #15]
 80026fa:	4969      	ldr	r1, [pc, #420]	; (80028a0 <update_scene+0xae8>)
 80026fc:	4613      	mov	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4413      	add	r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	440b      	add	r3, r1
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 80bf 	beq.w	800288c <update_scene+0xad4>
			{
				if (colliding(boss_shots[i].x,boss_shots[i].y, player.x, player.y) 	||
 800270e:	7bfa      	ldrb	r2, [r7, #15]
 8002710:	4963      	ldr	r1, [pc, #396]	; (80028a0 <update_scene+0xae8>)
 8002712:	4613      	mov	r3, r2
 8002714:	009b      	lsls	r3, r3, #2
 8002716:	4413      	add	r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	440b      	add	r3, r1
 800271c:	3304      	adds	r3, #4
 800271e:	6818      	ldr	r0, [r3, #0]
 8002720:	7bfa      	ldrb	r2, [r7, #15]
 8002722:	495f      	ldr	r1, [pc, #380]	; (80028a0 <update_scene+0xae8>)
 8002724:	4613      	mov	r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	4413      	add	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	440b      	add	r3, r1
 800272e:	3308      	adds	r3, #8
 8002730:	6819      	ldr	r1, [r3, #0]
 8002732:	4b5c      	ldr	r3, [pc, #368]	; (80028a4 <update_scene+0xaec>)
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	4b5b      	ldr	r3, [pc, #364]	; (80028a4 <update_scene+0xaec>)
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f7ff fb15 	bl	8001d68 <colliding>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d154      	bne.n	80027ee <update_scene+0xa36>
					colliding(boss_shots[i].x,boss_shots[i].y, player.x, player.y+5) 	||
 8002744:	7bfa      	ldrb	r2, [r7, #15]
 8002746:	4956      	ldr	r1, [pc, #344]	; (80028a0 <update_scene+0xae8>)
 8002748:	4613      	mov	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	4413      	add	r3, r2
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	440b      	add	r3, r1
 8002752:	3304      	adds	r3, #4
 8002754:	6818      	ldr	r0, [r3, #0]
 8002756:	7bfa      	ldrb	r2, [r7, #15]
 8002758:	4951      	ldr	r1, [pc, #324]	; (80028a0 <update_scene+0xae8>)
 800275a:	4613      	mov	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	4413      	add	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	440b      	add	r3, r1
 8002764:	3308      	adds	r3, #8
 8002766:	6819      	ldr	r1, [r3, #0]
 8002768:	4b4e      	ldr	r3, [pc, #312]	; (80028a4 <update_scene+0xaec>)
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	4b4d      	ldr	r3, [pc, #308]	; (80028a4 <update_scene+0xaec>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	3305      	adds	r3, #5
 8002772:	f7ff faf9 	bl	8001d68 <colliding>
 8002776:	4603      	mov	r3, r0
				if (colliding(boss_shots[i].x,boss_shots[i].y, player.x, player.y) 	||
 8002778:	2b00      	cmp	r3, #0
 800277a:	d138      	bne.n	80027ee <update_scene+0xa36>
					colliding(boss_shots[i].x,boss_shots[i].y, player.x+7, player.y)	||
 800277c:	7bfa      	ldrb	r2, [r7, #15]
 800277e:	4948      	ldr	r1, [pc, #288]	; (80028a0 <update_scene+0xae8>)
 8002780:	4613      	mov	r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	4413      	add	r3, r2
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	440b      	add	r3, r1
 800278a:	3304      	adds	r3, #4
 800278c:	6818      	ldr	r0, [r3, #0]
 800278e:	7bfa      	ldrb	r2, [r7, #15]
 8002790:	4943      	ldr	r1, [pc, #268]	; (80028a0 <update_scene+0xae8>)
 8002792:	4613      	mov	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	440b      	add	r3, r1
 800279c:	3308      	adds	r3, #8
 800279e:	6819      	ldr	r1, [r3, #0]
 80027a0:	4b40      	ldr	r3, [pc, #256]	; (80028a4 <update_scene+0xaec>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	1dda      	adds	r2, r3, #7
 80027a6:	4b3f      	ldr	r3, [pc, #252]	; (80028a4 <update_scene+0xaec>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	f7ff fadd 	bl	8001d68 <colliding>
 80027ae:	4603      	mov	r3, r0
					colliding(boss_shots[i].x,boss_shots[i].y, player.x, player.y+5) 	||
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d11c      	bne.n	80027ee <update_scene+0xa36>
					colliding(boss_shots[i].x,boss_shots[i].y, player.x+7, player.y+5))
 80027b4:	7bfa      	ldrb	r2, [r7, #15]
 80027b6:	493a      	ldr	r1, [pc, #232]	; (80028a0 <update_scene+0xae8>)
 80027b8:	4613      	mov	r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	4413      	add	r3, r2
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	3304      	adds	r3, #4
 80027c4:	6818      	ldr	r0, [r3, #0]
 80027c6:	7bfa      	ldrb	r2, [r7, #15]
 80027c8:	4935      	ldr	r1, [pc, #212]	; (80028a0 <update_scene+0xae8>)
 80027ca:	4613      	mov	r3, r2
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	4413      	add	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	440b      	add	r3, r1
 80027d4:	3308      	adds	r3, #8
 80027d6:	6819      	ldr	r1, [r3, #0]
 80027d8:	4b32      	ldr	r3, [pc, #200]	; (80028a4 <update_scene+0xaec>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	1dda      	adds	r2, r3, #7
 80027de:	4b31      	ldr	r3, [pc, #196]	; (80028a4 <update_scene+0xaec>)
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	3305      	adds	r3, #5
 80027e4:	f7ff fac0 	bl	8001d68 <colliding>
 80027e8:	4603      	mov	r3, r0
					colliding(boss_shots[i].x,boss_shots[i].y, player.x+7, player.y)	||
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d04e      	beq.n	800288c <update_scene+0xad4>
				{
					player.lives -= 1;;
 80027ee:	4b2d      	ldr	r3, [pc, #180]	; (80028a4 <update_scene+0xaec>)
 80027f0:	691b      	ldr	r3, [r3, #16]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	4a2b      	ldr	r2, [pc, #172]	; (80028a4 <update_scene+0xaec>)
 80027f6:	6113      	str	r3, [r2, #16]
					boss_shots[i].active = false;
 80027f8:	7bfa      	ldrb	r2, [r7, #15]
 80027fa:	4929      	ldr	r1, [pc, #164]	; (80028a0 <update_scene+0xae8>)
 80027fc:	4613      	mov	r3, r2
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4413      	add	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	440b      	add	r3, r1
 8002806:	2200      	movs	r2, #0
 8002808:	701a      	strb	r2, [r3, #0]
					GFX_DrowBitMap_P(boss_shots[i].x+2, boss_shots[i].y, explosion_map,10,10,1);
 800280a:	7bfa      	ldrb	r2, [r7, #15]
 800280c:	4924      	ldr	r1, [pc, #144]	; (80028a0 <update_scene+0xae8>)
 800280e:	4613      	mov	r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	4413      	add	r3, r2
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	440b      	add	r3, r1
 8002818:	3304      	adds	r3, #4
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	1c98      	adds	r0, r3, #2
 800281e:	7bfa      	ldrb	r2, [r7, #15]
 8002820:	491f      	ldr	r1, [pc, #124]	; (80028a0 <update_scene+0xae8>)
 8002822:	4613      	mov	r3, r2
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	4413      	add	r3, r2
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	440b      	add	r3, r1
 800282c:	3308      	adds	r3, #8
 800282e:	6819      	ldr	r1, [r3, #0]
 8002830:	2301      	movs	r3, #1
 8002832:	9301      	str	r3, [sp, #4]
 8002834:	230a      	movs	r3, #10
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	230a      	movs	r3, #10
 800283a:	4a1b      	ldr	r2, [pc, #108]	; (80028a8 <update_scene+0xaf0>)
 800283c:	f7fe fab0 	bl	8000da0 <GFX_DrowBitMap_P>
					GFX_DrowBitMap_P(player.x + 8, player.y-2, player_shield_map,10 ,16,1);
 8002840:	4b18      	ldr	r3, [pc, #96]	; (80028a4 <update_scene+0xaec>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f103 0008 	add.w	r0, r3, #8
 8002848:	4b16      	ldr	r3, [pc, #88]	; (80028a4 <update_scene+0xaec>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	1e99      	subs	r1, r3, #2
 800284e:	2301      	movs	r3, #1
 8002850:	9301      	str	r3, [sp, #4]
 8002852:	2310      	movs	r3, #16
 8002854:	9300      	str	r3, [sp, #0]
 8002856:	230a      	movs	r3, #10
 8002858:	4a14      	ldr	r2, [pc, #80]	; (80028ac <update_scene+0xaf4>)
 800285a:	f7fe faa1 	bl	8000da0 <GFX_DrowBitMap_P>
					GFX_DrowBitMap_P(player.x, player.y, player_map, 11, 11, 1);
 800285e:	4b11      	ldr	r3, [pc, #68]	; (80028a4 <update_scene+0xaec>)
 8002860:	6818      	ldr	r0, [r3, #0]
 8002862:	4b10      	ldr	r3, [pc, #64]	; (80028a4 <update_scene+0xaec>)
 8002864:	6859      	ldr	r1, [r3, #4]
 8002866:	2301      	movs	r3, #1
 8002868:	9301      	str	r3, [sp, #4]
 800286a:	230b      	movs	r3, #11
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	230b      	movs	r3, #11
 8002870:	4a0f      	ldr	r2, [pc, #60]	; (80028b0 <update_scene+0xaf8>)
 8002872:	f7fe fa95 	bl	8000da0 <GFX_DrowBitMap_P>

					ssd1327_display();
 8002876:	f001 f8fb 	bl	8003a70 <ssd1327_display>
					if (player.lives <= 0)
 800287a:	4b0a      	ldr	r3, [pc, #40]	; (80028a4 <update_scene+0xaec>)
 800287c:	691b      	ldr	r3, [r3, #16]
 800287e:	2b00      	cmp	r3, #0
 8002880:	dc04      	bgt.n	800288c <update_scene+0xad4>
					{
						play_dead_anim();
 8002882:	f7ff f8d7 	bl	8001a34 <play_dead_anim>
						state = st_dead;
 8002886:	4b0b      	ldr	r3, [pc, #44]	; (80028b4 <update_scene+0xafc>)
 8002888:	2202      	movs	r2, #2
 800288a:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < num_boss_shots; i++)
 800288c:	7bfb      	ldrb	r3, [r7, #15]
 800288e:	3301      	adds	r3, #1
 8002890:	73fb      	strb	r3, [r7, #15]
 8002892:	7bfb      	ldrb	r3, [r7, #15]
 8002894:	2b04      	cmp	r3, #4
 8002896:	f67f af2f 	bls.w	80026f8 <update_scene+0x940>
				}
			}
		}

		// Strzały gracza do bosa
		for(i = 0; i < num_shots; i++)
 800289a:	2300      	movs	r3, #0
 800289c:	73fb      	strb	r3, [r7, #15]
 800289e:	e0ad      	b.n	80029fc <update_scene+0xc44>
 80028a0:	20000448 	.word	0x20000448
 80028a4:	20000168 	.word	0x20000168
 80028a8:	080097c0 	.word	0x080097c0
 80028ac:	08009788 	.word	0x08009788
 80028b0:	080095c0 	.word	0x080095c0
 80028b4:	20001a0c 	.word	0x20001a0c
		{
			if(shoots[i].active)
 80028b8:	7bfa      	ldrb	r2, [r7, #15]
 80028ba:	4977      	ldr	r1, [pc, #476]	; (8002a98 <update_scene+0xce0>)
 80028bc:	4613      	mov	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	4413      	add	r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	440b      	add	r3, r1
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f000 8094 	beq.w	80029f6 <update_scene+0xc3e>
			{
				if(colliding(boss.x, boss.y, shoots[i].x, shoots[i].y) ||
 80028ce:	4b73      	ldr	r3, [pc, #460]	; (8002a9c <update_scene+0xce4>)
 80028d0:	6858      	ldr	r0, [r3, #4]
 80028d2:	4b72      	ldr	r3, [pc, #456]	; (8002a9c <update_scene+0xce4>)
 80028d4:	6899      	ldr	r1, [r3, #8]
 80028d6:	7bfa      	ldrb	r2, [r7, #15]
 80028d8:	4c6f      	ldr	r4, [pc, #444]	; (8002a98 <update_scene+0xce0>)
 80028da:	4613      	mov	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	4413      	add	r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	4423      	add	r3, r4
 80028e4:	3304      	adds	r3, #4
 80028e6:	681c      	ldr	r4, [r3, #0]
 80028e8:	7bfa      	ldrb	r2, [r7, #15]
 80028ea:	4d6b      	ldr	r5, [pc, #428]	; (8002a98 <update_scene+0xce0>)
 80028ec:	4613      	mov	r3, r2
 80028ee:	009b      	lsls	r3, r3, #2
 80028f0:	4413      	add	r3, r2
 80028f2:	009b      	lsls	r3, r3, #2
 80028f4:	442b      	add	r3, r5
 80028f6:	3308      	adds	r3, #8
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4622      	mov	r2, r4
 80028fc:	f7ff fa34 	bl	8001d68 <colliding>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d13a      	bne.n	800297c <update_scene+0xbc4>
				   colliding(boss.x, boss.y+6, shoots[i].x, shoots[i].y) ||
 8002906:	4b65      	ldr	r3, [pc, #404]	; (8002a9c <update_scene+0xce4>)
 8002908:	6858      	ldr	r0, [r3, #4]
 800290a:	4b64      	ldr	r3, [pc, #400]	; (8002a9c <update_scene+0xce4>)
 800290c:	689b      	ldr	r3, [r3, #8]
 800290e:	1d99      	adds	r1, r3, #6
 8002910:	7bfa      	ldrb	r2, [r7, #15]
 8002912:	4c61      	ldr	r4, [pc, #388]	; (8002a98 <update_scene+0xce0>)
 8002914:	4613      	mov	r3, r2
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	4413      	add	r3, r2
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	4423      	add	r3, r4
 800291e:	3304      	adds	r3, #4
 8002920:	681c      	ldr	r4, [r3, #0]
 8002922:	7bfa      	ldrb	r2, [r7, #15]
 8002924:	4d5c      	ldr	r5, [pc, #368]	; (8002a98 <update_scene+0xce0>)
 8002926:	4613      	mov	r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	4413      	add	r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	442b      	add	r3, r5
 8002930:	3308      	adds	r3, #8
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4622      	mov	r2, r4
 8002936:	f7ff fa17 	bl	8001d68 <colliding>
 800293a:	4603      	mov	r3, r0
				if(colliding(boss.x, boss.y, shoots[i].x, shoots[i].y) ||
 800293c:	2b00      	cmp	r3, #0
 800293e:	d11d      	bne.n	800297c <update_scene+0xbc4>
				   colliding(boss.x, boss.y+12, shoots[i].x, shoots[i].y))
 8002940:	4b56      	ldr	r3, [pc, #344]	; (8002a9c <update_scene+0xce4>)
 8002942:	6858      	ldr	r0, [r3, #4]
 8002944:	4b55      	ldr	r3, [pc, #340]	; (8002a9c <update_scene+0xce4>)
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f103 010c 	add.w	r1, r3, #12
 800294c:	7bfa      	ldrb	r2, [r7, #15]
 800294e:	4c52      	ldr	r4, [pc, #328]	; (8002a98 <update_scene+0xce0>)
 8002950:	4613      	mov	r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	4413      	add	r3, r2
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4423      	add	r3, r4
 800295a:	3304      	adds	r3, #4
 800295c:	681c      	ldr	r4, [r3, #0]
 800295e:	7bfa      	ldrb	r2, [r7, #15]
 8002960:	4d4d      	ldr	r5, [pc, #308]	; (8002a98 <update_scene+0xce0>)
 8002962:	4613      	mov	r3, r2
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	4413      	add	r3, r2
 8002968:	009b      	lsls	r3, r3, #2
 800296a:	442b      	add	r3, r5
 800296c:	3308      	adds	r3, #8
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4622      	mov	r2, r4
 8002972:	f7ff f9f9 	bl	8001d68 <colliding>
 8002976:	4603      	mov	r3, r0
				   colliding(boss.x, boss.y+6, shoots[i].x, shoots[i].y) ||
 8002978:	2b00      	cmp	r3, #0
 800297a:	d03c      	beq.n	80029f6 <update_scene+0xc3e>
				{
					boss.lives -= 1;
 800297c:	4b47      	ldr	r3, [pc, #284]	; (8002a9c <update_scene+0xce4>)
 800297e:	695b      	ldr	r3, [r3, #20]
 8002980:	3b01      	subs	r3, #1
 8002982:	4a46      	ldr	r2, [pc, #280]	; (8002a9c <update_scene+0xce4>)
 8002984:	6153      	str	r3, [r2, #20]
					shoots[i].active = false;
 8002986:	7bfa      	ldrb	r2, [r7, #15]
 8002988:	4943      	ldr	r1, [pc, #268]	; (8002a98 <update_scene+0xce0>)
 800298a:	4613      	mov	r3, r2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	4413      	add	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	440b      	add	r3, r1
 8002994:	2200      	movs	r2, #0
 8002996:	701a      	strb	r2, [r3, #0]
					shoots[i].truck_number = 0;
 8002998:	7bfa      	ldrb	r2, [r7, #15]
 800299a:	493f      	ldr	r1, [pc, #252]	; (8002a98 <update_scene+0xce0>)
 800299c:	4613      	mov	r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	4413      	add	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	440b      	add	r3, r1
 80029a6:	3310      	adds	r3, #16
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
					GFX_DrowBitMap_P(shoots[i].x, shoots[i].y, explosion_map, 10,10,1);
 80029ac:	7bfa      	ldrb	r2, [r7, #15]
 80029ae:	493a      	ldr	r1, [pc, #232]	; (8002a98 <update_scene+0xce0>)
 80029b0:	4613      	mov	r3, r2
 80029b2:	009b      	lsls	r3, r3, #2
 80029b4:	4413      	add	r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	3304      	adds	r3, #4
 80029bc:	6818      	ldr	r0, [r3, #0]
 80029be:	7bfa      	ldrb	r2, [r7, #15]
 80029c0:	4935      	ldr	r1, [pc, #212]	; (8002a98 <update_scene+0xce0>)
 80029c2:	4613      	mov	r3, r2
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	4413      	add	r3, r2
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	440b      	add	r3, r1
 80029cc:	3308      	adds	r3, #8
 80029ce:	6819      	ldr	r1, [r3, #0]
 80029d0:	2301      	movs	r3, #1
 80029d2:	9301      	str	r3, [sp, #4]
 80029d4:	230a      	movs	r3, #10
 80029d6:	9300      	str	r3, [sp, #0]
 80029d8:	230a      	movs	r3, #10
 80029da:	4a31      	ldr	r2, [pc, #196]	; (8002aa0 <update_scene+0xce8>)
 80029dc:	f7fe f9e0 	bl	8000da0 <GFX_DrowBitMap_P>

					if(boss.lives <= 0)
 80029e0:	4b2e      	ldr	r3, [pc, #184]	; (8002a9c <update_scene+0xce4>)
 80029e2:	695b      	ldr	r3, [r3, #20]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	dc06      	bgt.n	80029f6 <update_scene+0xc3e>
					{
						boss.active = false;
 80029e8:	4b2c      	ldr	r3, [pc, #176]	; (8002a9c <update_scene+0xce4>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	701a      	strb	r2, [r3, #0]
						//boss.level += 1;
						boss.lives = 0;
 80029ee:	4b2b      	ldr	r3, [pc, #172]	; (8002a9c <update_scene+0xce4>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	615a      	str	r2, [r3, #20]
						break;
 80029f4:	e006      	b.n	8002a04 <update_scene+0xc4c>
		for(i = 0; i < num_shots; i++)
 80029f6:	7bfb      	ldrb	r3, [r7, #15]
 80029f8:	3301      	adds	r3, #1
 80029fa:	73fb      	strb	r3, [r7, #15]
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
 80029fe:	2b22      	cmp	r3, #34	; 0x22
 8002a00:	f67f af5a 	bls.w	80028b8 <update_scene+0xb00>
			}
		}
	}

	//Zamalowanie i dezaktywacja strzałów pozostałych po bosie
	if(!boss.active)
 8002a04:	4b25      	ldr	r3, [pc, #148]	; (8002a9c <update_scene+0xce4>)
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	f083 0301 	eor.w	r3, r3, #1
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d035      	beq.n	8002a7e <update_scene+0xcc6>
	{
		for(i = 0; i < num_boss_shots; i++)
 8002a12:	2300      	movs	r3, #0
 8002a14:	73fb      	strb	r3, [r7, #15]
 8002a16:	e02f      	b.n	8002a78 <update_scene+0xcc0>
		{
			if(boss_shots[i].active)
 8002a18:	7bfa      	ldrb	r2, [r7, #15]
 8002a1a:	4922      	ldr	r1, [pc, #136]	; (8002aa4 <update_scene+0xcec>)
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	4413      	add	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	440b      	add	r3, r1
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d022      	beq.n	8002a72 <update_scene+0xcba>
			{
				boss_shots[i].active = false;
 8002a2c:	7bfa      	ldrb	r2, [r7, #15]
 8002a2e:	491d      	ldr	r1, [pc, #116]	; (8002aa4 <update_scene+0xcec>)
 8002a30:	4613      	mov	r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	4413      	add	r3, r2
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	440b      	add	r3, r1
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	701a      	strb	r2, [r3, #0]
				GFX_DrowBitMap_P(boss_shots[i].x, boss_shots[i].y, player_shot_map,4,1,0);
 8002a3e:	7bfa      	ldrb	r2, [r7, #15]
 8002a40:	4918      	ldr	r1, [pc, #96]	; (8002aa4 <update_scene+0xcec>)
 8002a42:	4613      	mov	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	440b      	add	r3, r1
 8002a4c:	3304      	adds	r3, #4
 8002a4e:	6818      	ldr	r0, [r3, #0]
 8002a50:	7bfa      	ldrb	r2, [r7, #15]
 8002a52:	4914      	ldr	r1, [pc, #80]	; (8002aa4 <update_scene+0xcec>)
 8002a54:	4613      	mov	r3, r2
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	4413      	add	r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	440b      	add	r3, r1
 8002a5e:	3308      	adds	r3, #8
 8002a60:	6819      	ldr	r1, [r3, #0]
 8002a62:	2300      	movs	r3, #0
 8002a64:	9301      	str	r3, [sp, #4]
 8002a66:	2301      	movs	r3, #1
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	2304      	movs	r3, #4
 8002a6c:	4a0e      	ldr	r2, [pc, #56]	; (8002aa8 <update_scene+0xcf0>)
 8002a6e:	f7fe f997 	bl	8000da0 <GFX_DrowBitMap_P>
		for(i = 0; i < num_boss_shots; i++)
 8002a72:	7bfb      	ldrb	r3, [r7, #15]
 8002a74:	3301      	adds	r3, #1
 8002a76:	73fb      	strb	r3, [r7, #15]
 8002a78:	7bfb      	ldrb	r3, [r7, #15]
 8002a7a:	2b04      	cmp	r3, #4
 8002a7c:	d9cc      	bls.n	8002a18 <update_scene+0xc60>
			}
		}
	}
	//-------------------------------------------

	if (button_pressed())
 8002a7e:	f000 ff05 	bl	800388c <button_pressed>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d001      	beq.n	8002a8c <update_scene+0xcd4>
		shoot();
 8002a88:	f7fe fff6 	bl	8001a78 <shoot>

	// Sprawdzenie kolicji strzałów gracza z przeciwnikami. Dodawania Bonusów
	for (i = 0; i < num_shots; ++i)
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	73fb      	strb	r3, [r7, #15]
 8002a90:	e0bf      	b.n	8002c12 <update_scene+0xe5a>
	{
		for (j = 0; j < num_enemies; ++j)
 8002a92:	2300      	movs	r3, #0
 8002a94:	73bb      	strb	r3, [r7, #14]
 8002a96:	e0b5      	b.n	8002c04 <update_scene+0xe4c>
 8002a98:	2000018c 	.word	0x2000018c
 8002a9c:	2000199c 	.word	0x2000199c
 8002aa0:	080097c0 	.word	0x080097c0
 8002aa4:	20000448 	.word	0x20000448
 8002aa8:	080095bc 	.word	0x080095bc
		{
			if (shoots[i].active && enemies[j].active)
 8002aac:	7bfa      	ldrb	r2, [r7, #15]
 8002aae:	496a      	ldr	r1, [pc, #424]	; (8002c58 <update_scene+0xea0>)
 8002ab0:	4613      	mov	r3, r2
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	4413      	add	r3, r2
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	440b      	add	r3, r1
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f000 809e 	beq.w	8002bfe <update_scene+0xe46>
 8002ac2:	7bba      	ldrb	r2, [r7, #14]
 8002ac4:	4965      	ldr	r1, [pc, #404]	; (8002c5c <update_scene+0xea4>)
 8002ac6:	4613      	mov	r3, r2
 8002ac8:	00db      	lsls	r3, r3, #3
 8002aca:	4413      	add	r3, r2
 8002acc:	009b      	lsls	r3, r3, #2
 8002ace:	440b      	add	r3, r1
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	f000 8093 	beq.w	8002bfe <update_scene+0xe46>
			{
				if (colliding(enemies[j].x, enemies[j].y, shoots[i].x, shoots[i].y))
 8002ad8:	7bba      	ldrb	r2, [r7, #14]
 8002ada:	4960      	ldr	r1, [pc, #384]	; (8002c5c <update_scene+0xea4>)
 8002adc:	4613      	mov	r3, r2
 8002ade:	00db      	lsls	r3, r3, #3
 8002ae0:	4413      	add	r3, r2
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	440b      	add	r3, r1
 8002ae6:	3304      	adds	r3, #4
 8002ae8:	6818      	ldr	r0, [r3, #0]
 8002aea:	7bba      	ldrb	r2, [r7, #14]
 8002aec:	495b      	ldr	r1, [pc, #364]	; (8002c5c <update_scene+0xea4>)
 8002aee:	4613      	mov	r3, r2
 8002af0:	00db      	lsls	r3, r3, #3
 8002af2:	4413      	add	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	440b      	add	r3, r1
 8002af8:	3308      	adds	r3, #8
 8002afa:	6819      	ldr	r1, [r3, #0]
 8002afc:	7bfa      	ldrb	r2, [r7, #15]
 8002afe:	4c56      	ldr	r4, [pc, #344]	; (8002c58 <update_scene+0xea0>)
 8002b00:	4613      	mov	r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	4413      	add	r3, r2
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	4423      	add	r3, r4
 8002b0a:	3304      	adds	r3, #4
 8002b0c:	681c      	ldr	r4, [r3, #0]
 8002b0e:	7bfa      	ldrb	r2, [r7, #15]
 8002b10:	4d51      	ldr	r5, [pc, #324]	; (8002c58 <update_scene+0xea0>)
 8002b12:	4613      	mov	r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	4413      	add	r3, r2
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	442b      	add	r3, r5
 8002b1c:	3308      	adds	r3, #8
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4622      	mov	r2, r4
 8002b22:	f7ff f921 	bl	8001d68 <colliding>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d068      	beq.n	8002bfe <update_scene+0xe46>
//				if(	colliding(enemies[j].x,enemies[j].y, shoots[i].x, shoots[i].y) 	||
//					colliding(enemies[j].x + 2,enemies[j].y, shoots[i].x, shoots[i].y) 	||
//					colliding(enemies[j].x,enemies[j].y + 2, shoots[i].x, shoots[i].y)	||
//					colliding(enemies[j].x + 2,enemies[j].y + 2, shoots[i].x, shoots[i].y))
				{
					enemies[j].active = false;
 8002b2c:	7bba      	ldrb	r2, [r7, #14]
 8002b2e:	494b      	ldr	r1, [pc, #300]	; (8002c5c <update_scene+0xea4>)
 8002b30:	4613      	mov	r3, r2
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	4413      	add	r3, r2
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	440b      	add	r3, r1
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	701a      	strb	r2, [r3, #0]
					enemies[j].tracked_by_missile = false;
 8002b3e:	7bba      	ldrb	r2, [r7, #14]
 8002b40:	4946      	ldr	r1, [pc, #280]	; (8002c5c <update_scene+0xea4>)
 8002b42:	4613      	mov	r3, r2
 8002b44:	00db      	lsls	r3, r3, #3
 8002b46:	4413      	add	r3, r2
 8002b48:	009b      	lsls	r3, r3, #2
 8002b4a:	440b      	add	r3, r1
 8002b4c:	331c      	adds	r3, #28
 8002b4e:	2200      	movs	r2, #0
 8002b50:	701a      	strb	r2, [r3, #0]
					enemies[j].truck_number = 0;
 8002b52:	7bba      	ldrb	r2, [r7, #14]
 8002b54:	4941      	ldr	r1, [pc, #260]	; (8002c5c <update_scene+0xea4>)
 8002b56:	4613      	mov	r3, r2
 8002b58:	00db      	lsls	r3, r3, #3
 8002b5a:	4413      	add	r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	440b      	add	r3, r1
 8002b60:	3320      	adds	r3, #32
 8002b62:	2200      	movs	r2, #0
 8002b64:	601a      	str	r2, [r3, #0]
					shoots[i].active = false;
 8002b66:	7bfa      	ldrb	r2, [r7, #15]
 8002b68:	493b      	ldr	r1, [pc, #236]	; (8002c58 <update_scene+0xea0>)
 8002b6a:	4613      	mov	r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4413      	add	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	440b      	add	r3, r1
 8002b74:	2200      	movs	r2, #0
 8002b76:	701a      	strb	r2, [r3, #0]
					player.score += 1;
 8002b78:	4b39      	ldr	r3, [pc, #228]	; (8002c60 <update_scene+0xea8>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	4a38      	ldr	r2, [pc, #224]	; (8002c60 <update_scene+0xea8>)
 8002b80:	6093      	str	r3, [r2, #8]
					GFX_DrowBitMap_P(enemies[j].x, enemies[j].y, explosion_map,10,10,1);
 8002b82:	7bba      	ldrb	r2, [r7, #14]
 8002b84:	4935      	ldr	r1, [pc, #212]	; (8002c5c <update_scene+0xea4>)
 8002b86:	4613      	mov	r3, r2
 8002b88:	00db      	lsls	r3, r3, #3
 8002b8a:	4413      	add	r3, r2
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	440b      	add	r3, r1
 8002b90:	3304      	adds	r3, #4
 8002b92:	6818      	ldr	r0, [r3, #0]
 8002b94:	7bba      	ldrb	r2, [r7, #14]
 8002b96:	4931      	ldr	r1, [pc, #196]	; (8002c5c <update_scene+0xea4>)
 8002b98:	4613      	mov	r3, r2
 8002b9a:	00db      	lsls	r3, r3, #3
 8002b9c:	4413      	add	r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	440b      	add	r3, r1
 8002ba2:	3308      	adds	r3, #8
 8002ba4:	6819      	ldr	r1, [r3, #0]
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	9301      	str	r3, [sp, #4]
 8002baa:	230a      	movs	r3, #10
 8002bac:	9300      	str	r3, [sp, #0]
 8002bae:	230a      	movs	r3, #10
 8002bb0:	4a2c      	ldr	r2, [pc, #176]	; (8002c64 <update_scene+0xeac>)
 8002bb2:	f7fe f8f5 	bl	8000da0 <GFX_DrowBitMap_P>

					//Dodanie bonusa w miejscu zestrzelenia
					if((rand()%100) < frequ_bonus)
 8002bb6:	f004 faf5 	bl	80071a4 <rand>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	4b2a      	ldr	r3, [pc, #168]	; (8002c68 <update_scene+0xeb0>)
 8002bbe:	fb83 1302 	smull	r1, r3, r3, r2
 8002bc2:	1159      	asrs	r1, r3, #5
 8002bc4:	17d3      	asrs	r3, r2, #31
 8002bc6:	1acb      	subs	r3, r1, r3
 8002bc8:	2164      	movs	r1, #100	; 0x64
 8002bca:	fb01 f303 	mul.w	r3, r1, r3
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b09      	cmp	r3, #9
 8002bd2:	dc14      	bgt.n	8002bfe <update_scene+0xe46>
						add_bonus(enemies[j].x, enemies[j].y);
 8002bd4:	7bba      	ldrb	r2, [r7, #14]
 8002bd6:	4921      	ldr	r1, [pc, #132]	; (8002c5c <update_scene+0xea4>)
 8002bd8:	4613      	mov	r3, r2
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	4413      	add	r3, r2
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	3304      	adds	r3, #4
 8002be4:	6818      	ldr	r0, [r3, #0]
 8002be6:	7bba      	ldrb	r2, [r7, #14]
 8002be8:	491c      	ldr	r1, [pc, #112]	; (8002c5c <update_scene+0xea4>)
 8002bea:	4613      	mov	r3, r2
 8002bec:	00db      	lsls	r3, r3, #3
 8002bee:	4413      	add	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	3308      	adds	r3, #8
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	f000 fc77 	bl	80034ec <add_bonus>
		for (j = 0; j < num_enemies; ++j)
 8002bfe:	7bbb      	ldrb	r3, [r7, #14]
 8002c00:	3301      	adds	r3, #1
 8002c02:	73bb      	strb	r3, [r7, #14]
 8002c04:	7bbb      	ldrb	r3, [r7, #14]
 8002c06:	2b09      	cmp	r3, #9
 8002c08:	f67f af50 	bls.w	8002aac <update_scene+0xcf4>
	for (i = 0; i < num_shots; ++i)
 8002c0c:	7bfb      	ldrb	r3, [r7, #15]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	73fb      	strb	r3, [r7, #15]
 8002c12:	7bfb      	ldrb	r3, [r7, #15]
 8002c14:	2b22      	cmp	r3, #34	; 0x22
 8002c16:	f67f af3c 	bls.w	8002a92 <update_scene+0xcda>
				}
			}
		}
	}
	if ((rand()%100) < (player.level * 2) && !(boss.active)) //Częstotliwość dodawania przeciwników w zależności od poziomu
 8002c1a:	f004 fac3 	bl	80071a4 <rand>
 8002c1e:	4602      	mov	r2, r0
 8002c20:	4b11      	ldr	r3, [pc, #68]	; (8002c68 <update_scene+0xeb0>)
 8002c22:	fb83 1302 	smull	r1, r3, r3, r2
 8002c26:	1159      	asrs	r1, r3, #5
 8002c28:	17d3      	asrs	r3, r2, #31
 8002c2a:	1acb      	subs	r3, r1, r3
 8002c2c:	2164      	movs	r1, #100	; 0x64
 8002c2e:	fb01 f303 	mul.w	r3, r1, r3
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	4a0a      	ldr	r2, [pc, #40]	; (8002c60 <update_scene+0xea8>)
 8002c36:	6952      	ldr	r2, [r2, #20]
 8002c38:	0052      	lsls	r2, r2, #1
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	da08      	bge.n	8002c50 <update_scene+0xe98>
 8002c3e:	4b0b      	ldr	r3, [pc, #44]	; (8002c6c <update_scene+0xeb4>)
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	f083 0301 	eor.w	r3, r3, #1
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d001      	beq.n	8002c50 <update_scene+0xe98>
			add_enemy();
 8002c4c:	f000 fb3a 	bl	80032c4 <add_enemy>
}
 8002c50:	bf00      	nop
 8002c52:	3710      	adds	r7, #16
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bdb0      	pop	{r4, r5, r7, pc}
 8002c58:	2000018c 	.word	0x2000018c
 8002c5c:	200004ac 	.word	0x200004ac
 8002c60:	20000168 	.word	0x20000168
 8002c64:	080097c0 	.word	0x080097c0
 8002c68:	51eb851f 	.word	0x51eb851f
 8002c6c:	2000199c 	.word	0x2000199c

08002c70 <drow_game>:

void drow_game(void)
{
 8002c70:	b5b0      	push	{r4, r5, r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af02      	add	r7, sp, #8
	 * Rysowanie ca�ej grafiki podczas gry.
	 */
	uint8_t i;

	//Rsownanie informacji o grze
	GFX_PutInt(5,0,player.score,1,1,0);
 8002c76:	4b9f      	ldr	r3, [pc, #636]	; (8002ef4 <drow_game+0x284>)
 8002c78:	689a      	ldr	r2, [r3, #8]
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	9301      	str	r3, [sp, #4]
 8002c7e:	2301      	movs	r3, #1
 8002c80:	9300      	str	r3, [sp, #0]
 8002c82:	2301      	movs	r3, #1
 8002c84:	2100      	movs	r1, #0
 8002c86:	2005      	movs	r0, #5
 8002c88:	f7fe fa1c 	bl	80010c4 <GFX_PutInt>
	GFX_DrowBitMap_P(102,0,lives_map,8,6,1);
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	9301      	str	r3, [sp, #4]
 8002c90:	2306      	movs	r3, #6
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	2308      	movs	r3, #8
 8002c96:	4a98      	ldr	r2, [pc, #608]	; (8002ef8 <drow_game+0x288>)
 8002c98:	2100      	movs	r1, #0
 8002c9a:	2066      	movs	r0, #102	; 0x66
 8002c9c:	f7fe f880 	bl	8000da0 <GFX_DrowBitMap_P>
	GFX_PutInt(122,0,player.lives,1,1,0);
 8002ca0:	4b94      	ldr	r3, [pc, #592]	; (8002ef4 <drow_game+0x284>)
 8002ca2:	691a      	ldr	r2, [r3, #16]
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	9301      	str	r3, [sp, #4]
 8002ca8:	2301      	movs	r3, #1
 8002caa:	9300      	str	r3, [sp, #0]
 8002cac:	2301      	movs	r3, #1
 8002cae:	2100      	movs	r1, #0
 8002cb0:	207a      	movs	r0, #122	; 0x7a
 8002cb2:	f7fe fa07 	bl	80010c4 <GFX_PutInt>
	GFX_DrowBitMap_P(50,0,Level_map,20,7,1);
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	9301      	str	r3, [sp, #4]
 8002cba:	2307      	movs	r3, #7
 8002cbc:	9300      	str	r3, [sp, #0]
 8002cbe:	2314      	movs	r3, #20
 8002cc0:	4a8e      	ldr	r2, [pc, #568]	; (8002efc <drow_game+0x28c>)
 8002cc2:	2100      	movs	r1, #0
 8002cc4:	2032      	movs	r0, #50	; 0x32
 8002cc6:	f7fe f86b 	bl	8000da0 <GFX_DrowBitMap_P>
	GFX_PutInt(80,0,player.level,1,1,0);
 8002cca:	4b8a      	ldr	r3, [pc, #552]	; (8002ef4 <drow_game+0x284>)
 8002ccc:	695a      	ldr	r2, [r3, #20]
 8002cce:	2300      	movs	r3, #0
 8002cd0:	9301      	str	r3, [sp, #4]
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	9300      	str	r3, [sp, #0]
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	2100      	movs	r1, #0
 8002cda:	2050      	movs	r0, #80	; 0x50
 8002cdc:	f7fe f9f2 	bl	80010c4 <GFX_PutInt>

	//Rysowniae grafiki strzału gracza
	for(i = 0; i < num_shots; i++)
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	71fb      	strb	r3, [r7, #7]
 8002ce4:	e026      	b.n	8002d34 <drow_game+0xc4>
	{
		if(shoots[i].active)
 8002ce6:	79fa      	ldrb	r2, [r7, #7]
 8002ce8:	4985      	ldr	r1, [pc, #532]	; (8002f00 <drow_game+0x290>)
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	440b      	add	r3, r1
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d019      	beq.n	8002d2e <drow_game+0xbe>
		{
			GFX_DrowBitMap_P(shoots[i].x, shoots[i].y, player_shot_map,4,1,1);
 8002cfa:	79fa      	ldrb	r2, [r7, #7]
 8002cfc:	4980      	ldr	r1, [pc, #512]	; (8002f00 <drow_game+0x290>)
 8002cfe:	4613      	mov	r3, r2
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	4413      	add	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	440b      	add	r3, r1
 8002d08:	3304      	adds	r3, #4
 8002d0a:	6818      	ldr	r0, [r3, #0]
 8002d0c:	79fa      	ldrb	r2, [r7, #7]
 8002d0e:	497c      	ldr	r1, [pc, #496]	; (8002f00 <drow_game+0x290>)
 8002d10:	4613      	mov	r3, r2
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	440b      	add	r3, r1
 8002d1a:	3308      	adds	r3, #8
 8002d1c:	6819      	ldr	r1, [r3, #0]
 8002d1e:	2301      	movs	r3, #1
 8002d20:	9301      	str	r3, [sp, #4]
 8002d22:	2301      	movs	r3, #1
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	2304      	movs	r3, #4
 8002d28:	4a76      	ldr	r2, [pc, #472]	; (8002f04 <drow_game+0x294>)
 8002d2a:	f7fe f839 	bl	8000da0 <GFX_DrowBitMap_P>
	for(i = 0; i < num_shots; i++)
 8002d2e:	79fb      	ldrb	r3, [r7, #7]
 8002d30:	3301      	adds	r3, #1
 8002d32:	71fb      	strb	r3, [r7, #7]
 8002d34:	79fb      	ldrb	r3, [r7, #7]
 8002d36:	2b22      	cmp	r3, #34	; 0x22
 8002d38:	d9d5      	bls.n	8002ce6 <drow_game+0x76>
		}
	}

	//Rysowniae grafiki strzału bosa
	if(boss.active)
 8002d3a:	4b73      	ldr	r3, [pc, #460]	; (8002f08 <drow_game+0x298>)
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d02c      	beq.n	8002d9c <drow_game+0x12c>
	{
		for(i = 0; i < num_boss_shots; i++)
 8002d42:	2300      	movs	r3, #0
 8002d44:	71fb      	strb	r3, [r7, #7]
 8002d46:	e026      	b.n	8002d96 <drow_game+0x126>
		{
			if(boss_shots[i].active)
 8002d48:	79fa      	ldrb	r2, [r7, #7]
 8002d4a:	4970      	ldr	r1, [pc, #448]	; (8002f0c <drow_game+0x29c>)
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	4413      	add	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d019      	beq.n	8002d90 <drow_game+0x120>
			{
				GFX_DrowBitMap_P(boss_shots[i].x, boss_shots[i].y, player_shot_map,4,1,1);
 8002d5c:	79fa      	ldrb	r2, [r7, #7]
 8002d5e:	496b      	ldr	r1, [pc, #428]	; (8002f0c <drow_game+0x29c>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	4413      	add	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	440b      	add	r3, r1
 8002d6a:	3304      	adds	r3, #4
 8002d6c:	6818      	ldr	r0, [r3, #0]
 8002d6e:	79fa      	ldrb	r2, [r7, #7]
 8002d70:	4966      	ldr	r1, [pc, #408]	; (8002f0c <drow_game+0x29c>)
 8002d72:	4613      	mov	r3, r2
 8002d74:	009b      	lsls	r3, r3, #2
 8002d76:	4413      	add	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	440b      	add	r3, r1
 8002d7c:	3308      	adds	r3, #8
 8002d7e:	6819      	ldr	r1, [r3, #0]
 8002d80:	2301      	movs	r3, #1
 8002d82:	9301      	str	r3, [sp, #4]
 8002d84:	2301      	movs	r3, #1
 8002d86:	9300      	str	r3, [sp, #0]
 8002d88:	2304      	movs	r3, #4
 8002d8a:	4a5e      	ldr	r2, [pc, #376]	; (8002f04 <drow_game+0x294>)
 8002d8c:	f7fe f808 	bl	8000da0 <GFX_DrowBitMap_P>
		for(i = 0; i < num_boss_shots; i++)
 8002d90:	79fb      	ldrb	r3, [r7, #7]
 8002d92:	3301      	adds	r3, #1
 8002d94:	71fb      	strb	r3, [r7, #7]
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d9d5      	bls.n	8002d48 <drow_game+0xd8>
			}
		}
	}
	//Rysownaie grafiki przeciwników
	for(i = 0; i < num_enemies; i++)
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	71fb      	strb	r3, [r7, #7]
 8002da0:	e094      	b.n	8002ecc <drow_game+0x25c>
	{
		if(enemies[i].active)
 8002da2:	79fa      	ldrb	r2, [r7, #7]
 8002da4:	495a      	ldr	r1, [pc, #360]	; (8002f10 <drow_game+0x2a0>)
 8002da6:	4613      	mov	r3, r2
 8002da8:	00db      	lsls	r3, r3, #3
 8002daa:	4413      	add	r3, r2
 8002dac:	009b      	lsls	r3, r3, #2
 8002dae:	440b      	add	r3, r1
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	f000 8087 	beq.w	8002ec6 <drow_game+0x256>
		{
			if(enemies[i].type == et_tracker)
 8002db8:	79fa      	ldrb	r2, [r7, #7]
 8002dba:	4955      	ldr	r1, [pc, #340]	; (8002f10 <drow_game+0x2a0>)
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	4413      	add	r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	440b      	add	r3, r1
 8002dc6:	330c      	adds	r3, #12
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d121      	bne.n	8002e12 <drow_game+0x1a2>
				GFX_DrowBitMap_P(enemies[i].x, enemies[i].y, enemies[i].bit_map,5,5,1);
 8002dce:	79fa      	ldrb	r2, [r7, #7]
 8002dd0:	494f      	ldr	r1, [pc, #316]	; (8002f10 <drow_game+0x2a0>)
 8002dd2:	4613      	mov	r3, r2
 8002dd4:	00db      	lsls	r3, r3, #3
 8002dd6:	4413      	add	r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	440b      	add	r3, r1
 8002ddc:	3304      	adds	r3, #4
 8002dde:	6818      	ldr	r0, [r3, #0]
 8002de0:	79fa      	ldrb	r2, [r7, #7]
 8002de2:	494b      	ldr	r1, [pc, #300]	; (8002f10 <drow_game+0x2a0>)
 8002de4:	4613      	mov	r3, r2
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	4413      	add	r3, r2
 8002dea:	009b      	lsls	r3, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	3308      	adds	r3, #8
 8002df0:	6819      	ldr	r1, [r3, #0]
 8002df2:	79fa      	ldrb	r2, [r7, #7]
 8002df4:	4c46      	ldr	r4, [pc, #280]	; (8002f10 <drow_game+0x2a0>)
 8002df6:	4613      	mov	r3, r2
 8002df8:	00db      	lsls	r3, r3, #3
 8002dfa:	4413      	add	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	4423      	add	r3, r4
 8002e00:	3310      	adds	r3, #16
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	2301      	movs	r3, #1
 8002e06:	9301      	str	r3, [sp, #4]
 8002e08:	2305      	movs	r3, #5
 8002e0a:	9300      	str	r3, [sp, #0]
 8002e0c:	2305      	movs	r3, #5
 8002e0e:	f7fd ffc7 	bl	8000da0 <GFX_DrowBitMap_P>
			if(enemies[i].type == et_diver)
 8002e12:	79fa      	ldrb	r2, [r7, #7]
 8002e14:	493e      	ldr	r1, [pc, #248]	; (8002f10 <drow_game+0x2a0>)
 8002e16:	4613      	mov	r3, r2
 8002e18:	00db      	lsls	r3, r3, #3
 8002e1a:	4413      	add	r3, r2
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	440b      	add	r3, r1
 8002e20:	330c      	adds	r3, #12
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d121      	bne.n	8002e6c <drow_game+0x1fc>
				GFX_DrowBitMap_P(enemies[i].x, enemies[i].y, enemies[i].bit_map,3,7,1);
 8002e28:	79fa      	ldrb	r2, [r7, #7]
 8002e2a:	4939      	ldr	r1, [pc, #228]	; (8002f10 <drow_game+0x2a0>)
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	4413      	add	r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	440b      	add	r3, r1
 8002e36:	3304      	adds	r3, #4
 8002e38:	6818      	ldr	r0, [r3, #0]
 8002e3a:	79fa      	ldrb	r2, [r7, #7]
 8002e3c:	4934      	ldr	r1, [pc, #208]	; (8002f10 <drow_game+0x2a0>)
 8002e3e:	4613      	mov	r3, r2
 8002e40:	00db      	lsls	r3, r3, #3
 8002e42:	4413      	add	r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	440b      	add	r3, r1
 8002e48:	3308      	adds	r3, #8
 8002e4a:	6819      	ldr	r1, [r3, #0]
 8002e4c:	79fa      	ldrb	r2, [r7, #7]
 8002e4e:	4c30      	ldr	r4, [pc, #192]	; (8002f10 <drow_game+0x2a0>)
 8002e50:	4613      	mov	r3, r2
 8002e52:	00db      	lsls	r3, r3, #3
 8002e54:	4413      	add	r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	4423      	add	r3, r4
 8002e5a:	3310      	adds	r3, #16
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	2301      	movs	r3, #1
 8002e60:	9301      	str	r3, [sp, #4]
 8002e62:	2307      	movs	r3, #7
 8002e64:	9300      	str	r3, [sp, #0]
 8002e66:	2303      	movs	r3, #3
 8002e68:	f7fd ff9a 	bl	8000da0 <GFX_DrowBitMap_P>
			if(enemies[i].type == et_bobber)
 8002e6c:	79fa      	ldrb	r2, [r7, #7]
 8002e6e:	4928      	ldr	r1, [pc, #160]	; (8002f10 <drow_game+0x2a0>)
 8002e70:	4613      	mov	r3, r2
 8002e72:	00db      	lsls	r3, r3, #3
 8002e74:	4413      	add	r3, r2
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	440b      	add	r3, r1
 8002e7a:	330c      	adds	r3, #12
 8002e7c:	781b      	ldrb	r3, [r3, #0]
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d121      	bne.n	8002ec6 <drow_game+0x256>
				GFX_DrowBitMap_P(enemies[i].x, enemies[i].y, enemies[i].bit_map,5,5,1);
 8002e82:	79fa      	ldrb	r2, [r7, #7]
 8002e84:	4922      	ldr	r1, [pc, #136]	; (8002f10 <drow_game+0x2a0>)
 8002e86:	4613      	mov	r3, r2
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	4413      	add	r3, r2
 8002e8c:	009b      	lsls	r3, r3, #2
 8002e8e:	440b      	add	r3, r1
 8002e90:	3304      	adds	r3, #4
 8002e92:	6818      	ldr	r0, [r3, #0]
 8002e94:	79fa      	ldrb	r2, [r7, #7]
 8002e96:	491e      	ldr	r1, [pc, #120]	; (8002f10 <drow_game+0x2a0>)
 8002e98:	4613      	mov	r3, r2
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	4413      	add	r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	440b      	add	r3, r1
 8002ea2:	3308      	adds	r3, #8
 8002ea4:	6819      	ldr	r1, [r3, #0]
 8002ea6:	79fa      	ldrb	r2, [r7, #7]
 8002ea8:	4c19      	ldr	r4, [pc, #100]	; (8002f10 <drow_game+0x2a0>)
 8002eaa:	4613      	mov	r3, r2
 8002eac:	00db      	lsls	r3, r3, #3
 8002eae:	4413      	add	r3, r2
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	4423      	add	r3, r4
 8002eb4:	3310      	adds	r3, #16
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	2301      	movs	r3, #1
 8002eba:	9301      	str	r3, [sp, #4]
 8002ebc:	2305      	movs	r3, #5
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	2305      	movs	r3, #5
 8002ec2:	f7fd ff6d 	bl	8000da0 <GFX_DrowBitMap_P>
	for(i = 0; i < num_enemies; i++)
 8002ec6:	79fb      	ldrb	r3, [r7, #7]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	71fb      	strb	r3, [r7, #7]
 8002ecc:	79fb      	ldrb	r3, [r7, #7]
 8002ece:	2b09      	cmp	r3, #9
 8002ed0:	f67f af67 	bls.w	8002da2 <drow_game+0x132>
		}
	}
	//Rysowanie grafiki gracza
	GFX_DrowBitMap_P(player.x,player.y,player_map,11,11,1);
 8002ed4:	4b07      	ldr	r3, [pc, #28]	; (8002ef4 <drow_game+0x284>)
 8002ed6:	6818      	ldr	r0, [r3, #0]
 8002ed8:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <drow_game+0x284>)
 8002eda:	6859      	ldr	r1, [r3, #4]
 8002edc:	2301      	movs	r3, #1
 8002ede:	9301      	str	r3, [sp, #4]
 8002ee0:	230b      	movs	r3, #11
 8002ee2:	9300      	str	r3, [sp, #0]
 8002ee4:	230b      	movs	r3, #11
 8002ee6:	4a0b      	ldr	r2, [pc, #44]	; (8002f14 <drow_game+0x2a4>)
 8002ee8:	f7fd ff5a 	bl	8000da0 <GFX_DrowBitMap_P>

	//Rysowanie tła
	for(i = 0; i < num_backgrand; i++)
 8002eec:	2300      	movs	r3, #0
 8002eee:	71fb      	strb	r3, [r7, #7]
 8002ef0:	e045      	b.n	8002f7e <drow_game+0x30e>
 8002ef2:	bf00      	nop
 8002ef4:	20000168 	.word	0x20000168
 8002ef8:	080095f0 	.word	0x080095f0
 8002efc:	080095d8 	.word	0x080095d8
 8002f00:	2000018c 	.word	0x2000018c
 8002f04:	080095bc 	.word	0x080095bc
 8002f08:	2000199c 	.word	0x2000199c
 8002f0c:	20000448 	.word	0x20000448
 8002f10:	200004ac 	.word	0x200004ac
 8002f14:	080095c0 	.word	0x080095c0
	{
		if(backgrand[i].active)
 8002f18:	79fa      	ldrb	r2, [r7, #7]
 8002f1a:	4962      	ldr	r1, [pc, #392]	; (80030a4 <drow_game+0x434>)
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	4413      	add	r3, r2
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d025      	beq.n	8002f78 <drow_game+0x308>
		{
			ssd1327_setPixel(backgrand[i].x, backgrand[i].y,(rand()%15));
 8002f2c:	79fa      	ldrb	r2, [r7, #7]
 8002f2e:	495d      	ldr	r1, [pc, #372]	; (80030a4 <drow_game+0x434>)
 8002f30:	4613      	mov	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	440b      	add	r3, r1
 8002f3a:	3304      	adds	r3, #4
 8002f3c:	681c      	ldr	r4, [r3, #0]
 8002f3e:	79fa      	ldrb	r2, [r7, #7]
 8002f40:	4958      	ldr	r1, [pc, #352]	; (80030a4 <drow_game+0x434>)
 8002f42:	4613      	mov	r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	4413      	add	r3, r2
 8002f48:	009b      	lsls	r3, r3, #2
 8002f4a:	440b      	add	r3, r1
 8002f4c:	3308      	adds	r3, #8
 8002f4e:	681d      	ldr	r5, [r3, #0]
 8002f50:	f004 f928 	bl	80071a4 <rand>
 8002f54:	4602      	mov	r2, r0
 8002f56:	4b54      	ldr	r3, [pc, #336]	; (80030a8 <drow_game+0x438>)
 8002f58:	fb83 1302 	smull	r1, r3, r3, r2
 8002f5c:	4413      	add	r3, r2
 8002f5e:	10d9      	asrs	r1, r3, #3
 8002f60:	17d3      	asrs	r3, r2, #31
 8002f62:	1ac9      	subs	r1, r1, r3
 8002f64:	460b      	mov	r3, r1
 8002f66:	011b      	lsls	r3, r3, #4
 8002f68:	1a5b      	subs	r3, r3, r1
 8002f6a:	1ad1      	subs	r1, r2, r3
 8002f6c:	b2cb      	uxtb	r3, r1
 8002f6e:	461a      	mov	r2, r3
 8002f70:	4629      	mov	r1, r5
 8002f72:	4620      	mov	r0, r4
 8002f74:	f000 fdc0 	bl	8003af8 <ssd1327_setPixel>
	for(i = 0; i < num_backgrand; i++)
 8002f78:	79fb      	ldrb	r3, [r7, #7]
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	71fb      	strb	r3, [r7, #7]
 8002f7e:	79fb      	ldrb	r3, [r7, #7]
 8002f80:	2bf9      	cmp	r3, #249	; 0xf9
 8002f82:	d9c9      	bls.n	8002f18 <drow_game+0x2a8>
		}
	}

	//Rysowanie bosów
	if(boss.active && player.game_progres == 30)
 8002f84:	4b49      	ldr	r3, [pc, #292]	; (80030ac <drow_game+0x43c>)
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00f      	beq.n	8002fac <drow_game+0x33c>
 8002f8c:	4b48      	ldr	r3, [pc, #288]	; (80030b0 <drow_game+0x440>)
 8002f8e:	699b      	ldr	r3, [r3, #24]
 8002f90:	2b1e      	cmp	r3, #30
 8002f92:	d10b      	bne.n	8002fac <drow_game+0x33c>
		GFX_DrowBitMap_P(boss.x, boss.y, boss_map_1,10,18,1);
 8002f94:	4b45      	ldr	r3, [pc, #276]	; (80030ac <drow_game+0x43c>)
 8002f96:	6858      	ldr	r0, [r3, #4]
 8002f98:	4b44      	ldr	r3, [pc, #272]	; (80030ac <drow_game+0x43c>)
 8002f9a:	6899      	ldr	r1, [r3, #8]
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	9301      	str	r3, [sp, #4]
 8002fa0:	2312      	movs	r3, #18
 8002fa2:	9300      	str	r3, [sp, #0]
 8002fa4:	230a      	movs	r3, #10
 8002fa6:	4a43      	ldr	r2, [pc, #268]	; (80030b4 <drow_game+0x444>)
 8002fa8:	f7fd fefa 	bl	8000da0 <GFX_DrowBitMap_P>
	if(boss.active && player.game_progres == 60)
 8002fac:	4b3f      	ldr	r3, [pc, #252]	; (80030ac <drow_game+0x43c>)
 8002fae:	781b      	ldrb	r3, [r3, #0]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00f      	beq.n	8002fd4 <drow_game+0x364>
 8002fb4:	4b3e      	ldr	r3, [pc, #248]	; (80030b0 <drow_game+0x440>)
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	2b3c      	cmp	r3, #60	; 0x3c
 8002fba:	d10b      	bne.n	8002fd4 <drow_game+0x364>
		GFX_DrowBitMap_P(boss.x, boss.y, boss_map_2, 10, 18, 1);
 8002fbc:	4b3b      	ldr	r3, [pc, #236]	; (80030ac <drow_game+0x43c>)
 8002fbe:	6858      	ldr	r0, [r3, #4]
 8002fc0:	4b3a      	ldr	r3, [pc, #232]	; (80030ac <drow_game+0x43c>)
 8002fc2:	6899      	ldr	r1, [r3, #8]
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	9301      	str	r3, [sp, #4]
 8002fc8:	2312      	movs	r3, #18
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	230a      	movs	r3, #10
 8002fce:	4a3a      	ldr	r2, [pc, #232]	; (80030b8 <drow_game+0x448>)
 8002fd0:	f7fd fee6 	bl	8000da0 <GFX_DrowBitMap_P>

	//Rysowanie bonusów
	for(i = 0; i < num_bonus; i++)
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	71fb      	strb	r3, [r7, #7]
 8002fd8:	e051      	b.n	800307e <drow_game+0x40e>
	{
		if(bonuses[i].active)
 8002fda:	79fa      	ldrb	r2, [r7, #7]
 8002fdc:	4937      	ldr	r1, [pc, #220]	; (80030bc <drow_game+0x44c>)
 8002fde:	4613      	mov	r3, r2
 8002fe0:	00db      	lsls	r3, r3, #3
 8002fe2:	1a9b      	subs	r3, r3, r2
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	440b      	add	r3, r1
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d043      	beq.n	8003076 <drow_game+0x406>
		{
			switch(bonuses[i].type)
 8002fee:	79fa      	ldrb	r2, [r7, #7]
 8002ff0:	4932      	ldr	r1, [pc, #200]	; (80030bc <drow_game+0x44c>)
 8002ff2:	4613      	mov	r3, r2
 8002ff4:	00db      	lsls	r3, r3, #3
 8002ff6:	1a9b      	subs	r3, r3, r2
 8002ff8:	009b      	lsls	r3, r3, #2
 8002ffa:	440b      	add	r3, r1
 8002ffc:	330c      	adds	r3, #12
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d002      	beq.n	800300a <drow_game+0x39a>
 8003004:	2b01      	cmp	r3, #1
 8003006:	d01b      	beq.n	8003040 <drow_game+0x3d0>
 8003008:	e036      	b.n	8003078 <drow_game+0x408>
			{
			case bt_live:
				GFX_DrowBitMap_P(bonuses[i].x, bonuses[i].y, bonus_live_map, 7, 7, 1);
 800300a:	79fa      	ldrb	r2, [r7, #7]
 800300c:	492b      	ldr	r1, [pc, #172]	; (80030bc <drow_game+0x44c>)
 800300e:	4613      	mov	r3, r2
 8003010:	00db      	lsls	r3, r3, #3
 8003012:	1a9b      	subs	r3, r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	440b      	add	r3, r1
 8003018:	3304      	adds	r3, #4
 800301a:	6818      	ldr	r0, [r3, #0]
 800301c:	79fa      	ldrb	r2, [r7, #7]
 800301e:	4927      	ldr	r1, [pc, #156]	; (80030bc <drow_game+0x44c>)
 8003020:	4613      	mov	r3, r2
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	1a9b      	subs	r3, r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	3308      	adds	r3, #8
 800302c:	6819      	ldr	r1, [r3, #0]
 800302e:	2301      	movs	r3, #1
 8003030:	9301      	str	r3, [sp, #4]
 8003032:	2307      	movs	r3, #7
 8003034:	9300      	str	r3, [sp, #0]
 8003036:	2307      	movs	r3, #7
 8003038:	4a21      	ldr	r2, [pc, #132]	; (80030c0 <drow_game+0x450>)
 800303a:	f7fd feb1 	bl	8000da0 <GFX_DrowBitMap_P>
				break;
 800303e:	e01b      	b.n	8003078 <drow_game+0x408>
			case bt_tracker_shoot:
				GFX_DrowBitMap_P(bonuses[i].x, bonuses[i].y, bonus_tracker_shoot_map, 7, 7, 1);
 8003040:	79fa      	ldrb	r2, [r7, #7]
 8003042:	491e      	ldr	r1, [pc, #120]	; (80030bc <drow_game+0x44c>)
 8003044:	4613      	mov	r3, r2
 8003046:	00db      	lsls	r3, r3, #3
 8003048:	1a9b      	subs	r3, r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	440b      	add	r3, r1
 800304e:	3304      	adds	r3, #4
 8003050:	6818      	ldr	r0, [r3, #0]
 8003052:	79fa      	ldrb	r2, [r7, #7]
 8003054:	4919      	ldr	r1, [pc, #100]	; (80030bc <drow_game+0x44c>)
 8003056:	4613      	mov	r3, r2
 8003058:	00db      	lsls	r3, r3, #3
 800305a:	1a9b      	subs	r3, r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	440b      	add	r3, r1
 8003060:	3308      	adds	r3, #8
 8003062:	6819      	ldr	r1, [r3, #0]
 8003064:	2301      	movs	r3, #1
 8003066:	9301      	str	r3, [sp, #4]
 8003068:	2307      	movs	r3, #7
 800306a:	9300      	str	r3, [sp, #0]
 800306c:	2307      	movs	r3, #7
 800306e:	4a15      	ldr	r2, [pc, #84]	; (80030c4 <drow_game+0x454>)
 8003070:	f7fd fe96 	bl	8000da0 <GFX_DrowBitMap_P>
				break;
 8003074:	e000      	b.n	8003078 <drow_game+0x408>
			}
		}
 8003076:	bf00      	nop
	for(i = 0; i < num_bonus; i++)
 8003078:	79fb      	ldrb	r3, [r7, #7]
 800307a:	3301      	adds	r3, #1
 800307c:	71fb      	strb	r3, [r7, #7]
 800307e:	79fb      	ldrb	r3, [r7, #7]
 8003080:	2b02      	cmp	r3, #2
 8003082:	d9aa      	bls.n	8002fda <drow_game+0x36a>
	}

	// DEBUG VALUE
	GFX_PutInt(0, 100, debug_value, 1, 1, 0);
 8003084:	4b10      	ldr	r3, [pc, #64]	; (80030c8 <drow_game+0x458>)
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	2300      	movs	r3, #0
 800308a:	9301      	str	r3, [sp, #4]
 800308c:	2301      	movs	r3, #1
 800308e:	9300      	str	r3, [sp, #0]
 8003090:	2301      	movs	r3, #1
 8003092:	2164      	movs	r1, #100	; 0x64
 8003094:	2000      	movs	r0, #0
 8003096:	f7fe f815 	bl	80010c4 <GFX_PutInt>

}
 800309a:	bf00      	nop
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bdb0      	pop	{r4, r5, r7, pc}
 80030a2:	bf00      	nop
 80030a4:	20000614 	.word	0x20000614
 80030a8:	88888889 	.word	0x88888889
 80030ac:	2000199c 	.word	0x2000199c
 80030b0:	20000168 	.word	0x20000168
 80030b4:	080097d4 	.word	0x080097d4
 80030b8:	080097f8 	.word	0x080097f8
 80030bc:	200019b8 	.word	0x200019b8
 80030c0:	0800981c 	.word	0x0800981c
 80030c4:	08009824 	.word	0x08009824
 80030c8:	20001a10 	.word	0x20001a10

080030cc <run_game>:

void run_game (void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0
	/*
	 * G��wna p�tla gry, czyli wykonywanie po kolei odpowiednich sekwencji.
	 */
	drow_game();
 80030d0:	f7ff fdce 	bl	8002c70 <drow_game>
	ssd1327_display();
 80030d4:	f000 fccc 	bl	8003a70 <ssd1327_display>
	ssd1327_CLR();
 80030d8:	f000 fd02 	bl	8003ae0 <ssd1327_CLR>

	update_lvl();
 80030dc:	f7fe fba2 	bl	8001824 <update_lvl>
	update_scene();
 80030e0:	f7fe fe6a 	bl	8001db8 <update_scene>
	update_backgrand();
 80030e4:	f7fe fb0c 	bl	8001700 <update_backgrand>
	update_bonus();
 80030e8:	f000 fa8c 	bl	8003604 <update_bonus>

}
 80030ec:	bf00      	nop
 80030ee:	bd80      	pop	{r7, pc}

080030f0 <run_menu>:

void run_menu (void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b082      	sub	sp, #8
 80030f4:	af02      	add	r7, sp, #8
	/*
	 * Startowy ekran, podstawowe info. dla gracza na pocz�tku
	 */
	static int x = 0, dx = 1;
	x += dx;
 80030f6:	4b22      	ldr	r3, [pc, #136]	; (8003180 <run_menu+0x90>)
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	4b22      	ldr	r3, [pc, #136]	; (8003184 <run_menu+0x94>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4413      	add	r3, r2
 8003100:	4a1f      	ldr	r2, [pc, #124]	; (8003180 <run_menu+0x90>)
 8003102:	6013      	str	r3, [r2, #0]
	if (x < 1 || x > 65) dx = -dx;
 8003104:	4b1e      	ldr	r3, [pc, #120]	; (8003180 <run_menu+0x90>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2b00      	cmp	r3, #0
 800310a:	dd03      	ble.n	8003114 <run_menu+0x24>
 800310c:	4b1c      	ldr	r3, [pc, #112]	; (8003180 <run_menu+0x90>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2b41      	cmp	r3, #65	; 0x41
 8003112:	dd04      	ble.n	800311e <run_menu+0x2e>
 8003114:	4b1b      	ldr	r3, [pc, #108]	; (8003184 <run_menu+0x94>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	425b      	negs	r3, r3
 800311a:	4a1a      	ldr	r2, [pc, #104]	; (8003184 <run_menu+0x94>)
 800311c:	6013      	str	r3, [r2, #0]
	ssd1327_CLR();
 800311e:	f000 fcdf 	bl	8003ae0 <ssd1327_CLR>

	GFX_DrowBitMap_P(x,(screen_height/2) - 10,uGalaxy_map,54,16,1);
 8003122:	4b17      	ldr	r3, [pc, #92]	; (8003180 <run_menu+0x90>)
 8003124:	6818      	ldr	r0, [r3, #0]
 8003126:	2301      	movs	r3, #1
 8003128:	9301      	str	r3, [sp, #4]
 800312a:	2310      	movs	r3, #16
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	2336      	movs	r3, #54	; 0x36
 8003130:	4a15      	ldr	r2, [pc, #84]	; (8003188 <run_menu+0x98>)
 8003132:	2136      	movs	r1, #54	; 0x36
 8003134:	f7fd fe34 	bl	8000da0 <GFX_DrowBitMap_P>
	GFX_DrowRoundRect(15,(screen_height/2) + 34,93,20,8,1);
 8003138:	2301      	movs	r3, #1
 800313a:	9301      	str	r3, [sp, #4]
 800313c:	2308      	movs	r3, #8
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	2314      	movs	r3, #20
 8003142:	225d      	movs	r2, #93	; 0x5d
 8003144:	2162      	movs	r1, #98	; 0x62
 8003146:	200f      	movs	r0, #15
 8003148:	f7fd ffdc 	bl	8001104 <GFX_DrowRoundRect>
	GFX_DrowBitMap_P(26, (screen_height/2)+ 37, PressToStart_map, 66,10,1);
 800314c:	2301      	movs	r3, #1
 800314e:	9301      	str	r3, [sp, #4]
 8003150:	230a      	movs	r3, #10
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	2342      	movs	r3, #66	; 0x42
 8003156:	4a0d      	ldr	r2, [pc, #52]	; (800318c <run_menu+0x9c>)
 8003158:	2165      	movs	r1, #101	; 0x65
 800315a:	201a      	movs	r0, #26
 800315c:	f7fd fe20 	bl	8000da0 <GFX_DrowBitMap_P>

	if(button_pressed())
 8003160:	f000 fb94 	bl	800388c <button_pressed>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d004      	beq.n	8003174 <run_menu+0x84>
	{
		start_game();
 800316a:	f000 f813 	bl	8003194 <start_game>
		state = st_playing;
 800316e:	4b08      	ldr	r3, [pc, #32]	; (8003190 <run_menu+0xa0>)
 8003170:	2201      	movs	r2, #1
 8003172:	701a      	strb	r2, [r3, #0]
	}
	ssd1327_display();
 8003174:	f000 fc7c 	bl	8003a70 <ssd1327_display>

}
 8003178:	bf00      	nop
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	20001a20 	.word	0x20001a20
 8003184:	20000008 	.word	0x20000008
 8003188:	080096bc 	.word	0x080096bc
 800318c:	0800972c 	.word	0x0800972c
 8003190:	20001a0c 	.word	0x20001a0c

08003194 <start_game>:

void start_game(void)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
	 * startowych dla gracza jak i ustawnie pierwszego bosa.
	 * Co więcej "resetuje" ona tablice pocisków, przeciwników i bonosów
	 */
	uint8_t i;
	//Ustawiniania początkowe gracza
	player.lives = initial_lives;
 800319a:	4b44      	ldr	r3, [pc, #272]	; (80032ac <start_game+0x118>)
 800319c:	220a      	movs	r2, #10
 800319e:	611a      	str	r2, [r3, #16]
	player.score = initial_score;
 80031a0:	4b42      	ldr	r3, [pc, #264]	; (80032ac <start_game+0x118>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	609a      	str	r2, [r3, #8]
	player.x = initial_x;
 80031a6:	4b41      	ldr	r3, [pc, #260]	; (80032ac <start_game+0x118>)
 80031a8:	2202      	movs	r2, #2
 80031aa:	601a      	str	r2, [r3, #0]
	player.y = initial_y;
 80031ac:	4b3f      	ldr	r3, [pc, #252]	; (80032ac <start_game+0x118>)
 80031ae:	2240      	movs	r2, #64	; 0x40
 80031b0:	605a      	str	r2, [r3, #4]
	player.level = initial_level;
 80031b2:	4b3e      	ldr	r3, [pc, #248]	; (80032ac <start_game+0x118>)
 80031b4:	2201      	movs	r2, #1
 80031b6:	615a      	str	r2, [r3, #20]
	player.game_progres = initial_game_progres;
 80031b8:	4b3c      	ldr	r3, [pc, #240]	; (80032ac <start_game+0x118>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	619a      	str	r2, [r3, #24]
	player.shoot_type = st_normal;
 80031be:	4b3b      	ldr	r3, [pc, #236]	; (80032ac <start_game+0x118>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	771a      	strb	r2, [r3, #28]

	//Dezaktywacja pocisków gracza
	for (i = 0; i < num_shots; ++i)
 80031c4:	2300      	movs	r3, #0
 80031c6:	71fb      	strb	r3, [r7, #7]
 80031c8:	e00b      	b.n	80031e2 <start_game+0x4e>
		shoots[i].active = false;
 80031ca:	79fa      	ldrb	r2, [r7, #7]
 80031cc:	4938      	ldr	r1, [pc, #224]	; (80032b0 <start_game+0x11c>)
 80031ce:	4613      	mov	r3, r2
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	4413      	add	r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	440b      	add	r3, r1
 80031d8:	2200      	movs	r2, #0
 80031da:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < num_shots; ++i)
 80031dc:	79fb      	ldrb	r3, [r7, #7]
 80031de:	3301      	adds	r3, #1
 80031e0:	71fb      	strb	r3, [r7, #7]
 80031e2:	79fb      	ldrb	r3, [r7, #7]
 80031e4:	2b22      	cmp	r3, #34	; 0x22
 80031e6:	d9f0      	bls.n	80031ca <start_game+0x36>

	//Dezaktywacja pocisków bosa
	for (i = 0; i < num_boss_shots; ++i)
 80031e8:	2300      	movs	r3, #0
 80031ea:	71fb      	strb	r3, [r7, #7]
 80031ec:	e00b      	b.n	8003206 <start_game+0x72>
		boss_shots[i].active = false;
 80031ee:	79fa      	ldrb	r2, [r7, #7]
 80031f0:	4930      	ldr	r1, [pc, #192]	; (80032b4 <start_game+0x120>)
 80031f2:	4613      	mov	r3, r2
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	4413      	add	r3, r2
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	440b      	add	r3, r1
 80031fc:	2200      	movs	r2, #0
 80031fe:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < num_boss_shots; ++i)
 8003200:	79fb      	ldrb	r3, [r7, #7]
 8003202:	3301      	adds	r3, #1
 8003204:	71fb      	strb	r3, [r7, #7]
 8003206:	79fb      	ldrb	r3, [r7, #7]
 8003208:	2b04      	cmp	r3, #4
 800320a:	d9f0      	bls.n	80031ee <start_game+0x5a>

	//Dezaktywacja przeciwników
	for (i = 0; i < num_enemies; i++)
 800320c:	2300      	movs	r3, #0
 800320e:	71fb      	strb	r3, [r7, #7]
 8003210:	e01f      	b.n	8003252 <start_game+0xbe>
	{
		enemies[i].active = false;
 8003212:	79fa      	ldrb	r2, [r7, #7]
 8003214:	4928      	ldr	r1, [pc, #160]	; (80032b8 <start_game+0x124>)
 8003216:	4613      	mov	r3, r2
 8003218:	00db      	lsls	r3, r3, #3
 800321a:	4413      	add	r3, r2
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	440b      	add	r3, r1
 8003220:	2200      	movs	r2, #0
 8003222:	701a      	strb	r2, [r3, #0]
		enemies[i].truck_number = 0;
 8003224:	79fa      	ldrb	r2, [r7, #7]
 8003226:	4924      	ldr	r1, [pc, #144]	; (80032b8 <start_game+0x124>)
 8003228:	4613      	mov	r3, r2
 800322a:	00db      	lsls	r3, r3, #3
 800322c:	4413      	add	r3, r2
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	440b      	add	r3, r1
 8003232:	3320      	adds	r3, #32
 8003234:	2200      	movs	r2, #0
 8003236:	601a      	str	r2, [r3, #0]
		enemies[i].tracked_by_missile = false;
 8003238:	79fa      	ldrb	r2, [r7, #7]
 800323a:	491f      	ldr	r1, [pc, #124]	; (80032b8 <start_game+0x124>)
 800323c:	4613      	mov	r3, r2
 800323e:	00db      	lsls	r3, r3, #3
 8003240:	4413      	add	r3, r2
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	440b      	add	r3, r1
 8003246:	331c      	adds	r3, #28
 8003248:	2200      	movs	r2, #0
 800324a:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < num_enemies; i++)
 800324c:	79fb      	ldrb	r3, [r7, #7]
 800324e:	3301      	adds	r3, #1
 8003250:	71fb      	strb	r3, [r7, #7]
 8003252:	79fb      	ldrb	r3, [r7, #7]
 8003254:	2b09      	cmp	r3, #9
 8003256:	d9dc      	bls.n	8003212 <start_game+0x7e>
	}

	//Dezaktywacja bonusów
	for (i = 0; i < num_bonus; i++)
 8003258:	2300      	movs	r3, #0
 800325a:	71fb      	strb	r3, [r7, #7]
 800325c:	e00b      	b.n	8003276 <start_game+0xe2>
		bonuses[i].active = false;
 800325e:	79fa      	ldrb	r2, [r7, #7]
 8003260:	4916      	ldr	r1, [pc, #88]	; (80032bc <start_game+0x128>)
 8003262:	4613      	mov	r3, r2
 8003264:	00db      	lsls	r3, r3, #3
 8003266:	1a9b      	subs	r3, r3, r2
 8003268:	009b      	lsls	r3, r3, #2
 800326a:	440b      	add	r3, r1
 800326c:	2200      	movs	r2, #0
 800326e:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < num_bonus; i++)
 8003270:	79fb      	ldrb	r3, [r7, #7]
 8003272:	3301      	adds	r3, #1
 8003274:	71fb      	strb	r3, [r7, #7]
 8003276:	79fb      	ldrb	r3, [r7, #7]
 8003278:	2b02      	cmp	r3, #2
 800327a:	d9f0      	bls.n	800325e <start_game+0xca>

	//Dezaktywacja bossa
	boss.active = false;
 800327c:	4b10      	ldr	r3, [pc, #64]	; (80032c0 <start_game+0x12c>)
 800327e:	2200      	movs	r2, #0
 8003280:	701a      	strb	r2, [r3, #0]
	boss.lives = 6;
 8003282:	4b0f      	ldr	r3, [pc, #60]	; (80032c0 <start_game+0x12c>)
 8003284:	2206      	movs	r2, #6
 8003286:	615a      	str	r2, [r3, #20]
	boss.level = 1;
 8003288:	4b0d      	ldr	r3, [pc, #52]	; (80032c0 <start_game+0x12c>)
 800328a:	2201      	movs	r2, #1
 800328c:	619a      	str	r2, [r3, #24]
	boss.x = 140;
 800328e:	4b0c      	ldr	r3, [pc, #48]	; (80032c0 <start_game+0x12c>)
 8003290:	228c      	movs	r2, #140	; 0x8c
 8003292:	605a      	str	r2, [r3, #4]
	boss.y = 32;
 8003294:	4b0a      	ldr	r3, [pc, #40]	; (80032c0 <start_game+0x12c>)
 8003296:	2220      	movs	r2, #32
 8003298:	609a      	str	r2, [r3, #8]
	boss.update_delay = 3;
 800329a:	4b09      	ldr	r3, [pc, #36]	; (80032c0 <start_game+0x12c>)
 800329c:	2203      	movs	r2, #3
 800329e:	611a      	str	r2, [r3, #16]

}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr
 80032ac:	20000168 	.word	0x20000168
 80032b0:	2000018c 	.word	0x2000018c
 80032b4:	20000448 	.word	0x20000448
 80032b8:	200004ac 	.word	0x200004ac
 80032bc:	200019b8 	.word	0x200019b8
 80032c0:	2000199c 	.word	0x2000199c

080032c4 <add_enemy>:

void add_enemy(void)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
	 * grafika, typ.
	 */
	uint8_t i;
	uint8_t enemy_type;

	for(i = 0; i < player.level; i++)
 80032ca:	2300      	movs	r3, #0
 80032cc:	71fb      	strb	r3, [r7, #7]
 80032ce:	e0f0      	b.n	80034b2 <add_enemy+0x1ee>
	{
		if(!enemies[i].active)
 80032d0:	79fa      	ldrb	r2, [r7, #7]
 80032d2:	497e      	ldr	r1, [pc, #504]	; (80034cc <add_enemy+0x208>)
 80032d4:	4613      	mov	r3, r2
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	4413      	add	r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	440b      	add	r3, r1
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	f083 0301 	eor.w	r3, r3, #1
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f000 80e0 	beq.w	80034ac <add_enemy+0x1e8>
		{
			enemies[i].active = true;
 80032ec:	79fa      	ldrb	r2, [r7, #7]
 80032ee:	4977      	ldr	r1, [pc, #476]	; (80034cc <add_enemy+0x208>)
 80032f0:	4613      	mov	r3, r2
 80032f2:	00db      	lsls	r3, r3, #3
 80032f4:	4413      	add	r3, r2
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	440b      	add	r3, r1
 80032fa:	2201      	movs	r2, #1
 80032fc:	701a      	strb	r2, [r3, #0]
			enemies[i].x = 140;			//pozycja startowa przeciwnika
 80032fe:	79fa      	ldrb	r2, [r7, #7]
 8003300:	4972      	ldr	r1, [pc, #456]	; (80034cc <add_enemy+0x208>)
 8003302:	4613      	mov	r3, r2
 8003304:	00db      	lsls	r3, r3, #3
 8003306:	4413      	add	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	440b      	add	r3, r1
 800330c:	3304      	adds	r3, #4
 800330e:	228c      	movs	r2, #140	; 0x8c
 8003310:	601a      	str	r2, [r3, #0]
			enemies[i].y = ((rand()%(screen_height - 10))+10);
 8003312:	f003 ff47 	bl	80071a4 <rand>
 8003316:	4602      	mov	r2, r0
 8003318:	4b6d      	ldr	r3, [pc, #436]	; (80034d0 <add_enemy+0x20c>)
 800331a:	fb83 1302 	smull	r1, r3, r3, r2
 800331e:	1119      	asrs	r1, r3, #4
 8003320:	17d3      	asrs	r3, r2, #31
 8003322:	1acb      	subs	r3, r1, r3
 8003324:	2176      	movs	r1, #118	; 0x76
 8003326:	fb01 f303 	mul.w	r3, r1, r3
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	79fa      	ldrb	r2, [r7, #7]
 800332e:	f103 010a 	add.w	r1, r3, #10
 8003332:	4866      	ldr	r0, [pc, #408]	; (80034cc <add_enemy+0x208>)
 8003334:	4613      	mov	r3, r2
 8003336:	00db      	lsls	r3, r3, #3
 8003338:	4413      	add	r3, r2
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	4403      	add	r3, r0
 800333e:	3308      	adds	r3, #8
 8003340:	6019      	str	r1, [r3, #0]
			enemies[i].tracked_by_missile = false;
 8003342:	79fa      	ldrb	r2, [r7, #7]
 8003344:	4961      	ldr	r1, [pc, #388]	; (80034cc <add_enemy+0x208>)
 8003346:	4613      	mov	r3, r2
 8003348:	00db      	lsls	r3, r3, #3
 800334a:	4413      	add	r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	440b      	add	r3, r1
 8003350:	331c      	adds	r3, #28
 8003352:	2200      	movs	r2, #0
 8003354:	701a      	strb	r2, [r3, #0]
			enemies[i].truck_number = 0;
 8003356:	79fa      	ldrb	r2, [r7, #7]
 8003358:	495c      	ldr	r1, [pc, #368]	; (80034cc <add_enemy+0x208>)
 800335a:	4613      	mov	r3, r2
 800335c:	00db      	lsls	r3, r3, #3
 800335e:	4413      	add	r3, r2
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	440b      	add	r3, r1
 8003364:	3320      	adds	r3, #32
 8003366:	2200      	movs	r2, #0
 8003368:	601a      	str	r2, [r3, #0]

			enemy_type = (rand()%100);
 800336a:	f003 ff1b 	bl	80071a4 <rand>
 800336e:	4603      	mov	r3, r0
 8003370:	4a58      	ldr	r2, [pc, #352]	; (80034d4 <add_enemy+0x210>)
 8003372:	fb82 1203 	smull	r1, r2, r2, r3
 8003376:	1151      	asrs	r1, r2, #5
 8003378:	17da      	asrs	r2, r3, #31
 800337a:	1a8a      	subs	r2, r1, r2
 800337c:	2164      	movs	r1, #100	; 0x64
 800337e:	fb01 f202 	mul.w	r2, r1, r2
 8003382:	1a9a      	subs	r2, r3, r2
 8003384:	4613      	mov	r3, r2
 8003386:	71bb      	strb	r3, [r7, #6]

			if((enemy_type > 50))				//rodzaj przeciwnika
 8003388:	79bb      	ldrb	r3, [r7, #6]
 800338a:	2b32      	cmp	r3, #50	; 0x32
 800338c:	d928      	bls.n	80033e0 <add_enemy+0x11c>
			{

				enemies[i].type = et_diver;
 800338e:	79fa      	ldrb	r2, [r7, #7]
 8003390:	494e      	ldr	r1, [pc, #312]	; (80034cc <add_enemy+0x208>)
 8003392:	4613      	mov	r3, r2
 8003394:	00db      	lsls	r3, r3, #3
 8003396:	4413      	add	r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	440b      	add	r3, r1
 800339c:	330c      	adds	r3, #12
 800339e:	2200      	movs	r2, #0
 80033a0:	701a      	strb	r2, [r3, #0]
				enemies[i].update_delay = (rand()%3);	//ustawinie predkosci (mniej = szybciej)
 80033a2:	f003 feff 	bl	80071a4 <rand>
 80033a6:	4601      	mov	r1, r0
 80033a8:	79f8      	ldrb	r0, [r7, #7]
 80033aa:	4b4b      	ldr	r3, [pc, #300]	; (80034d8 <add_enemy+0x214>)
 80033ac:	fb83 3201 	smull	r3, r2, r3, r1
 80033b0:	17cb      	asrs	r3, r1, #31
 80033b2:	1ad2      	subs	r2, r2, r3
 80033b4:	4613      	mov	r3, r2
 80033b6:	005b      	lsls	r3, r3, #1
 80033b8:	4413      	add	r3, r2
 80033ba:	1aca      	subs	r2, r1, r3
 80033bc:	4943      	ldr	r1, [pc, #268]	; (80034cc <add_enemy+0x208>)
 80033be:	4603      	mov	r3, r0
 80033c0:	00db      	lsls	r3, r3, #3
 80033c2:	4403      	add	r3, r0
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	440b      	add	r3, r1
 80033c8:	3318      	adds	r3, #24
 80033ca:	601a      	str	r2, [r3, #0]
				enemies[i].bit_map = driver_map;		//grafika przeciwnika
 80033cc:	79fa      	ldrb	r2, [r7, #7]
 80033ce:	493f      	ldr	r1, [pc, #252]	; (80034cc <add_enemy+0x208>)
 80033d0:	4613      	mov	r3, r2
 80033d2:	00db      	lsls	r3, r3, #3
 80033d4:	4413      	add	r3, r2
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	440b      	add	r3, r1
 80033da:	3310      	adds	r3, #16
 80033dc:	4a3f      	ldr	r2, [pc, #252]	; (80034dc <add_enemy+0x218>)
 80033de:	601a      	str	r2, [r3, #0]
			}
			if((enemy_type > 20 && enemy_type < 50) && (player.level > 4))
 80033e0:	79bb      	ldrb	r3, [r7, #6]
 80033e2:	2b14      	cmp	r3, #20
 80033e4:	d930      	bls.n	8003448 <add_enemy+0x184>
 80033e6:	79bb      	ldrb	r3, [r7, #6]
 80033e8:	2b31      	cmp	r3, #49	; 0x31
 80033ea:	d82d      	bhi.n	8003448 <add_enemy+0x184>
 80033ec:	4b3c      	ldr	r3, [pc, #240]	; (80034e0 <add_enemy+0x21c>)
 80033ee:	695b      	ldr	r3, [r3, #20]
 80033f0:	2b04      	cmp	r3, #4
 80033f2:	dd29      	ble.n	8003448 <add_enemy+0x184>
			{
				enemies[i].type = et_tracker;
 80033f4:	79fa      	ldrb	r2, [r7, #7]
 80033f6:	4935      	ldr	r1, [pc, #212]	; (80034cc <add_enemy+0x208>)
 80033f8:	4613      	mov	r3, r2
 80033fa:	00db      	lsls	r3, r3, #3
 80033fc:	4413      	add	r3, r2
 80033fe:	009b      	lsls	r3, r3, #2
 8003400:	440b      	add	r3, r1
 8003402:	330c      	adds	r3, #12
 8003404:	2201      	movs	r2, #1
 8003406:	701a      	strb	r2, [r3, #0]
				enemies[i].update_delay = ((rand()%3)+1);
 8003408:	f003 fecc 	bl	80071a4 <rand>
 800340c:	4601      	mov	r1, r0
 800340e:	4b32      	ldr	r3, [pc, #200]	; (80034d8 <add_enemy+0x214>)
 8003410:	fb83 3201 	smull	r3, r2, r3, r1
 8003414:	17cb      	asrs	r3, r1, #31
 8003416:	1ad2      	subs	r2, r2, r3
 8003418:	4613      	mov	r3, r2
 800341a:	005b      	lsls	r3, r3, #1
 800341c:	4413      	add	r3, r2
 800341e:	1aca      	subs	r2, r1, r3
 8003420:	79f9      	ldrb	r1, [r7, #7]
 8003422:	3201      	adds	r2, #1
 8003424:	4829      	ldr	r0, [pc, #164]	; (80034cc <add_enemy+0x208>)
 8003426:	460b      	mov	r3, r1
 8003428:	00db      	lsls	r3, r3, #3
 800342a:	440b      	add	r3, r1
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	4403      	add	r3, r0
 8003430:	3318      	adds	r3, #24
 8003432:	601a      	str	r2, [r3, #0]
				enemies[i].bit_map = tracker_map;
 8003434:	79fa      	ldrb	r2, [r7, #7]
 8003436:	4925      	ldr	r1, [pc, #148]	; (80034cc <add_enemy+0x208>)
 8003438:	4613      	mov	r3, r2
 800343a:	00db      	lsls	r3, r3, #3
 800343c:	4413      	add	r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	440b      	add	r3, r1
 8003442:	3310      	adds	r3, #16
 8003444:	4a27      	ldr	r2, [pc, #156]	; (80034e4 <add_enemy+0x220>)
 8003446:	601a      	str	r2, [r3, #0]
			}
			if((enemy_type < 20) && (player.level > 7))
 8003448:	79bb      	ldrb	r3, [r7, #6]
 800344a:	2b13      	cmp	r3, #19
 800344c:	d838      	bhi.n	80034c0 <add_enemy+0x1fc>
 800344e:	4b24      	ldr	r3, [pc, #144]	; (80034e0 <add_enemy+0x21c>)
 8003450:	695b      	ldr	r3, [r3, #20]
 8003452:	2b07      	cmp	r3, #7
 8003454:	dd34      	ble.n	80034c0 <add_enemy+0x1fc>
			{
				enemies[i].type = et_bobber;
 8003456:	79fa      	ldrb	r2, [r7, #7]
 8003458:	491c      	ldr	r1, [pc, #112]	; (80034cc <add_enemy+0x208>)
 800345a:	4613      	mov	r3, r2
 800345c:	00db      	lsls	r3, r3, #3
 800345e:	4413      	add	r3, r2
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	440b      	add	r3, r1
 8003464:	330c      	adds	r3, #12
 8003466:	2202      	movs	r2, #2
 8003468:	701a      	strb	r2, [r3, #0]
				enemies[i].update_delay = ((rand()%3)+2);
 800346a:	f003 fe9b 	bl	80071a4 <rand>
 800346e:	4601      	mov	r1, r0
 8003470:	4b19      	ldr	r3, [pc, #100]	; (80034d8 <add_enemy+0x214>)
 8003472:	fb83 3201 	smull	r3, r2, r3, r1
 8003476:	17cb      	asrs	r3, r1, #31
 8003478:	1ad2      	subs	r2, r2, r3
 800347a:	4613      	mov	r3, r2
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	4413      	add	r3, r2
 8003480:	1aca      	subs	r2, r1, r3
 8003482:	79f9      	ldrb	r1, [r7, #7]
 8003484:	3202      	adds	r2, #2
 8003486:	4811      	ldr	r0, [pc, #68]	; (80034cc <add_enemy+0x208>)
 8003488:	460b      	mov	r3, r1
 800348a:	00db      	lsls	r3, r3, #3
 800348c:	440b      	add	r3, r1
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	4403      	add	r3, r0
 8003492:	3318      	adds	r3, #24
 8003494:	601a      	str	r2, [r3, #0]
				enemies[i].bit_map = bobber_map;
 8003496:	79fa      	ldrb	r2, [r7, #7]
 8003498:	490c      	ldr	r1, [pc, #48]	; (80034cc <add_enemy+0x208>)
 800349a:	4613      	mov	r3, r2
 800349c:	00db      	lsls	r3, r3, #3
 800349e:	4413      	add	r3, r2
 80034a0:	009b      	lsls	r3, r3, #2
 80034a2:	440b      	add	r3, r1
 80034a4:	3310      	adds	r3, #16
 80034a6:	4a10      	ldr	r2, [pc, #64]	; (80034e8 <add_enemy+0x224>)
 80034a8:	601a      	str	r2, [r3, #0]
			}
			break;
 80034aa:	e009      	b.n	80034c0 <add_enemy+0x1fc>
	for(i = 0; i < player.level; i++)
 80034ac:	79fb      	ldrb	r3, [r7, #7]
 80034ae:	3301      	adds	r3, #1
 80034b0:	71fb      	strb	r3, [r7, #7]
 80034b2:	79fa      	ldrb	r2, [r7, #7]
 80034b4:	4b0a      	ldr	r3, [pc, #40]	; (80034e0 <add_enemy+0x21c>)
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	f6ff af09 	blt.w	80032d0 <add_enemy+0xc>
		}
	}
}
 80034be:	e000      	b.n	80034c2 <add_enemy+0x1fe>
			break;
 80034c0:	bf00      	nop
}
 80034c2:	bf00      	nop
 80034c4:	3708      	adds	r7, #8
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	200004ac 	.word	0x200004ac
 80034d0:	22b63cbf 	.word	0x22b63cbf
 80034d4:	51eb851f 	.word	0x51eb851f
 80034d8:	55555556 	.word	0x55555556
 80034dc:	080097b0 	.word	0x080097b0
 80034e0:	20000168 	.word	0x20000168
 80034e4:	080097a8 	.word	0x080097a8
 80034e8:	080097b8 	.word	0x080097b8

080034ec <add_bonus>:

void add_bonus(int x, int y)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b084      	sub	sp, #16
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
	 */

	uint8_t i;
	int bonus_type;

	for (i = 0; i < num_bonus; i++)
 80034f6:	2300      	movs	r3, #0
 80034f8:	73fb      	strb	r3, [r7, #15]
 80034fa:	e073      	b.n	80035e4 <add_bonus+0xf8>
	{
		if (!bonuses[i].active)
 80034fc:	7bfa      	ldrb	r2, [r7, #15]
 80034fe:	493d      	ldr	r1, [pc, #244]	; (80035f4 <add_bonus+0x108>)
 8003500:	4613      	mov	r3, r2
 8003502:	00db      	lsls	r3, r3, #3
 8003504:	1a9b      	subs	r3, r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	440b      	add	r3, r1
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	f083 0301 	eor.w	r3, r3, #1
 8003510:	b2db      	uxtb	r3, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	d063      	beq.n	80035de <add_bonus+0xf2>
		{
			bonuses[i].active = true;
 8003516:	7bfa      	ldrb	r2, [r7, #15]
 8003518:	4936      	ldr	r1, [pc, #216]	; (80035f4 <add_bonus+0x108>)
 800351a:	4613      	mov	r3, r2
 800351c:	00db      	lsls	r3, r3, #3
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	2201      	movs	r2, #1
 8003526:	701a      	strb	r2, [r3, #0]
			bonuses[i].x = x;
 8003528:	7bfa      	ldrb	r2, [r7, #15]
 800352a:	4932      	ldr	r1, [pc, #200]	; (80035f4 <add_bonus+0x108>)
 800352c:	4613      	mov	r3, r2
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	1a9b      	subs	r3, r3, r2
 8003532:	009b      	lsls	r3, r3, #2
 8003534:	440b      	add	r3, r1
 8003536:	3304      	adds	r3, #4
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	601a      	str	r2, [r3, #0]
			bonuses[i].y = y;
 800353c:	7bfa      	ldrb	r2, [r7, #15]
 800353e:	492d      	ldr	r1, [pc, #180]	; (80035f4 <add_bonus+0x108>)
 8003540:	4613      	mov	r3, r2
 8003542:	00db      	lsls	r3, r3, #3
 8003544:	1a9b      	subs	r3, r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	440b      	add	r3, r1
 800354a:	3308      	adds	r3, #8
 800354c:	683a      	ldr	r2, [r7, #0]
 800354e:	601a      	str	r2, [r3, #0]
			bonuses[i].update_delay = 3;
 8003550:	7bfa      	ldrb	r2, [r7, #15]
 8003552:	4928      	ldr	r1, [pc, #160]	; (80035f4 <add_bonus+0x108>)
 8003554:	4613      	mov	r3, r2
 8003556:	00db      	lsls	r3, r3, #3
 8003558:	1a9b      	subs	r3, r3, r2
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	440b      	add	r3, r1
 800355e:	3318      	adds	r3, #24
 8003560:	2203      	movs	r2, #3
 8003562:	601a      	str	r2, [r3, #0]

			bonus_type = rand()%100;
 8003564:	f003 fe1e 	bl	80071a4 <rand>
 8003568:	4603      	mov	r3, r0
 800356a:	4a23      	ldr	r2, [pc, #140]	; (80035f8 <add_bonus+0x10c>)
 800356c:	fb82 1203 	smull	r1, r2, r2, r3
 8003570:	1151      	asrs	r1, r2, #5
 8003572:	17da      	asrs	r2, r3, #31
 8003574:	1a8a      	subs	r2, r1, r2
 8003576:	2164      	movs	r1, #100	; 0x64
 8003578:	fb01 f202 	mul.w	r2, r1, r2
 800357c:	1a9b      	subs	r3, r3, r2
 800357e:	60bb      	str	r3, [r7, #8]

			if(bonus_type > 30)
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	2b1e      	cmp	r3, #30
 8003584:	dd13      	ble.n	80035ae <add_bonus+0xc2>
			{
				bonuses[i].bit_map = bonus_live_map;
 8003586:	7bfa      	ldrb	r2, [r7, #15]
 8003588:	491a      	ldr	r1, [pc, #104]	; (80035f4 <add_bonus+0x108>)
 800358a:	4613      	mov	r3, r2
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	1a9b      	subs	r3, r3, r2
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	440b      	add	r3, r1
 8003594:	3310      	adds	r3, #16
 8003596:	4a19      	ldr	r2, [pc, #100]	; (80035fc <add_bonus+0x110>)
 8003598:	601a      	str	r2, [r3, #0]
				bonuses[i].type = st_normal;
 800359a:	7bfa      	ldrb	r2, [r7, #15]
 800359c:	4915      	ldr	r1, [pc, #84]	; (80035f4 <add_bonus+0x108>)
 800359e:	4613      	mov	r3, r2
 80035a0:	00db      	lsls	r3, r3, #3
 80035a2:	1a9b      	subs	r3, r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	440b      	add	r3, r1
 80035a8:	330c      	adds	r3, #12
 80035aa:	2200      	movs	r2, #0
 80035ac:	701a      	strb	r2, [r3, #0]
			}
			if(bonus_type < 30)
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	2b1d      	cmp	r3, #29
 80035b2:	dc1b      	bgt.n	80035ec <add_bonus+0x100>
			{
				bonuses[i].bit_map = bonus_tracker_shoot_map;
 80035b4:	7bfa      	ldrb	r2, [r7, #15]
 80035b6:	490f      	ldr	r1, [pc, #60]	; (80035f4 <add_bonus+0x108>)
 80035b8:	4613      	mov	r3, r2
 80035ba:	00db      	lsls	r3, r3, #3
 80035bc:	1a9b      	subs	r3, r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	440b      	add	r3, r1
 80035c2:	3310      	adds	r3, #16
 80035c4:	4a0e      	ldr	r2, [pc, #56]	; (8003600 <add_bonus+0x114>)
 80035c6:	601a      	str	r2, [r3, #0]
				bonuses[i].type = st_tracker;
 80035c8:	7bfa      	ldrb	r2, [r7, #15]
 80035ca:	490a      	ldr	r1, [pc, #40]	; (80035f4 <add_bonus+0x108>)
 80035cc:	4613      	mov	r3, r2
 80035ce:	00db      	lsls	r3, r3, #3
 80035d0:	1a9b      	subs	r3, r3, r2
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	440b      	add	r3, r1
 80035d6:	330c      	adds	r3, #12
 80035d8:	2201      	movs	r2, #1
 80035da:	701a      	strb	r2, [r3, #0]
			}
			return;
 80035dc:	e006      	b.n	80035ec <add_bonus+0x100>
	for (i = 0; i < num_bonus; i++)
 80035de:	7bfb      	ldrb	r3, [r7, #15]
 80035e0:	3301      	adds	r3, #1
 80035e2:	73fb      	strb	r3, [r7, #15]
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d988      	bls.n	80034fc <add_bonus+0x10>
 80035ea:	e000      	b.n	80035ee <add_bonus+0x102>
			return;
 80035ec:	bf00      	nop
		}
	}
}
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	200019b8 	.word	0x200019b8
 80035f8:	51eb851f 	.word	0x51eb851f
 80035fc:	0800981c 	.word	0x0800981c
 8003600:	08009824 	.word	0x08009824

08003604 <update_bonus>:

void update_bonus(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
	/*
	 * Sprawdzanie czy gracz najechał na bonus.
	 * Przesuwanie bonusa na mapie
	 * */
	int i = 0;
 800360a:	2300      	movs	r3, #0
 800360c:	607b      	str	r3, [r7, #4]

	//Sprawdzenie czasu trwania st_tracekr jeśli jest aktywny

	if(player.bonus_duration > 0)
 800360e:	4b9c      	ldr	r3, [pc, #624]	; (8003880 <update_bonus+0x27c>)
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	2b00      	cmp	r3, #0
 8003614:	dd04      	ble.n	8003620 <update_bonus+0x1c>
		player.bonus_duration -= 1;
 8003616:	4b9a      	ldr	r3, [pc, #616]	; (8003880 <update_bonus+0x27c>)
 8003618:	6a1b      	ldr	r3, [r3, #32]
 800361a:	3b01      	subs	r3, #1
 800361c:	4a98      	ldr	r2, [pc, #608]	; (8003880 <update_bonus+0x27c>)
 800361e:	6213      	str	r3, [r2, #32]
	if(player.bonus_duration == 0 && player.shoot_type == st_tracker)
 8003620:	4b97      	ldr	r3, [pc, #604]	; (8003880 <update_bonus+0x27c>)
 8003622:	6a1b      	ldr	r3, [r3, #32]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d106      	bne.n	8003636 <update_bonus+0x32>
 8003628:	4b95      	ldr	r3, [pc, #596]	; (8003880 <update_bonus+0x27c>)
 800362a:	7f1b      	ldrb	r3, [r3, #28]
 800362c:	2b01      	cmp	r3, #1
 800362e:	d102      	bne.n	8003636 <update_bonus+0x32>
		player.shoot_type = st_normal;
 8003630:	4b93      	ldr	r3, [pc, #588]	; (8003880 <update_bonus+0x27c>)
 8003632:	2200      	movs	r2, #0
 8003634:	771a      	strb	r2, [r3, #28]

	debug_value = player.bonus_duration;
 8003636:	4b92      	ldr	r3, [pc, #584]	; (8003880 <update_bonus+0x27c>)
 8003638:	6a1b      	ldr	r3, [r3, #32]
 800363a:	4a92      	ldr	r2, [pc, #584]	; (8003884 <update_bonus+0x280>)
 800363c:	6013      	str	r3, [r2, #0]

	// Sprawdzanie czy gracz najechał na bonus
	for (i = 0; i < num_bonus; i++)
 800363e:	2300      	movs	r3, #0
 8003640:	607b      	str	r3, [r7, #4]
 8003642:	e114      	b.n	800386e <update_bonus+0x26a>
	{
		if(bonuses[i].active)
 8003644:	4990      	ldr	r1, [pc, #576]	; (8003888 <update_bonus+0x284>)
 8003646:	687a      	ldr	r2, [r7, #4]
 8003648:	4613      	mov	r3, r2
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	1a9b      	subs	r3, r3, r2
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	440b      	add	r3, r1
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	2b00      	cmp	r3, #0
 8003656:	f000 8107 	beq.w	8003868 <update_bonus+0x264>
		{
			bonuses[i].next_update -= 1;
 800365a:	498b      	ldr	r1, [pc, #556]	; (8003888 <update_bonus+0x284>)
 800365c:	687a      	ldr	r2, [r7, #4]
 800365e:	4613      	mov	r3, r2
 8003660:	00db      	lsls	r3, r3, #3
 8003662:	1a9b      	subs	r3, r3, r2
 8003664:	009b      	lsls	r3, r3, #2
 8003666:	440b      	add	r3, r1
 8003668:	3314      	adds	r3, #20
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	1e59      	subs	r1, r3, #1
 800366e:	4886      	ldr	r0, [pc, #536]	; (8003888 <update_bonus+0x284>)
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	4613      	mov	r3, r2
 8003674:	00db      	lsls	r3, r3, #3
 8003676:	1a9b      	subs	r3, r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	4403      	add	r3, r0
 800367c:	3314      	adds	r3, #20
 800367e:	6019      	str	r1, [r3, #0]
			if(bonuses[i].next_update <= 0)
 8003680:	4981      	ldr	r1, [pc, #516]	; (8003888 <update_bonus+0x284>)
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	4613      	mov	r3, r2
 8003686:	00db      	lsls	r3, r3, #3
 8003688:	1a9b      	subs	r3, r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	440b      	add	r3, r1
 800368e:	3314      	adds	r3, #20
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	2b00      	cmp	r3, #0
 8003694:	f300 80e8 	bgt.w	8003868 <update_bonus+0x264>
			{
				if(bonuses[i].active)
 8003698:	497b      	ldr	r1, [pc, #492]	; (8003888 <update_bonus+0x284>)
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	4613      	mov	r3, r2
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	1a9b      	subs	r3, r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	781b      	ldrb	r3, [r3, #0]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f000 80dd 	beq.w	8003868 <update_bonus+0x264>
				{
					bonuses[i].next_update = bonuses[i].update_delay;
 80036ae:	4976      	ldr	r1, [pc, #472]	; (8003888 <update_bonus+0x284>)
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	4613      	mov	r3, r2
 80036b4:	00db      	lsls	r3, r3, #3
 80036b6:	1a9b      	subs	r3, r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	440b      	add	r3, r1
 80036bc:	3318      	adds	r3, #24
 80036be:	6819      	ldr	r1, [r3, #0]
 80036c0:	4871      	ldr	r0, [pc, #452]	; (8003888 <update_bonus+0x284>)
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	4613      	mov	r3, r2
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	1a9b      	subs	r3, r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4403      	add	r3, r0
 80036ce:	3314      	adds	r3, #20
 80036d0:	6019      	str	r1, [r3, #0]

					//Sprawdzanie kolizji z graczem
					if (colliding(bonuses[i].x,bonuses[i].y, player.x, player.y) 	||
 80036d2:	496d      	ldr	r1, [pc, #436]	; (8003888 <update_bonus+0x284>)
 80036d4:	687a      	ldr	r2, [r7, #4]
 80036d6:	4613      	mov	r3, r2
 80036d8:	00db      	lsls	r3, r3, #3
 80036da:	1a9b      	subs	r3, r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	440b      	add	r3, r1
 80036e0:	3304      	adds	r3, #4
 80036e2:	6818      	ldr	r0, [r3, #0]
 80036e4:	4968      	ldr	r1, [pc, #416]	; (8003888 <update_bonus+0x284>)
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	4613      	mov	r3, r2
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	1a9b      	subs	r3, r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	3308      	adds	r3, #8
 80036f4:	6819      	ldr	r1, [r3, #0]
 80036f6:	4b62      	ldr	r3, [pc, #392]	; (8003880 <update_bonus+0x27c>)
 80036f8:	681a      	ldr	r2, [r3, #0]
 80036fa:	4b61      	ldr	r3, [pc, #388]	; (8003880 <update_bonus+0x27c>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f7fe fb33 	bl	8001d68 <colliding>
 8003702:	4603      	mov	r3, r0
 8003704:	2b00      	cmp	r3, #0
 8003706:	d154      	bne.n	80037b2 <update_bonus+0x1ae>
						colliding(bonuses[i].x,bonuses[i].y, player.x, player.y+5) 	||
 8003708:	495f      	ldr	r1, [pc, #380]	; (8003888 <update_bonus+0x284>)
 800370a:	687a      	ldr	r2, [r7, #4]
 800370c:	4613      	mov	r3, r2
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	1a9b      	subs	r3, r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	3304      	adds	r3, #4
 8003718:	6818      	ldr	r0, [r3, #0]
 800371a:	495b      	ldr	r1, [pc, #364]	; (8003888 <update_bonus+0x284>)
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	4613      	mov	r3, r2
 8003720:	00db      	lsls	r3, r3, #3
 8003722:	1a9b      	subs	r3, r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	440b      	add	r3, r1
 8003728:	3308      	adds	r3, #8
 800372a:	6819      	ldr	r1, [r3, #0]
 800372c:	4b54      	ldr	r3, [pc, #336]	; (8003880 <update_bonus+0x27c>)
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	4b53      	ldr	r3, [pc, #332]	; (8003880 <update_bonus+0x27c>)
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	3305      	adds	r3, #5
 8003736:	f7fe fb17 	bl	8001d68 <colliding>
 800373a:	4603      	mov	r3, r0
					if (colliding(bonuses[i].x,bonuses[i].y, player.x, player.y) 	||
 800373c:	2b00      	cmp	r3, #0
 800373e:	d138      	bne.n	80037b2 <update_bonus+0x1ae>
						colliding(bonuses[i].x,bonuses[i].y, player.x+7, player.y)	||
 8003740:	4951      	ldr	r1, [pc, #324]	; (8003888 <update_bonus+0x284>)
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	4613      	mov	r3, r2
 8003746:	00db      	lsls	r3, r3, #3
 8003748:	1a9b      	subs	r3, r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	440b      	add	r3, r1
 800374e:	3304      	adds	r3, #4
 8003750:	6818      	ldr	r0, [r3, #0]
 8003752:	494d      	ldr	r1, [pc, #308]	; (8003888 <update_bonus+0x284>)
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	4613      	mov	r3, r2
 8003758:	00db      	lsls	r3, r3, #3
 800375a:	1a9b      	subs	r3, r3, r2
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	440b      	add	r3, r1
 8003760:	3308      	adds	r3, #8
 8003762:	6819      	ldr	r1, [r3, #0]
 8003764:	4b46      	ldr	r3, [pc, #280]	; (8003880 <update_bonus+0x27c>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	1dda      	adds	r2, r3, #7
 800376a:	4b45      	ldr	r3, [pc, #276]	; (8003880 <update_bonus+0x27c>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f7fe fafb 	bl	8001d68 <colliding>
 8003772:	4603      	mov	r3, r0
						colliding(bonuses[i].x,bonuses[i].y, player.x, player.y+5) 	||
 8003774:	2b00      	cmp	r3, #0
 8003776:	d11c      	bne.n	80037b2 <update_bonus+0x1ae>
						colliding(bonuses[i].x,bonuses[i].y, player.x+7, player.y+5)
 8003778:	4943      	ldr	r1, [pc, #268]	; (8003888 <update_bonus+0x284>)
 800377a:	687a      	ldr	r2, [r7, #4]
 800377c:	4613      	mov	r3, r2
 800377e:	00db      	lsls	r3, r3, #3
 8003780:	1a9b      	subs	r3, r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	3304      	adds	r3, #4
 8003788:	6818      	ldr	r0, [r3, #0]
 800378a:	493f      	ldr	r1, [pc, #252]	; (8003888 <update_bonus+0x284>)
 800378c:	687a      	ldr	r2, [r7, #4]
 800378e:	4613      	mov	r3, r2
 8003790:	00db      	lsls	r3, r3, #3
 8003792:	1a9b      	subs	r3, r3, r2
 8003794:	009b      	lsls	r3, r3, #2
 8003796:	440b      	add	r3, r1
 8003798:	3308      	adds	r3, #8
 800379a:	6819      	ldr	r1, [r3, #0]
 800379c:	4b38      	ldr	r3, [pc, #224]	; (8003880 <update_bonus+0x27c>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	1dda      	adds	r2, r3, #7
 80037a2:	4b37      	ldr	r3, [pc, #220]	; (8003880 <update_bonus+0x27c>)
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	3305      	adds	r3, #5
 80037a8:	f7fe fade 	bl	8001d68 <colliding>
 80037ac:	4603      	mov	r3, r0
						colliding(bonuses[i].x,bonuses[i].y, player.x+7, player.y)	||
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d031      	beq.n	8003816 <update_bonus+0x212>
						)
					{
						switch(bonuses[i].type)
 80037b2:	4935      	ldr	r1, [pc, #212]	; (8003888 <update_bonus+0x284>)
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	00db      	lsls	r3, r3, #3
 80037ba:	1a9b      	subs	r3, r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	440b      	add	r3, r1
 80037c0:	330c      	adds	r3, #12
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d002      	beq.n	80037ce <update_bonus+0x1ca>
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d00f      	beq.n	80037ec <update_bonus+0x1e8>
 80037cc:	e024      	b.n	8003818 <update_bonus+0x214>
						{
						case bt_live:
							player.lives += 1;
 80037ce:	4b2c      	ldr	r3, [pc, #176]	; (8003880 <update_bonus+0x27c>)
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	3301      	adds	r3, #1
 80037d4:	4a2a      	ldr	r2, [pc, #168]	; (8003880 <update_bonus+0x27c>)
 80037d6:	6113      	str	r3, [r2, #16]
							bonuses[i].active = false;
 80037d8:	492b      	ldr	r1, [pc, #172]	; (8003888 <update_bonus+0x284>)
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	4613      	mov	r3, r2
 80037de:	00db      	lsls	r3, r3, #3
 80037e0:	1a9b      	subs	r3, r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	440b      	add	r3, r1
 80037e6:	2200      	movs	r2, #0
 80037e8:	701a      	strb	r2, [r3, #0]
							break;
 80037ea:	e015      	b.n	8003818 <update_bonus+0x214>
						case bt_tracker_shoot:
							player.shoot_type = st_tracker;
 80037ec:	4b24      	ldr	r3, [pc, #144]	; (8003880 <update_bonus+0x27c>)
 80037ee:	2201      	movs	r2, #1
 80037f0:	771a      	strb	r2, [r3, #28]
							player.bonus_duration = duration_bonus + (player.level * 50);
 80037f2:	4b23      	ldr	r3, [pc, #140]	; (8003880 <update_bonus+0x27c>)
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	2232      	movs	r2, #50	; 0x32
 80037f8:	fb02 f303 	mul.w	r3, r2, r3
 80037fc:	3396      	adds	r3, #150	; 0x96
 80037fe:	4a20      	ldr	r2, [pc, #128]	; (8003880 <update_bonus+0x27c>)
 8003800:	6213      	str	r3, [r2, #32]
							bonuses[i].active = false;
 8003802:	4921      	ldr	r1, [pc, #132]	; (8003888 <update_bonus+0x284>)
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	4613      	mov	r3, r2
 8003808:	00db      	lsls	r3, r3, #3
 800380a:	1a9b      	subs	r3, r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	440b      	add	r3, r1
 8003810:	2200      	movs	r2, #0
 8003812:	701a      	strb	r2, [r3, #0]
							break;
 8003814:	e000      	b.n	8003818 <update_bonus+0x214>
						}

					}
 8003816:	bf00      	nop

					bonuses[i].x -= 1;
 8003818:	491b      	ldr	r1, [pc, #108]	; (8003888 <update_bonus+0x284>)
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	4613      	mov	r3, r2
 800381e:	00db      	lsls	r3, r3, #3
 8003820:	1a9b      	subs	r3, r3, r2
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	440b      	add	r3, r1
 8003826:	3304      	adds	r3, #4
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	1e59      	subs	r1, r3, #1
 800382c:	4816      	ldr	r0, [pc, #88]	; (8003888 <update_bonus+0x284>)
 800382e:	687a      	ldr	r2, [r7, #4]
 8003830:	4613      	mov	r3, r2
 8003832:	00db      	lsls	r3, r3, #3
 8003834:	1a9b      	subs	r3, r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4403      	add	r3, r0
 800383a:	3304      	adds	r3, #4
 800383c:	6019      	str	r1, [r3, #0]
					if(bonuses[i].x <= -2){
 800383e:	4912      	ldr	r1, [pc, #72]	; (8003888 <update_bonus+0x284>)
 8003840:	687a      	ldr	r2, [r7, #4]
 8003842:	4613      	mov	r3, r2
 8003844:	00db      	lsls	r3, r3, #3
 8003846:	1a9b      	subs	r3, r3, r2
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	440b      	add	r3, r1
 800384c:	3304      	adds	r3, #4
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003854:	da08      	bge.n	8003868 <update_bonus+0x264>
						bonuses[i].active = false;
 8003856:	490c      	ldr	r1, [pc, #48]	; (8003888 <update_bonus+0x284>)
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	4613      	mov	r3, r2
 800385c:	00db      	lsls	r3, r3, #3
 800385e:	1a9b      	subs	r3, r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	440b      	add	r3, r1
 8003864:	2200      	movs	r2, #0
 8003866:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < num_bonus; i++)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	3301      	adds	r3, #1
 800386c:	607b      	str	r3, [r7, #4]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2b02      	cmp	r3, #2
 8003872:	f77f aee7 	ble.w	8003644 <update_bonus+0x40>
					}
				}
			}
		}
	}
}
 8003876:	bf00      	nop
 8003878:	bf00      	nop
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	20000168 	.word	0x20000168
 8003884:	20001a10 	.word	0x20001a10
 8003888:	200019b8 	.word	0x200019b8

0800388c <button_pressed>:

uint8_t button_pressed (void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
	 * repetycje gdy klawisz jest dlaej wcisniety.
	 * Jest to szczeg�lnie przydatane przy strzelaniu bo zapobiega
	 * oddawaniu kilku strza��w naraz.
	 */

	if((HAL_GPIO_ReadPin(USER_BTN_1_GPIO_Port, USER_BTN_1_Pin) == GPIO_PIN_SET) && btn_prev == 0)
 8003890:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003894:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003898:	f001 ff40 	bl	800571c <HAL_GPIO_ReadPin>
 800389c:	4603      	mov	r3, r0
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d108      	bne.n	80038b4 <button_pressed+0x28>
 80038a2:	4b0c      	ldr	r3, [pc, #48]	; (80038d4 <button_pressed+0x48>)
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d104      	bne.n	80038b4 <button_pressed+0x28>
	{
		btn_prev = 1;
 80038aa:	4b0a      	ldr	r3, [pc, #40]	; (80038d4 <button_pressed+0x48>)
 80038ac:	2201      	movs	r2, #1
 80038ae:	701a      	strb	r2, [r3, #0]
		return 1;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e00c      	b.n	80038ce <button_pressed+0x42>
	}

	if(HAL_GPIO_ReadPin(USER_BTN_1_GPIO_Port, USER_BTN_1_Pin) == GPIO_PIN_RESET) //oczekiwania na zwolnienie kalwisza
 80038b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80038b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038bc:	f001 ff2e 	bl	800571c <HAL_GPIO_ReadPin>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d102      	bne.n	80038cc <button_pressed+0x40>
	{
		btn_prev = 0;
 80038c6:	4b03      	ldr	r3, [pc, #12]	; (80038d4 <button_pressed+0x48>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	701a      	strb	r2, [r3, #0]
	}
	return 0;
 80038cc:	2300      	movs	r3, #0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	20001a0d 	.word	0x20001a0d

080038d8 <joystick_value_y>:

int joystick_value_y (void){
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
	return HAL_ADC_GetValue(&hadc1);
 80038dc:	4802      	ldr	r0, [pc, #8]	; (80038e8 <joystick_value_y+0x10>)
 80038de:	f000 ff6e 	bl	80047be <HAL_ADC_GetValue>
 80038e2:	4603      	mov	r3, r0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	200000a0 	.word	0x200000a0

080038ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038f0:	b672      	cpsid	i
}
 80038f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80038f4:	e7fe      	b.n	80038f4 <Error_Handler+0x8>
	...

080038f8 <ssd1327_cmd>:
SPI_HandleTypeDef *ssd1337_spi;

static uint8_t buffer[BUF_SIZE];


void ssd1327_cmd (uint8_t cmd){
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4603      	mov	r3, r0
 8003900:	71fb      	strb	r3, [r7, #7]

	HAL_GPIO_WritePin(DC_PORT, DC, GPIO_PIN_RESET);
 8003902:	2200      	movs	r2, #0
 8003904:	2120      	movs	r1, #32
 8003906:	480c      	ldr	r0, [pc, #48]	; (8003938 <ssd1327_cmd+0x40>)
 8003908:	f001 ff20 	bl	800574c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_RESET);
 800390c:	2200      	movs	r2, #0
 800390e:	2110      	movs	r1, #16
 8003910:	4809      	ldr	r0, [pc, #36]	; (8003938 <ssd1327_cmd+0x40>)
 8003912:	f001 ff1b 	bl	800574c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(ssd1337_spi, &cmd, 1, 10);
 8003916:	4b09      	ldr	r3, [pc, #36]	; (800393c <ssd1327_cmd+0x44>)
 8003918:	6818      	ldr	r0, [r3, #0]
 800391a:	1df9      	adds	r1, r7, #7
 800391c:	230a      	movs	r3, #10
 800391e:	2201      	movs	r2, #1
 8003920:	f003 f93b 	bl	8006b9a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_SET);
 8003924:	2201      	movs	r2, #1
 8003926:	2110      	movs	r1, #16
 8003928:	4803      	ldr	r0, [pc, #12]	; (8003938 <ssd1327_cmd+0x40>)
 800392a:	f001 ff0f 	bl	800574c <HAL_GPIO_WritePin>

}
 800392e:	bf00      	nop
 8003930:	3708      	adds	r7, #8
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop
 8003938:	48000400 	.word	0x48000400
 800393c:	20001a24 	.word	0x20001a24

08003940 <ssd1327_Reset>:
{
	ssd1327_cmd(SSD1327_SETCONTRASTCURRENT);	// Set Contrast Control
	ssd1327_cmd(Contrast);
}

void ssd1327_Reset(void){
 8003940:	b580      	push	{r7, lr}
 8003942:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(RST_PORT, RST, GPIO_PIN_RESET);
 8003944:	2200      	movs	r2, #0
 8003946:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800394a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800394e:	f001 fefd 	bl	800574c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8003952:	2005      	movs	r0, #5
 8003954:	f000 fb8a 	bl	800406c <HAL_Delay>
	HAL_GPIO_WritePin(RST_PORT, RST, GPIO_PIN_SET);
 8003958:	2201      	movs	r2, #1
 800395a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800395e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003962:	f001 fef3 	bl	800574c <HAL_GPIO_WritePin>

}
 8003966:	bf00      	nop
 8003968:	bd80      	pop	{r7, pc}
	...

0800396c <ssd1327_SpiInit>:

void ssd1327_SpiInit(SPI_HandleTypeDef *spi){
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]

	ssd1337_spi = spi;
 8003974:	4a05      	ldr	r2, [pc, #20]	; (800398c <ssd1327_SpiInit+0x20>)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6013      	str	r3, [r2, #0]

	ssd1327_Reset();
 800397a:	f7ff ffe1 	bl	8003940 <ssd1327_Reset>
	ssd1327_Init();
 800397e:	f000 f807 	bl	8003990 <ssd1327_Init>

}
 8003982:	bf00      	nop
 8003984:	3708      	adds	r7, #8
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	20001a24 	.word	0x20001a24

08003990 <ssd1327_Init>:

void ssd1327_Init (void){
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
//
//	ssd1327_cmd(SSD1327_DISPLAYALLON_RESUME);  // Entire Display ON

//--------------------------------------------------------------------------

	ssd1327_cmd(0xae);//--turn off oled panel
 8003994:	20ae      	movs	r0, #174	; 0xae
 8003996:	f7ff ffaf 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0x15);  //set column addresses
 800399a:	2015      	movs	r0, #21
 800399c:	f7ff ffac 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x00);  //start column  0
 80039a0:	2000      	movs	r0, #0
 80039a2:	f7ff ffa9 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x7f);  //end column  127
 80039a6:	207f      	movs	r0, #127	; 0x7f
 80039a8:	f7ff ffa6 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0x75);  //set row addresses
 80039ac:	2075      	movs	r0, #117	; 0x75
 80039ae:	f7ff ffa3 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x00);  //start row  0
 80039b2:	2000      	movs	r0, #0
 80039b4:	f7ff ffa0 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x7f);  //end row  127
 80039b8:	207f      	movs	r0, #127	; 0x7f
 80039ba:	f7ff ff9d 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0x81);  //set contrast control
 80039be:	2081      	movs	r0, #129	; 0x81
 80039c0:	f7ff ff9a 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x80);  //50% (128/255) def.0x80
 80039c4:	2080      	movs	r0, #128	; 0x80
 80039c6:	f7ff ff97 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xa0);   //gment remap
 80039ca:	20a0      	movs	r0, #160	; 0xa0
 80039cc:	f7ff ff94 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x51);  //51 (To my understanding, this is orientation
 80039d0:	2051      	movs	r0, #81	; 0x51
 80039d2:	f7ff ff91 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xa1);  //start line
 80039d6:	20a1      	movs	r0, #161	; 0xa1
 80039d8:	f7ff ff8e 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x00);
 80039dc:	2000      	movs	r0, #0
 80039de:	f7ff ff8b 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xa2);  //display offset
 80039e2:	20a2      	movs	r0, #162	; 0xa2
 80039e4:	f7ff ff88 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x00);
 80039e8:	2000      	movs	r0, #0
 80039ea:	f7ff ff85 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xa4);  //rmal display
 80039ee:	20a4      	movs	r0, #164	; 0xa4
 80039f0:	f7ff ff82 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0xa8);  //set multiplex ratio
 80039f4:	20a8      	movs	r0, #168	; 0xa8
 80039f6:	f7ff ff7f 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x7f);
 80039fa:	207f      	movs	r0, #127	; 0x7f
 80039fc:	f7ff ff7c 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xb1);  //set phase leghth
 8003a00:	20b1      	movs	r0, #177	; 0xb1
 8003a02:	f7ff ff79 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0xf1);
 8003a06:	20f1      	movs	r0, #241	; 0xf1
 8003a08:	f7ff ff76 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xb3);  //set dclk
 8003a0c:	20b3      	movs	r0, #179	; 0xb3
 8003a0e:	f7ff ff73 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x00);  //80Hz:0xc1 90Hz:0xe1  100Hz:0x00  110Hz:0x30 120Hz:0x50  130Hz:0x70   01
 8003a12:	2000      	movs	r0, #0
 8003a14:	f7ff ff70 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xab);  //Enable vReg
 8003a18:	20ab      	movs	r0, #171	; 0xab
 8003a1a:	f7ff ff6d 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x01);
 8003a1e:	2001      	movs	r0, #1
 8003a20:	f7ff ff6a 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xb6);  //set phase leghth
 8003a24:	20b6      	movs	r0, #182	; 0xb6
 8003a26:	f7ff ff67 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x0f);
 8003a2a:	200f      	movs	r0, #15
 8003a2c:	f7ff ff64 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xbe); //Set vcomh voltage
 8003a30:	20be      	movs	r0, #190	; 0xbe
 8003a32:	f7ff ff61 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x0f);
 8003a36:	200f      	movs	r0, #15
 8003a38:	f7ff ff5e 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xbc); //set pre-charge voltage
 8003a3c:	20bc      	movs	r0, #188	; 0xbc
 8003a3e:	f7ff ff5b 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x08);
 8003a42:	2008      	movs	r0, #8
 8003a44:	f7ff ff58 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xd5); //second precharge period
 8003a48:	20d5      	movs	r0, #213	; 0xd5
 8003a4a:	f7ff ff55 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x62);
 8003a4e:	2062      	movs	r0, #98	; 0x62
 8003a50:	f7ff ff52 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xfd); //Unlock commands
 8003a54:	20fd      	movs	r0, #253	; 0xfd
 8003a56:	f7ff ff4f 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x12);
 8003a5a:	2012      	movs	r0, #18
 8003a5c:	f7ff ff4c 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(0xA4);
 8003a60:	20a4      	movs	r0, #164	; 0xa4
 8003a62:	f7ff ff49 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(SSD1327_DISPLAYON);
 8003a66:	20af      	movs	r0, #175	; 0xaf
 8003a68:	f7ff ff46 	bl	80038f8 <ssd1327_cmd>
}
 8003a6c:	bf00      	nop
 8003a6e:	bd80      	pop	{r7, pc}

08003a70 <ssd1327_display>:

void ssd1327_display (void){
 8003a70:	b580      	push	{r7, lr}
 8003a72:	af00      	add	r7, sp, #0

	ssd1327_cmd(SSD1327_SETCOLUMNADDRESS);
 8003a74:	2015      	movs	r0, #21
 8003a76:	f7ff ff3f 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x00);
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	f7ff ff3c 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x7F);
 8003a80:	207f      	movs	r0, #127	; 0x7f
 8003a82:	f7ff ff39 	bl	80038f8 <ssd1327_cmd>

	ssd1327_cmd(SSD1327_SETROWADDRESS);
 8003a86:	2075      	movs	r0, #117	; 0x75
 8003a88:	f7ff ff36 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x00);
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	f7ff ff33 	bl	80038f8 <ssd1327_cmd>
	ssd1327_cmd(0x7F);
 8003a92:	207f      	movs	r0, #127	; 0x7f
 8003a94:	f7ff ff30 	bl	80038f8 <ssd1327_cmd>

	HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_RESET);
 8003a98:	2200      	movs	r2, #0
 8003a9a:	2110      	movs	r1, #16
 8003a9c:	480d      	ldr	r0, [pc, #52]	; (8003ad4 <ssd1327_display+0x64>)
 8003a9e:	f001 fe55 	bl	800574c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DC_PORT, DC, GPIO_PIN_SET);
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	2120      	movs	r1, #32
 8003aa6:	480b      	ldr	r0, [pc, #44]	; (8003ad4 <ssd1327_display+0x64>)
 8003aa8:	f001 fe50 	bl	800574c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_RESET);
 8003aac:	2200      	movs	r2, #0
 8003aae:	2110      	movs	r1, #16
 8003ab0:	4808      	ldr	r0, [pc, #32]	; (8003ad4 <ssd1327_display+0x64>)
 8003ab2:	f001 fe4b 	bl	800574c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(ssd1337_spi, (uint8_t*)&buffer, BUF_SIZE, 100);
 8003ab6:	4b08      	ldr	r3, [pc, #32]	; (8003ad8 <ssd1327_display+0x68>)
 8003ab8:	6818      	ldr	r0, [r3, #0]
 8003aba:	2364      	movs	r3, #100	; 0x64
 8003abc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ac0:	4906      	ldr	r1, [pc, #24]	; (8003adc <ssd1327_display+0x6c>)
 8003ac2:	f003 f86a 	bl	8006b9a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_PORT, CS, GPIO_PIN_SET);
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	2110      	movs	r1, #16
 8003aca:	4802      	ldr	r0, [pc, #8]	; (8003ad4 <ssd1327_display+0x64>)
 8003acc:	f001 fe3e 	bl	800574c <HAL_GPIO_WritePin>

}
 8003ad0:	bf00      	nop
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	48000400 	.word	0x48000400
 8003ad8:	20001a24 	.word	0x20001a24
 8003adc:	20001a28 	.word	0x20001a28

08003ae0 <ssd1327_CLR>:

void ssd1327_CLR(void){
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
		memset(buffer, (0 << 4 | 0), BUF_SIZE);
 8003ae4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ae8:	2100      	movs	r1, #0
 8003aea:	4802      	ldr	r0, [pc, #8]	; (8003af4 <ssd1327_CLR+0x14>)
 8003aec:	f003 fb52 	bl	8007194 <memset>
}
 8003af0:	bf00      	nop
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	20001a28 	.word	0x20001a28

08003af8 <ssd1327_setPixel>:

void ssd1327_setPixel( int x , int y , uint8_t bw){
 8003af8:	b480      	push	{r7}
 8003afa:	b087      	sub	sp, #28
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	60f8      	str	r0, [r7, #12]
 8003b00:	60b9      	str	r1, [r7, #8]
 8003b02:	4613      	mov	r3, r2
 8003b04:	71fb      	strb	r3, [r7, #7]
	if ((x < 0) || (x >= SSD1327_WIDTH) || (y < 0) || (y >= SSD1327_HEIGHT))
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	db3c      	blt.n	8003b86 <ssd1327_setPixel+0x8e>
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2b7f      	cmp	r3, #127	; 0x7f
 8003b10:	dc39      	bgt.n	8003b86 <ssd1327_setPixel+0x8e>
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	db36      	blt.n	8003b86 <ssd1327_setPixel+0x8e>
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	2b7f      	cmp	r3, #127	; 0x7f
 8003b1c:	dc33      	bgt.n	8003b86 <ssd1327_setPixel+0x8e>
		return;

	uint8_t SelectedCell = buffer[x/2 + y*(SSD1327_WIDTH/2)];
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	0fda      	lsrs	r2, r3, #31
 8003b22:	4413      	add	r3, r2
 8003b24:	105b      	asrs	r3, r3, #1
 8003b26:	461a      	mov	r2, r3
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	019b      	lsls	r3, r3, #6
 8003b2c:	4413      	add	r3, r2
 8003b2e:	4a19      	ldr	r2, [pc, #100]	; (8003b94 <ssd1327_setPixel+0x9c>)
 8003b30:	5cd3      	ldrb	r3, [r2, r3]
 8003b32:	75fb      	strb	r3, [r7, #23]

	if(x % 2)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d00b      	beq.n	8003b56 <ssd1327_setPixel+0x5e>
	{
		SelectedCell &= ~(0x0F);
 8003b3e:	7dfb      	ldrb	r3, [r7, #23]
 8003b40:	f023 030f 	bic.w	r3, r3, #15
 8003b44:	75fb      	strb	r3, [r7, #23]
		SelectedCell |= (0x0F & bw);
 8003b46:	79fb      	ldrb	r3, [r7, #7]
 8003b48:	f003 030f 	and.w	r3, r3, #15
 8003b4c:	b2da      	uxtb	r2, r3
 8003b4e:	7dfb      	ldrb	r3, [r7, #23]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	75fb      	strb	r3, [r7, #23]
 8003b54:	e00b      	b.n	8003b6e <ssd1327_setPixel+0x76>
	}
	else
	{
		SelectedCell &= ~(0xF0);
 8003b56:	7dfb      	ldrb	r3, [r7, #23]
 8003b58:	f003 030f 	and.w	r3, r3, #15
 8003b5c:	75fb      	strb	r3, [r7, #23]
		SelectedCell |= (0xF0 & (bw<<4));
 8003b5e:	79fb      	ldrb	r3, [r7, #7]
 8003b60:	011b      	lsls	r3, r3, #4
 8003b62:	b25a      	sxtb	r2, r3
 8003b64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	b25b      	sxtb	r3, r3
 8003b6c:	75fb      	strb	r3, [r7, #23]
	}

	buffer[x/2 + y*(SSD1327_WIDTH/2)] = SelectedCell;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	0fda      	lsrs	r2, r3, #31
 8003b72:	4413      	add	r3, r2
 8003b74:	105b      	asrs	r3, r3, #1
 8003b76:	461a      	mov	r2, r3
 8003b78:	68bb      	ldr	r3, [r7, #8]
 8003b7a:	019b      	lsls	r3, r3, #6
 8003b7c:	4413      	add	r3, r2
 8003b7e:	4905      	ldr	r1, [pc, #20]	; (8003b94 <ssd1327_setPixel+0x9c>)
 8003b80:	7dfa      	ldrb	r2, [r7, #23]
 8003b82:	54ca      	strb	r2, [r1, r3]
 8003b84:	e000      	b.n	8003b88 <ssd1327_setPixel+0x90>
		return;
 8003b86:	bf00      	nop

//	if ((x < 0) || (x >= SSD1327_WIDTH) || (y < 0) || (y >= SSD1327_HEIGHT))
//		return;
//	if (bw) buffer[x + (y/4)*SSD1327_WIDTH] |= (1<<(y%4));
//	else buffer[x + (y/4)*SSD1327_WIDTH] &= ~(1<<(y%4));
}
 8003b88:	371c      	adds	r7, #28
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	20001a28 	.word	0x20001a28

08003b98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b9e:	4b0f      	ldr	r3, [pc, #60]	; (8003bdc <HAL_MspInit+0x44>)
 8003ba0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ba2:	4a0e      	ldr	r2, [pc, #56]	; (8003bdc <HAL_MspInit+0x44>)
 8003ba4:	f043 0301 	orr.w	r3, r3, #1
 8003ba8:	6613      	str	r3, [r2, #96]	; 0x60
 8003baa:	4b0c      	ldr	r3, [pc, #48]	; (8003bdc <HAL_MspInit+0x44>)
 8003bac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	607b      	str	r3, [r7, #4]
 8003bb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003bb6:	4b09      	ldr	r3, [pc, #36]	; (8003bdc <HAL_MspInit+0x44>)
 8003bb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bba:	4a08      	ldr	r2, [pc, #32]	; (8003bdc <HAL_MspInit+0x44>)
 8003bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bc0:	6593      	str	r3, [r2, #88]	; 0x58
 8003bc2:	4b06      	ldr	r3, [pc, #24]	; (8003bdc <HAL_MspInit+0x44>)
 8003bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bca:	603b      	str	r3, [r7, #0]
 8003bcc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003bce:	bf00      	nop
 8003bd0:	370c      	adds	r7, #12
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd8:	4770      	bx	lr
 8003bda:	bf00      	nop
 8003bdc:	40021000 	.word	0x40021000

08003be0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b09e      	sub	sp, #120	; 0x78
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003be8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003bec:	2200      	movs	r2, #0
 8003bee:	601a      	str	r2, [r3, #0]
 8003bf0:	605a      	str	r2, [r3, #4]
 8003bf2:	609a      	str	r2, [r3, #8]
 8003bf4:	60da      	str	r2, [r3, #12]
 8003bf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bf8:	f107 0310 	add.w	r3, r7, #16
 8003bfc:	2254      	movs	r2, #84	; 0x54
 8003bfe:	2100      	movs	r1, #0
 8003c00:	4618      	mov	r0, r3
 8003c02:	f003 fac7 	bl	8007194 <memset>
  if(hadc->Instance==ADC1)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a25      	ldr	r2, [pc, #148]	; (8003ca0 <HAL_ADC_MspInit+0xc0>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d143      	bne.n	8003c98 <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003c10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003c14:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8003c16:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8003c1a:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8003c20:	2301      	movs	r3, #1
 8003c22:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8003c24:	2310      	movs	r3, #16
 8003c26:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8003c28:	2307      	movs	r3, #7
 8003c2a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003c30:	2302      	movs	r3, #2
 8003c32:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8003c34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c38:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c3a:	f107 0310 	add.w	r3, r7, #16
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f002 fc10 	bl	8006464 <HAL_RCCEx_PeriphCLKConfig>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d001      	beq.n	8003c4e <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8003c4a:	f7ff fe4f 	bl	80038ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003c4e:	4b15      	ldr	r3, [pc, #84]	; (8003ca4 <HAL_ADC_MspInit+0xc4>)
 8003c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c52:	4a14      	ldr	r2, [pc, #80]	; (8003ca4 <HAL_ADC_MspInit+0xc4>)
 8003c54:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c5a:	4b12      	ldr	r3, [pc, #72]	; (8003ca4 <HAL_ADC_MspInit+0xc4>)
 8003c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c62:	60fb      	str	r3, [r7, #12]
 8003c64:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c66:	4b0f      	ldr	r3, [pc, #60]	; (8003ca4 <HAL_ADC_MspInit+0xc4>)
 8003c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c6a:	4a0e      	ldr	r2, [pc, #56]	; (8003ca4 <HAL_ADC_MspInit+0xc4>)
 8003c6c:	f043 0301 	orr.w	r3, r3, #1
 8003c70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c72:	4b0c      	ldr	r3, [pc, #48]	; (8003ca4 <HAL_ADC_MspInit+0xc4>)
 8003c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	60bb      	str	r3, [r7, #8]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003c82:	230b      	movs	r3, #11
 8003c84:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c86:	2300      	movs	r3, #0
 8003c88:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c8a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003c8e:	4619      	mov	r1, r3
 8003c90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c94:	f001 fbd8 	bl	8005448 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003c98:	bf00      	nop
 8003c9a:	3778      	adds	r7, #120	; 0x78
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}
 8003ca0:	50040000 	.word	0x50040000
 8003ca4:	40021000 	.word	0x40021000

08003ca8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b08a      	sub	sp, #40	; 0x28
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb0:	f107 0314 	add.w	r3, r7, #20
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	601a      	str	r2, [r3, #0]
 8003cb8:	605a      	str	r2, [r3, #4]
 8003cba:	609a      	str	r2, [r3, #8]
 8003cbc:	60da      	str	r2, [r3, #12]
 8003cbe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a17      	ldr	r2, [pc, #92]	; (8003d24 <HAL_SPI_MspInit+0x7c>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d128      	bne.n	8003d1c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003cca:	4b17      	ldr	r3, [pc, #92]	; (8003d28 <HAL_SPI_MspInit+0x80>)
 8003ccc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cce:	4a16      	ldr	r2, [pc, #88]	; (8003d28 <HAL_SPI_MspInit+0x80>)
 8003cd0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003cd4:	6613      	str	r3, [r2, #96]	; 0x60
 8003cd6:	4b14      	ldr	r3, [pc, #80]	; (8003d28 <HAL_SPI_MspInit+0x80>)
 8003cd8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cda:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cde:	613b      	str	r3, [r7, #16]
 8003ce0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ce2:	4b11      	ldr	r3, [pc, #68]	; (8003d28 <HAL_SPI_MspInit+0x80>)
 8003ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ce6:	4a10      	ldr	r2, [pc, #64]	; (8003d28 <HAL_SPI_MspInit+0x80>)
 8003ce8:	f043 0301 	orr.w	r3, r3, #1
 8003cec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003cee:	4b0e      	ldr	r3, [pc, #56]	; (8003d28 <HAL_SPI_MspInit+0x80>)
 8003cf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cf2:	f003 0301 	and.w	r3, r3, #1
 8003cf6:	60fb      	str	r3, [r7, #12]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 8003cfa:	2382      	movs	r3, #130	; 0x82
 8003cfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cfe:	2302      	movs	r3, #2
 8003d00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d02:	2300      	movs	r3, #0
 8003d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d06:	2303      	movs	r3, #3
 8003d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003d0a:	2305      	movs	r3, #5
 8003d0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d0e:	f107 0314 	add.w	r3, r7, #20
 8003d12:	4619      	mov	r1, r3
 8003d14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003d18:	f001 fb96 	bl	8005448 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003d1c:	bf00      	nop
 8003d1e:	3728      	adds	r7, #40	; 0x28
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}
 8003d24:	40013000 	.word	0x40013000
 8003d28:	40021000 	.word	0x40021000

08003d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003d30:	e7fe      	b.n	8003d30 <NMI_Handler+0x4>

08003d32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d32:	b480      	push	{r7}
 8003d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d36:	e7fe      	b.n	8003d36 <HardFault_Handler+0x4>

08003d38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d3c:	e7fe      	b.n	8003d3c <MemManage_Handler+0x4>

08003d3e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d3e:	b480      	push	{r7}
 8003d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d42:	e7fe      	b.n	8003d42 <BusFault_Handler+0x4>

08003d44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d44:	b480      	push	{r7}
 8003d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d48:	e7fe      	b.n	8003d48 <UsageFault_Handler+0x4>

08003d4a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d4a:	b480      	push	{r7}
 8003d4c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d4e:	bf00      	nop
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d5c:	bf00      	nop
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d66:	b480      	push	{r7}
 8003d68:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d6a:	bf00      	nop
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d78:	f000 f958 	bl	800402c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d7c:	bf00      	nop
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d80:	b480      	push	{r7}
 8003d82:	af00      	add	r7, sp, #0
	return 1;
 8003d84:	2301      	movs	r3, #1
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <_kill>:

int _kill(int pid, int sig)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b082      	sub	sp, #8
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003d9a:	f003 f9d1 	bl	8007140 <__errno>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	2216      	movs	r2, #22
 8003da2:	601a      	str	r2, [r3, #0]
	return -1;
 8003da4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3708      	adds	r7, #8
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}

08003db0 <_exit>:

void _exit (int status)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003db8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff ffe7 	bl	8003d90 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003dc2:	e7fe      	b.n	8003dc2 <_exit+0x12>

08003dc4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	617b      	str	r3, [r7, #20]
 8003dd4:	e00a      	b.n	8003dec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003dd6:	f3af 8000 	nop.w
 8003dda:	4601      	mov	r1, r0
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	1c5a      	adds	r2, r3, #1
 8003de0:	60ba      	str	r2, [r7, #8]
 8003de2:	b2ca      	uxtb	r2, r1
 8003de4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	3301      	adds	r3, #1
 8003dea:	617b      	str	r3, [r7, #20]
 8003dec:	697a      	ldr	r2, [r7, #20]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	dbf0      	blt.n	8003dd6 <_read+0x12>
	}

return len;
 8003df4:	687b      	ldr	r3, [r7, #4]
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3718      	adds	r7, #24
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b086      	sub	sp, #24
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	60f8      	str	r0, [r7, #12]
 8003e06:	60b9      	str	r1, [r7, #8]
 8003e08:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	617b      	str	r3, [r7, #20]
 8003e0e:	e009      	b.n	8003e24 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	1c5a      	adds	r2, r3, #1
 8003e14:	60ba      	str	r2, [r7, #8]
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	3301      	adds	r3, #1
 8003e22:	617b      	str	r3, [r7, #20]
 8003e24:	697a      	ldr	r2, [r7, #20]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	dbf1      	blt.n	8003e10 <_write+0x12>
	}
	return len;
 8003e2c:	687b      	ldr	r3, [r7, #4]
}
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3718      	adds	r7, #24
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}

08003e36 <_close>:

int _close(int file)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b083      	sub	sp, #12
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
	return -1;
 8003e3e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr

08003e4e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
 8003e56:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e5e:	605a      	str	r2, [r3, #4]
	return 0;
 8003e60:	2300      	movs	r3, #0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	370c      	adds	r7, #12
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <_isatty>:

int _isatty(int file)
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
	return 1;
 8003e76:	2301      	movs	r3, #1
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr

08003e84 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
	return 0;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3714      	adds	r7, #20
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
	...

08003ea0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ea8:	4a14      	ldr	r2, [pc, #80]	; (8003efc <_sbrk+0x5c>)
 8003eaa:	4b15      	ldr	r3, [pc, #84]	; (8003f00 <_sbrk+0x60>)
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003eb4:	4b13      	ldr	r3, [pc, #76]	; (8003f04 <_sbrk+0x64>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d102      	bne.n	8003ec2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ebc:	4b11      	ldr	r3, [pc, #68]	; (8003f04 <_sbrk+0x64>)
 8003ebe:	4a12      	ldr	r2, [pc, #72]	; (8003f08 <_sbrk+0x68>)
 8003ec0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ec2:	4b10      	ldr	r3, [pc, #64]	; (8003f04 <_sbrk+0x64>)
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4413      	add	r3, r2
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d207      	bcs.n	8003ee0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ed0:	f003 f936 	bl	8007140 <__errno>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	220c      	movs	r2, #12
 8003ed8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003eda:	f04f 33ff 	mov.w	r3, #4294967295
 8003ede:	e009      	b.n	8003ef4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ee0:	4b08      	ldr	r3, [pc, #32]	; (8003f04 <_sbrk+0x64>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003ee6:	4b07      	ldr	r3, [pc, #28]	; (8003f04 <_sbrk+0x64>)
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4413      	add	r3, r2
 8003eee:	4a05      	ldr	r2, [pc, #20]	; (8003f04 <_sbrk+0x64>)
 8003ef0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	20010000 	.word	0x20010000
 8003f00:	00000400 	.word	0x00000400
 8003f04:	20003a28 	.word	0x20003a28
 8003f08:	20003a40 	.word	0x20003a40

08003f0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003f10:	4b06      	ldr	r3, [pc, #24]	; (8003f2c <SystemInit+0x20>)
 8003f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f16:	4a05      	ldr	r2, [pc, #20]	; (8003f2c <SystemInit+0x20>)
 8003f18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003f20:	bf00      	nop
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	e000ed00 	.word	0xe000ed00

08003f30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003f30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f68 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003f34:	f7ff ffea 	bl	8003f0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003f38:	480c      	ldr	r0, [pc, #48]	; (8003f6c <LoopForever+0x6>)
  ldr r1, =_edata
 8003f3a:	490d      	ldr	r1, [pc, #52]	; (8003f70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003f3c:	4a0d      	ldr	r2, [pc, #52]	; (8003f74 <LoopForever+0xe>)
  movs r3, #0
 8003f3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f40:	e002      	b.n	8003f48 <LoopCopyDataInit>

08003f42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f46:	3304      	adds	r3, #4

08003f48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f4c:	d3f9      	bcc.n	8003f42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f4e:	4a0a      	ldr	r2, [pc, #40]	; (8003f78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003f50:	4c0a      	ldr	r4, [pc, #40]	; (8003f7c <LoopForever+0x16>)
  movs r3, #0
 8003f52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f54:	e001      	b.n	8003f5a <LoopFillZerobss>

08003f56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f58:	3204      	adds	r2, #4

08003f5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f5c:	d3fb      	bcc.n	8003f56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003f5e:	f003 f8f5 	bl	800714c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003f62:	f7fd f9b7 	bl	80012d4 <main>

08003f66 <LoopForever>:

LoopForever:
    b LoopForever
 8003f66:	e7fe      	b.n	8003f66 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003f68:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003f6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f70:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8003f74:	08009a00 	.word	0x08009a00
  ldr r2, =_sbss
 8003f78:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8003f7c:	20003a40 	.word	0x20003a40

08003f80 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003f80:	e7fe      	b.n	8003f80 <ADC1_IRQHandler>

08003f82 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b082      	sub	sp, #8
 8003f86:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f88:	2300      	movs	r3, #0
 8003f8a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f8c:	2003      	movs	r0, #3
 8003f8e:	f001 fa27 	bl	80053e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f92:	200f      	movs	r0, #15
 8003f94:	f000 f80e 	bl	8003fb4 <HAL_InitTick>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d002      	beq.n	8003fa4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	71fb      	strb	r3, [r7, #7]
 8003fa2:	e001      	b.n	8003fa8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003fa4:	f7ff fdf8 	bl	8003b98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003fa8:	79fb      	ldrb	r3, [r7, #7]
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3708      	adds	r7, #8
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
	...

08003fb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003fc0:	4b17      	ldr	r3, [pc, #92]	; (8004020 <HAL_InitTick+0x6c>)
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d023      	beq.n	8004010 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003fc8:	4b16      	ldr	r3, [pc, #88]	; (8004024 <HAL_InitTick+0x70>)
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	4b14      	ldr	r3, [pc, #80]	; (8004020 <HAL_InitTick+0x6c>)
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	4619      	mov	r1, r3
 8003fd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f001 fa25 	bl	800542e <HAL_SYSTICK_Config>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d10f      	bne.n	800400a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2b0f      	cmp	r3, #15
 8003fee:	d809      	bhi.n	8004004 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	6879      	ldr	r1, [r7, #4]
 8003ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff8:	f001 f9fd 	bl	80053f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003ffc:	4a0a      	ldr	r2, [pc, #40]	; (8004028 <HAL_InitTick+0x74>)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6013      	str	r3, [r2, #0]
 8004002:	e007      	b.n	8004014 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	73fb      	strb	r3, [r7, #15]
 8004008:	e004      	b.n	8004014 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	73fb      	strb	r3, [r7, #15]
 800400e:	e001      	b.n	8004014 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004014:	7bfb      	ldrb	r3, [r7, #15]
}
 8004016:	4618      	mov	r0, r3
 8004018:	3710      	adds	r7, #16
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	20000014 	.word	0x20000014
 8004024:	2000000c 	.word	0x2000000c
 8004028:	20000010 	.word	0x20000010

0800402c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800402c:	b480      	push	{r7}
 800402e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004030:	4b06      	ldr	r3, [pc, #24]	; (800404c <HAL_IncTick+0x20>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	461a      	mov	r2, r3
 8004036:	4b06      	ldr	r3, [pc, #24]	; (8004050 <HAL_IncTick+0x24>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4413      	add	r3, r2
 800403c:	4a04      	ldr	r2, [pc, #16]	; (8004050 <HAL_IncTick+0x24>)
 800403e:	6013      	str	r3, [r2, #0]
}
 8004040:	bf00      	nop
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr
 800404a:	bf00      	nop
 800404c:	20000014 	.word	0x20000014
 8004050:	20003a2c 	.word	0x20003a2c

08004054 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0
  return uwTick;
 8004058:	4b03      	ldr	r3, [pc, #12]	; (8004068 <HAL_GetTick+0x14>)
 800405a:	681b      	ldr	r3, [r3, #0]
}
 800405c:	4618      	mov	r0, r3
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	20003a2c 	.word	0x20003a2c

0800406c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b084      	sub	sp, #16
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004074:	f7ff ffee 	bl	8004054 <HAL_GetTick>
 8004078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004084:	d005      	beq.n	8004092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004086:	4b0a      	ldr	r3, [pc, #40]	; (80040b0 <HAL_Delay+0x44>)
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	461a      	mov	r2, r3
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	4413      	add	r3, r2
 8004090:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004092:	bf00      	nop
 8004094:	f7ff ffde 	bl	8004054 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d8f7      	bhi.n	8004094 <HAL_Delay+0x28>
  {
  }
}
 80040a4:	bf00      	nop
 80040a6:	bf00      	nop
 80040a8:	3710      	adds	r7, #16
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	20000014 	.word	0x20000014

080040b4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	431a      	orrs	r2, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	609a      	str	r2, [r3, #8]
}
 80040ce:	bf00      	nop
 80040d0:	370c      	adds	r7, #12
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr

080040da <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80040da:	b480      	push	{r7}
 80040dc:	b083      	sub	sp, #12
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
 80040e2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	431a      	orrs	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	609a      	str	r2, [r3, #8]
}
 80040f4:	bf00      	nop
 80040f6:	370c      	adds	r7, #12
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004110:	4618      	mov	r0, r3
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800411c:	b480      	push	{r7}
 800411e:	b087      	sub	sp, #28
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
 8004128:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	3360      	adds	r3, #96	; 0x60
 800412e:	461a      	mov	r2, r3
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	009b      	lsls	r3, r3, #2
 8004134:	4413      	add	r3, r2
 8004136:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	4b08      	ldr	r3, [pc, #32]	; (8004160 <LL_ADC_SetOffset+0x44>)
 800413e:	4013      	ands	r3, r2
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	4313      	orrs	r3, r2
 800414c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004150:	697b      	ldr	r3, [r7, #20]
 8004152:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004154:	bf00      	nop
 8004156:	371c      	adds	r7, #28
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr
 8004160:	03fff000 	.word	0x03fff000

08004164 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004164:	b480      	push	{r7}
 8004166:	b085      	sub	sp, #20
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	3360      	adds	r3, #96	; 0x60
 8004172:	461a      	mov	r2, r3
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	4413      	add	r3, r2
 800417a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004184:	4618      	mov	r0, r3
 8004186:	3714      	adds	r7, #20
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004190:	b480      	push	{r7}
 8004192:	b087      	sub	sp, #28
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	3360      	adds	r3, #96	; 0x60
 80041a0:	461a      	mov	r2, r3
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	4413      	add	r3, r2
 80041a8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	431a      	orrs	r2, r3
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80041ba:	bf00      	nop
 80041bc:	371c      	adds	r7, #28
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr

080041c6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80041c6:	b480      	push	{r7}
 80041c8:	b087      	sub	sp, #28
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	60f8      	str	r0, [r7, #12]
 80041ce:	60b9      	str	r1, [r7, #8]
 80041d0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	3330      	adds	r3, #48	; 0x30
 80041d6:	461a      	mov	r2, r3
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	0a1b      	lsrs	r3, r3, #8
 80041dc:	009b      	lsls	r3, r3, #2
 80041de:	f003 030c 	and.w	r3, r3, #12
 80041e2:	4413      	add	r3, r2
 80041e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80041e6:	697b      	ldr	r3, [r7, #20]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	f003 031f 	and.w	r3, r3, #31
 80041f0:	211f      	movs	r1, #31
 80041f2:	fa01 f303 	lsl.w	r3, r1, r3
 80041f6:	43db      	mvns	r3, r3
 80041f8:	401a      	ands	r2, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	0e9b      	lsrs	r3, r3, #26
 80041fe:	f003 011f 	and.w	r1, r3, #31
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	f003 031f 	and.w	r3, r3, #31
 8004208:	fa01 f303 	lsl.w	r3, r1, r3
 800420c:	431a      	orrs	r2, r3
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004212:	bf00      	nop
 8004214:	371c      	adds	r7, #28
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr

0800421e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800421e:	b480      	push	{r7}
 8004220:	b087      	sub	sp, #28
 8004222:	af00      	add	r7, sp, #0
 8004224:	60f8      	str	r0, [r7, #12]
 8004226:	60b9      	str	r1, [r7, #8]
 8004228:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	3314      	adds	r3, #20
 800422e:	461a      	mov	r2, r3
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	0e5b      	lsrs	r3, r3, #25
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	f003 0304 	and.w	r3, r3, #4
 800423a:	4413      	add	r3, r2
 800423c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	0d1b      	lsrs	r3, r3, #20
 8004246:	f003 031f 	and.w	r3, r3, #31
 800424a:	2107      	movs	r1, #7
 800424c:	fa01 f303 	lsl.w	r3, r1, r3
 8004250:	43db      	mvns	r3, r3
 8004252:	401a      	ands	r2, r3
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	0d1b      	lsrs	r3, r3, #20
 8004258:	f003 031f 	and.w	r3, r3, #31
 800425c:	6879      	ldr	r1, [r7, #4]
 800425e:	fa01 f303 	lsl.w	r3, r1, r3
 8004262:	431a      	orrs	r2, r3
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004268:	bf00      	nop
 800426a:	371c      	adds	r7, #28
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004274:	b480      	push	{r7}
 8004276:	b085      	sub	sp, #20
 8004278:	af00      	add	r7, sp, #0
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	60b9      	str	r1, [r7, #8]
 800427e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800428c:	43db      	mvns	r3, r3
 800428e:	401a      	ands	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	f003 0318 	and.w	r3, r3, #24
 8004296:	4908      	ldr	r1, [pc, #32]	; (80042b8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004298:	40d9      	lsrs	r1, r3
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	400b      	ands	r3, r1
 800429e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042a2:	431a      	orrs	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80042aa:	bf00      	nop
 80042ac:	3714      	adds	r7, #20
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	0007ffff 	.word	0x0007ffff

080042bc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80042bc:	b480      	push	{r7}
 80042be:	b083      	sub	sp, #12
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	689b      	ldr	r3, [r3, #8]
 80042c8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80042cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	6093      	str	r3, [r2, #8]
}
 80042d4:	bf00      	nop
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80042f4:	d101      	bne.n	80042fa <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80042f6:	2301      	movs	r3, #1
 80042f8:	e000      	b.n	80042fc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80042fa:	2300      	movs	r3, #0
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	370c      	adds	r7, #12
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr

08004308 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004318:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800431c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004340:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004344:	d101      	bne.n	800434a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004346:	2301      	movs	r3, #1
 8004348:	e000      	b.n	800434c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800434a:	2300      	movs	r3, #0
}
 800434c:	4618      	mov	r0, r3
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004368:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800436c:	f043 0201 	orr.w	r2, r3, #1
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004390:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004394:	f043 0202 	orr.w	r2, r3, #2
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800439c:	bf00      	nop
 800439e:	370c      	adds	r7, #12
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b083      	sub	sp, #12
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d101      	bne.n	80043c0 <LL_ADC_IsEnabled+0x18>
 80043bc:	2301      	movs	r3, #1
 80043be:	e000      	b.n	80043c2 <LL_ADC_IsEnabled+0x1a>
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	370c      	adds	r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr

080043ce <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80043ce:	b480      	push	{r7}
 80043d0:	b083      	sub	sp, #12
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d101      	bne.n	80043e6 <LL_ADC_IsDisableOngoing+0x18>
 80043e2:	2301      	movs	r3, #1
 80043e4:	e000      	b.n	80043e8 <LL_ADC_IsDisableOngoing+0x1a>
 80043e6:	2300      	movs	r3, #0
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004404:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004408:	f043 0204 	orr.w	r2, r3, #4
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800441c:	b480      	push	{r7}
 800441e:	b083      	sub	sp, #12
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	f003 0304 	and.w	r3, r3, #4
 800442c:	2b04      	cmp	r3, #4
 800442e:	d101      	bne.n	8004434 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004430:	2301      	movs	r3, #1
 8004432:	e000      	b.n	8004436 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	370c      	adds	r7, #12
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr

08004442 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004442:	b480      	push	{r7}
 8004444:	b083      	sub	sp, #12
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	689b      	ldr	r3, [r3, #8]
 800444e:	f003 0308 	and.w	r3, r3, #8
 8004452:	2b08      	cmp	r3, #8
 8004454:	d101      	bne.n	800445a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004456:	2301      	movs	r3, #1
 8004458:	e000      	b.n	800445c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800445a:	2300      	movs	r3, #0
}
 800445c:	4618      	mov	r0, r3
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b088      	sub	sp, #32
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004470:	2300      	movs	r3, #0
 8004472:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004474:	2300      	movs	r3, #0
 8004476:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e12c      	b.n	80046dc <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	691b      	ldr	r3, [r3, #16]
 8004486:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800448c:	2b00      	cmp	r3, #0
 800448e:	d109      	bne.n	80044a4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	f7ff fba5 	bl	8003be0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7ff ff19 	bl	80042e0 <LL_ADC_IsDeepPowerDownEnabled>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d004      	beq.n	80044be <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7ff feff 	bl	80042bc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	4618      	mov	r0, r3
 80044c4:	f7ff ff34 	bl	8004330 <LL_ADC_IsInternalRegulatorEnabled>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d115      	bne.n	80044fa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7ff ff18 	bl	8004308 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80044d8:	4b82      	ldr	r3, [pc, #520]	; (80046e4 <HAL_ADC_Init+0x27c>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	099b      	lsrs	r3, r3, #6
 80044de:	4a82      	ldr	r2, [pc, #520]	; (80046e8 <HAL_ADC_Init+0x280>)
 80044e0:	fba2 2303 	umull	r2, r3, r2, r3
 80044e4:	099b      	lsrs	r3, r3, #6
 80044e6:	3301      	adds	r3, #1
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80044ec:	e002      	b.n	80044f4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	3b01      	subs	r3, #1
 80044f2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d1f9      	bne.n	80044ee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4618      	mov	r0, r3
 8004500:	f7ff ff16 	bl	8004330 <LL_ADC_IsInternalRegulatorEnabled>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10d      	bne.n	8004526 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450e:	f043 0210 	orr.w	r2, r3, #16
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800451a:	f043 0201 	orr.w	r2, r3, #1
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4618      	mov	r0, r3
 800452c:	f7ff ff76 	bl	800441c <LL_ADC_REG_IsConversionOngoing>
 8004530:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004536:	f003 0310 	and.w	r3, r3, #16
 800453a:	2b00      	cmp	r3, #0
 800453c:	f040 80c5 	bne.w	80046ca <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	2b00      	cmp	r3, #0
 8004544:	f040 80c1 	bne.w	80046ca <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800454c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004550:	f043 0202 	orr.w	r2, r3, #2
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4618      	mov	r0, r3
 800455e:	f7ff ff23 	bl	80043a8 <LL_ADC_IsEnabled>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d10b      	bne.n	8004580 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004568:	4860      	ldr	r0, [pc, #384]	; (80046ec <HAL_ADC_Init+0x284>)
 800456a:	f7ff ff1d 	bl	80043a8 <LL_ADC_IsEnabled>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	d105      	bne.n	8004580 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	4619      	mov	r1, r3
 800457a:	485d      	ldr	r0, [pc, #372]	; (80046f0 <HAL_ADC_Init+0x288>)
 800457c:	f7ff fd9a 	bl	80040b4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	7e5b      	ldrb	r3, [r3, #25]
 8004584:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800458a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8004590:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8004596:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800459e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80045a0:	4313      	orrs	r3, r2
 80045a2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d106      	bne.n	80045bc <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b2:	3b01      	subs	r3, #1
 80045b4:	045b      	lsls	r3, r3, #17
 80045b6:	69ba      	ldr	r2, [r7, #24]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d009      	beq.n	80045d8 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045d0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	68da      	ldr	r2, [r3, #12]
 80045de:	4b45      	ldr	r3, [pc, #276]	; (80046f4 <HAL_ADC_Init+0x28c>)
 80045e0:	4013      	ands	r3, r2
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	6812      	ldr	r2, [r2, #0]
 80045e6:	69b9      	ldr	r1, [r7, #24]
 80045e8:	430b      	orrs	r3, r1
 80045ea:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f7ff ff13 	bl	800441c <LL_ADC_REG_IsConversionOngoing>
 80045f6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7ff ff20 	bl	8004442 <LL_ADC_INJ_IsConversionOngoing>
 8004602:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d13d      	bne.n	8004686 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d13a      	bne.n	8004686 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004614:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800461c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800461e:	4313      	orrs	r3, r2
 8004620:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800462c:	f023 0302 	bic.w	r3, r3, #2
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	6812      	ldr	r2, [r2, #0]
 8004634:	69b9      	ldr	r1, [r7, #24]
 8004636:	430b      	orrs	r3, r1
 8004638:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004640:	2b01      	cmp	r3, #1
 8004642:	d118      	bne.n	8004676 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800464e:	f023 0304 	bic.w	r3, r3, #4
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800465a:	4311      	orrs	r1, r2
 800465c:	687a      	ldr	r2, [r7, #4]
 800465e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004660:	4311      	orrs	r1, r2
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004666:	430a      	orrs	r2, r1
 8004668:	431a      	orrs	r2, r3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 0201 	orr.w	r2, r2, #1
 8004672:	611a      	str	r2, [r3, #16]
 8004674:	e007      	b.n	8004686 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	691a      	ldr	r2, [r3, #16]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f022 0201 	bic.w	r2, r2, #1
 8004684:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d10c      	bne.n	80046a8 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004694:	f023 010f 	bic.w	r1, r3, #15
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	1e5a      	subs	r2, r3, #1
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	430a      	orrs	r2, r1
 80046a4:	631a      	str	r2, [r3, #48]	; 0x30
 80046a6:	e007      	b.n	80046b8 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f022 020f 	bic.w	r2, r2, #15
 80046b6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046bc:	f023 0303 	bic.w	r3, r3, #3
 80046c0:	f043 0201 	orr.w	r2, r3, #1
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	655a      	str	r2, [r3, #84]	; 0x54
 80046c8:	e007      	b.n	80046da <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ce:	f043 0210 	orr.w	r2, r3, #16
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80046d6:	2301      	movs	r3, #1
 80046d8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80046da:	7ffb      	ldrb	r3, [r7, #31]
}
 80046dc:	4618      	mov	r0, r3
 80046de:	3720      	adds	r7, #32
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	2000000c 	.word	0x2000000c
 80046e8:	053e2d63 	.word	0x053e2d63
 80046ec:	50040000 	.word	0x50040000
 80046f0:	50040300 	.word	0x50040300
 80046f4:	fff0c007 	.word	0xfff0c007

080046f8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b084      	sub	sp, #16
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4618      	mov	r0, r3
 8004706:	f7ff fe89 	bl	800441c <LL_ADC_REG_IsConversionOngoing>
 800470a:	4603      	mov	r3, r0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d14f      	bne.n	80047b0 <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004716:	2b01      	cmp	r3, #1
 8004718:	d101      	bne.n	800471e <HAL_ADC_Start+0x26>
 800471a:	2302      	movs	r3, #2
 800471c:	e04b      	b.n	80047b6 <HAL_ADC_Start+0xbe>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2201      	movs	r2, #1
 8004722:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 fc36 	bl	8004f98 <ADC_Enable>
 800472c:	4603      	mov	r3, r0
 800472e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004730:	7bfb      	ldrb	r3, [r7, #15]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d137      	bne.n	80047a6 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800473a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800473e:	f023 0301 	bic.w	r3, r3, #1
 8004742:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800474e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004752:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004756:	d106      	bne.n	8004766 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800475c:	f023 0206 	bic.w	r2, r3, #6
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	659a      	str	r2, [r3, #88]	; 0x58
 8004764:	e002      	b.n	800476c <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	221c      	movs	r2, #28
 8004772:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d007      	beq.n	800479a <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800478e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004792:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	655a      	str	r2, [r3, #84]	; 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4618      	mov	r0, r3
 80047a0:	f7ff fe28 	bl	80043f4 <LL_ADC_REG_StartConversion>
 80047a4:	e006      	b.n	80047b4 <HAL_ADC_Start+0xbc>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80047ae:	e001      	b.n	80047b4 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80047b0:	2302      	movs	r3, #2
 80047b2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80047b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3710      	adds	r7, #16
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80047be:	b480      	push	{r7}
 80047c0:	b083      	sub	sp, #12
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr

080047d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b0b6      	sub	sp, #216	; 0xd8
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80047e2:	2300      	movs	r3, #0
 80047e4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80047e8:	2300      	movs	r3, #0
 80047ea:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d101      	bne.n	80047fa <HAL_ADC_ConfigChannel+0x22>
 80047f6:	2302      	movs	r3, #2
 80047f8:	e3b9      	b.n	8004f6e <HAL_ADC_ConfigChannel+0x796>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	2201      	movs	r2, #1
 80047fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4618      	mov	r0, r3
 8004808:	f7ff fe08 	bl	800441c <LL_ADC_REG_IsConversionOngoing>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	f040 839e 	bne.w	8004f50 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	2b05      	cmp	r3, #5
 800481a:	d824      	bhi.n	8004866 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	685b      	ldr	r3, [r3, #4]
 8004820:	3b02      	subs	r3, #2
 8004822:	2b03      	cmp	r3, #3
 8004824:	d81b      	bhi.n	800485e <HAL_ADC_ConfigChannel+0x86>
 8004826:	a201      	add	r2, pc, #4	; (adr r2, 800482c <HAL_ADC_ConfigChannel+0x54>)
 8004828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800482c:	0800483d 	.word	0x0800483d
 8004830:	08004845 	.word	0x08004845
 8004834:	0800484d 	.word	0x0800484d
 8004838:	08004855 	.word	0x08004855
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	220c      	movs	r2, #12
 8004840:	605a      	str	r2, [r3, #4]
          break;
 8004842:	e011      	b.n	8004868 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	2212      	movs	r2, #18
 8004848:	605a      	str	r2, [r3, #4]
          break;
 800484a:	e00d      	b.n	8004868 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	2218      	movs	r2, #24
 8004850:	605a      	str	r2, [r3, #4]
          break;
 8004852:	e009      	b.n	8004868 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	f44f 7280 	mov.w	r2, #256	; 0x100
 800485a:	605a      	str	r2, [r3, #4]
          break;
 800485c:	e004      	b.n	8004868 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	2206      	movs	r2, #6
 8004862:	605a      	str	r2, [r3, #4]
          break;
 8004864:	e000      	b.n	8004868 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8004866:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6818      	ldr	r0, [r3, #0]
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	6859      	ldr	r1, [r3, #4]
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	461a      	mov	r2, r3
 8004876:	f7ff fca6 	bl	80041c6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4618      	mov	r0, r3
 8004880:	f7ff fdcc 	bl	800441c <LL_ADC_REG_IsConversionOngoing>
 8004884:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4618      	mov	r0, r3
 800488e:	f7ff fdd8 	bl	8004442 <LL_ADC_INJ_IsConversionOngoing>
 8004892:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004896:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800489a:	2b00      	cmp	r3, #0
 800489c:	f040 81a6 	bne.w	8004bec <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80048a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	f040 81a1 	bne.w	8004bec <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6818      	ldr	r0, [r3, #0]
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	6819      	ldr	r1, [r3, #0]
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	461a      	mov	r2, r3
 80048b8:	f7ff fcb1 	bl	800421e <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	695a      	ldr	r2, [r3, #20]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	08db      	lsrs	r3, r3, #3
 80048c8:	f003 0303 	and.w	r3, r3, #3
 80048cc:	005b      	lsls	r3, r3, #1
 80048ce:	fa02 f303 	lsl.w	r3, r2, r3
 80048d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	691b      	ldr	r3, [r3, #16]
 80048da:	2b04      	cmp	r3, #4
 80048dc:	d00a      	beq.n	80048f4 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6818      	ldr	r0, [r3, #0]
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	6919      	ldr	r1, [r3, #16]
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80048ee:	f7ff fc15 	bl	800411c <LL_ADC_SetOffset>
 80048f2:	e17b      	b.n	8004bec <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2100      	movs	r1, #0
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7ff fc32 	bl	8004164 <LL_ADC_GetOffsetChannel>
 8004900:	4603      	mov	r3, r0
 8004902:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004906:	2b00      	cmp	r3, #0
 8004908:	d10a      	bne.n	8004920 <HAL_ADC_ConfigChannel+0x148>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2100      	movs	r1, #0
 8004910:	4618      	mov	r0, r3
 8004912:	f7ff fc27 	bl	8004164 <LL_ADC_GetOffsetChannel>
 8004916:	4603      	mov	r3, r0
 8004918:	0e9b      	lsrs	r3, r3, #26
 800491a:	f003 021f 	and.w	r2, r3, #31
 800491e:	e01e      	b.n	800495e <HAL_ADC_ConfigChannel+0x186>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2100      	movs	r1, #0
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff fc1c 	bl	8004164 <LL_ADC_GetOffsetChannel>
 800492c:	4603      	mov	r3, r0
 800492e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004932:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004936:	fa93 f3a3 	rbit	r3, r3
 800493a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800493e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004942:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004946:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d101      	bne.n	8004952 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800494e:	2320      	movs	r3, #32
 8004950:	e004      	b.n	800495c <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8004952:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004956:	fab3 f383 	clz	r3, r3
 800495a:	b2db      	uxtb	r3, r3
 800495c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004966:	2b00      	cmp	r3, #0
 8004968:	d105      	bne.n	8004976 <HAL_ADC_ConfigChannel+0x19e>
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	0e9b      	lsrs	r3, r3, #26
 8004970:	f003 031f 	and.w	r3, r3, #31
 8004974:	e018      	b.n	80049a8 <HAL_ADC_ConfigChannel+0x1d0>
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800497e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004982:	fa93 f3a3 	rbit	r3, r3
 8004986:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800498a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800498e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8004992:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800499a:	2320      	movs	r3, #32
 800499c:	e004      	b.n	80049a8 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800499e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80049a2:	fab3 f383 	clz	r3, r3
 80049a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80049a8:	429a      	cmp	r2, r3
 80049aa:	d106      	bne.n	80049ba <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2200      	movs	r2, #0
 80049b2:	2100      	movs	r1, #0
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7ff fbeb 	bl	8004190 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2101      	movs	r1, #1
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7ff fbcf 	bl	8004164 <LL_ADC_GetOffsetChannel>
 80049c6:	4603      	mov	r3, r0
 80049c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d10a      	bne.n	80049e6 <HAL_ADC_ConfigChannel+0x20e>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	2101      	movs	r1, #1
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7ff fbc4 	bl	8004164 <LL_ADC_GetOffsetChannel>
 80049dc:	4603      	mov	r3, r0
 80049de:	0e9b      	lsrs	r3, r3, #26
 80049e0:	f003 021f 	and.w	r2, r3, #31
 80049e4:	e01e      	b.n	8004a24 <HAL_ADC_ConfigChannel+0x24c>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2101      	movs	r1, #1
 80049ec:	4618      	mov	r0, r3
 80049ee:	f7ff fbb9 	bl	8004164 <LL_ADC_GetOffsetChannel>
 80049f2:	4603      	mov	r3, r0
 80049f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049f8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80049fc:	fa93 f3a3 	rbit	r3, r3
 8004a00:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8004a04:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004a08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8004a0c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d101      	bne.n	8004a18 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8004a14:	2320      	movs	r3, #32
 8004a16:	e004      	b.n	8004a22 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8004a18:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004a1c:	fab3 f383 	clz	r3, r3
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d105      	bne.n	8004a3c <HAL_ADC_ConfigChannel+0x264>
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	0e9b      	lsrs	r3, r3, #26
 8004a36:	f003 031f 	and.w	r3, r3, #31
 8004a3a:	e018      	b.n	8004a6e <HAL_ADC_ConfigChannel+0x296>
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a44:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004a48:	fa93 f3a3 	rbit	r3, r3
 8004a4c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8004a50:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004a54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8004a58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8004a60:	2320      	movs	r3, #32
 8004a62:	e004      	b.n	8004a6e <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8004a64:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004a68:	fab3 f383 	clz	r3, r3
 8004a6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d106      	bne.n	8004a80 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2200      	movs	r2, #0
 8004a78:	2101      	movs	r1, #1
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7ff fb88 	bl	8004190 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	2102      	movs	r1, #2
 8004a86:	4618      	mov	r0, r3
 8004a88:	f7ff fb6c 	bl	8004164 <LL_ADC_GetOffsetChannel>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d10a      	bne.n	8004aac <HAL_ADC_ConfigChannel+0x2d4>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	2102      	movs	r1, #2
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7ff fb61 	bl	8004164 <LL_ADC_GetOffsetChannel>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	0e9b      	lsrs	r3, r3, #26
 8004aa6:	f003 021f 	and.w	r2, r3, #31
 8004aaa:	e01e      	b.n	8004aea <HAL_ADC_ConfigChannel+0x312>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2102      	movs	r1, #2
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7ff fb56 	bl	8004164 <LL_ADC_GetOffsetChannel>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004abe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004ac2:	fa93 f3a3 	rbit	r3, r3
 8004ac6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8004aca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ace:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8004ad2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d101      	bne.n	8004ade <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8004ada:	2320      	movs	r3, #32
 8004adc:	e004      	b.n	8004ae8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004ade:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004ae2:	fab3 f383 	clz	r3, r3
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d105      	bne.n	8004b02 <HAL_ADC_ConfigChannel+0x32a>
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	0e9b      	lsrs	r3, r3, #26
 8004afc:	f003 031f 	and.w	r3, r3, #31
 8004b00:	e016      	b.n	8004b30 <HAL_ADC_ConfigChannel+0x358>
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004b0e:	fa93 f3a3 	rbit	r3, r3
 8004b12:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8004b14:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004b16:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8004b1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d101      	bne.n	8004b26 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8004b22:	2320      	movs	r3, #32
 8004b24:	e004      	b.n	8004b30 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8004b26:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b2a:	fab3 f383 	clz	r3, r3
 8004b2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d106      	bne.n	8004b42 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	2200      	movs	r2, #0
 8004b3a:	2102      	movs	r1, #2
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f7ff fb27 	bl	8004190 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2103      	movs	r1, #3
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f7ff fb0b 	bl	8004164 <LL_ADC_GetOffsetChannel>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d10a      	bne.n	8004b6e <HAL_ADC_ConfigChannel+0x396>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2103      	movs	r1, #3
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f7ff fb00 	bl	8004164 <LL_ADC_GetOffsetChannel>
 8004b64:	4603      	mov	r3, r0
 8004b66:	0e9b      	lsrs	r3, r3, #26
 8004b68:	f003 021f 	and.w	r2, r3, #31
 8004b6c:	e017      	b.n	8004b9e <HAL_ADC_ConfigChannel+0x3c6>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2103      	movs	r1, #3
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff faf5 	bl	8004164 <LL_ADC_GetOffsetChannel>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004b80:	fa93 f3a3 	rbit	r3, r3
 8004b84:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004b86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b88:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8004b8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d101      	bne.n	8004b94 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8004b90:	2320      	movs	r3, #32
 8004b92:	e003      	b.n	8004b9c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8004b94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004b96:	fab3 f383 	clz	r3, r3
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d105      	bne.n	8004bb6 <HAL_ADC_ConfigChannel+0x3de>
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	0e9b      	lsrs	r3, r3, #26
 8004bb0:	f003 031f 	and.w	r3, r3, #31
 8004bb4:	e011      	b.n	8004bda <HAL_ADC_ConfigChannel+0x402>
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bbc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004bbe:	fa93 f3a3 	rbit	r3, r3
 8004bc2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004bc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004bc6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8004bc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d101      	bne.n	8004bd2 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8004bce:	2320      	movs	r3, #32
 8004bd0:	e003      	b.n	8004bda <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8004bd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bd4:	fab3 f383 	clz	r3, r3
 8004bd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d106      	bne.n	8004bec <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2200      	movs	r2, #0
 8004be4:	2103      	movs	r1, #3
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7ff fad2 	bl	8004190 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7ff fbd9 	bl	80043a8 <LL_ADC_IsEnabled>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	f040 813f 	bne.w	8004e7c <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6818      	ldr	r0, [r3, #0]
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	6819      	ldr	r1, [r3, #0]
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	f7ff fb32 	bl	8004274 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	68db      	ldr	r3, [r3, #12]
 8004c14:	4a8e      	ldr	r2, [pc, #568]	; (8004e50 <HAL_ADC_ConfigChannel+0x678>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	f040 8130 	bne.w	8004e7c <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d10b      	bne.n	8004c44 <HAL_ADC_ConfigChannel+0x46c>
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	0e9b      	lsrs	r3, r3, #26
 8004c32:	3301      	adds	r3, #1
 8004c34:	f003 031f 	and.w	r3, r3, #31
 8004c38:	2b09      	cmp	r3, #9
 8004c3a:	bf94      	ite	ls
 8004c3c:	2301      	movls	r3, #1
 8004c3e:	2300      	movhi	r3, #0
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	e019      	b.n	8004c78 <HAL_ADC_ConfigChannel+0x4a0>
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c4c:	fa93 f3a3 	rbit	r3, r3
 8004c50:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8004c52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004c54:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8004c56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d101      	bne.n	8004c60 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8004c5c:	2320      	movs	r3, #32
 8004c5e:	e003      	b.n	8004c68 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8004c60:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c62:	fab3 f383 	clz	r3, r3
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	3301      	adds	r3, #1
 8004c6a:	f003 031f 	and.w	r3, r3, #31
 8004c6e:	2b09      	cmp	r3, #9
 8004c70:	bf94      	ite	ls
 8004c72:	2301      	movls	r3, #1
 8004c74:	2300      	movhi	r3, #0
 8004c76:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d079      	beq.n	8004d70 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d107      	bne.n	8004c98 <HAL_ADC_ConfigChannel+0x4c0>
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	0e9b      	lsrs	r3, r3, #26
 8004c8e:	3301      	adds	r3, #1
 8004c90:	069b      	lsls	r3, r3, #26
 8004c92:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004c96:	e015      	b.n	8004cc4 <HAL_ADC_ConfigChannel+0x4ec>
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ca0:	fa93 f3a3 	rbit	r3, r3
 8004ca4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004ca6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004ca8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8004caa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d101      	bne.n	8004cb4 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8004cb0:	2320      	movs	r3, #32
 8004cb2:	e003      	b.n	8004cbc <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8004cb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cb6:	fab3 f383 	clz	r3, r3
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	069b      	lsls	r3, r3, #26
 8004cc0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d109      	bne.n	8004ce4 <HAL_ADC_ConfigChannel+0x50c>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	0e9b      	lsrs	r3, r3, #26
 8004cd6:	3301      	adds	r3, #1
 8004cd8:	f003 031f 	and.w	r3, r3, #31
 8004cdc:	2101      	movs	r1, #1
 8004cde:	fa01 f303 	lsl.w	r3, r1, r3
 8004ce2:	e017      	b.n	8004d14 <HAL_ADC_ConfigChannel+0x53c>
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cec:	fa93 f3a3 	rbit	r3, r3
 8004cf0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004cf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004cf4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004cf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8004cfc:	2320      	movs	r3, #32
 8004cfe:	e003      	b.n	8004d08 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8004d00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004d02:	fab3 f383 	clz	r3, r3
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	3301      	adds	r3, #1
 8004d0a:	f003 031f 	and.w	r3, r3, #31
 8004d0e:	2101      	movs	r1, #1
 8004d10:	fa01 f303 	lsl.w	r3, r1, r3
 8004d14:	ea42 0103 	orr.w	r1, r2, r3
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10a      	bne.n	8004d3a <HAL_ADC_ConfigChannel+0x562>
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	0e9b      	lsrs	r3, r3, #26
 8004d2a:	3301      	adds	r3, #1
 8004d2c:	f003 021f 	and.w	r2, r3, #31
 8004d30:	4613      	mov	r3, r2
 8004d32:	005b      	lsls	r3, r3, #1
 8004d34:	4413      	add	r3, r2
 8004d36:	051b      	lsls	r3, r3, #20
 8004d38:	e018      	b.n	8004d6c <HAL_ADC_ConfigChannel+0x594>
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d42:	fa93 f3a3 	rbit	r3, r3
 8004d46:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8004d4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d101      	bne.n	8004d56 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8004d52:	2320      	movs	r3, #32
 8004d54:	e003      	b.n	8004d5e <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8004d56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d58:	fab3 f383 	clz	r3, r3
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	3301      	adds	r3, #1
 8004d60:	f003 021f 	and.w	r2, r3, #31
 8004d64:	4613      	mov	r3, r2
 8004d66:	005b      	lsls	r3, r3, #1
 8004d68:	4413      	add	r3, r2
 8004d6a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d6c:	430b      	orrs	r3, r1
 8004d6e:	e080      	b.n	8004e72 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d107      	bne.n	8004d8c <HAL_ADC_ConfigChannel+0x5b4>
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	0e9b      	lsrs	r3, r3, #26
 8004d82:	3301      	adds	r3, #1
 8004d84:	069b      	lsls	r3, r3, #26
 8004d86:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004d8a:	e015      	b.n	8004db8 <HAL_ADC_ConfigChannel+0x5e0>
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d94:	fa93 f3a3 	rbit	r3, r3
 8004d98:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d9c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8004d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d101      	bne.n	8004da8 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8004da4:	2320      	movs	r3, #32
 8004da6:	e003      	b.n	8004db0 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8004da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004daa:	fab3 f383 	clz	r3, r3
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	3301      	adds	r3, #1
 8004db2:	069b      	lsls	r3, r3, #26
 8004db4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d109      	bne.n	8004dd8 <HAL_ADC_ConfigChannel+0x600>
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	0e9b      	lsrs	r3, r3, #26
 8004dca:	3301      	adds	r3, #1
 8004dcc:	f003 031f 	and.w	r3, r3, #31
 8004dd0:	2101      	movs	r1, #1
 8004dd2:	fa01 f303 	lsl.w	r3, r1, r3
 8004dd6:	e017      	b.n	8004e08 <HAL_ADC_ConfigChannel+0x630>
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dde:	6a3b      	ldr	r3, [r7, #32]
 8004de0:	fa93 f3a3 	rbit	r3, r3
 8004de4:	61fb      	str	r3, [r7, #28]
  return result;
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8004dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d101      	bne.n	8004df4 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8004df0:	2320      	movs	r3, #32
 8004df2:	e003      	b.n	8004dfc <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	fab3 f383 	clz	r3, r3
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	3301      	adds	r3, #1
 8004dfe:	f003 031f 	and.w	r3, r3, #31
 8004e02:	2101      	movs	r1, #1
 8004e04:	fa01 f303 	lsl.w	r3, r1, r3
 8004e08:	ea42 0103 	orr.w	r1, r2, r3
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10d      	bne.n	8004e34 <HAL_ADC_ConfigChannel+0x65c>
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	0e9b      	lsrs	r3, r3, #26
 8004e1e:	3301      	adds	r3, #1
 8004e20:	f003 021f 	and.w	r2, r3, #31
 8004e24:	4613      	mov	r3, r2
 8004e26:	005b      	lsls	r3, r3, #1
 8004e28:	4413      	add	r3, r2
 8004e2a:	3b1e      	subs	r3, #30
 8004e2c:	051b      	lsls	r3, r3, #20
 8004e2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004e32:	e01d      	b.n	8004e70 <HAL_ADC_ConfigChannel+0x698>
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	fa93 f3a3 	rbit	r3, r3
 8004e40:	613b      	str	r3, [r7, #16]
  return result;
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d103      	bne.n	8004e54 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8004e4c:	2320      	movs	r3, #32
 8004e4e:	e005      	b.n	8004e5c <HAL_ADC_ConfigChannel+0x684>
 8004e50:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	fab3 f383 	clz	r3, r3
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	3301      	adds	r3, #1
 8004e5e:	f003 021f 	and.w	r2, r3, #31
 8004e62:	4613      	mov	r3, r2
 8004e64:	005b      	lsls	r3, r3, #1
 8004e66:	4413      	add	r3, r2
 8004e68:	3b1e      	subs	r3, #30
 8004e6a:	051b      	lsls	r3, r3, #20
 8004e6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e70:	430b      	orrs	r3, r1
 8004e72:	683a      	ldr	r2, [r7, #0]
 8004e74:	6892      	ldr	r2, [r2, #8]
 8004e76:	4619      	mov	r1, r3
 8004e78:	f7ff f9d1 	bl	800421e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	681a      	ldr	r2, [r3, #0]
 8004e80:	4b3d      	ldr	r3, [pc, #244]	; (8004f78 <HAL_ADC_ConfigChannel+0x7a0>)
 8004e82:	4013      	ands	r3, r2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d06c      	beq.n	8004f62 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004e88:	483c      	ldr	r0, [pc, #240]	; (8004f7c <HAL_ADC_ConfigChannel+0x7a4>)
 8004e8a:	f7ff f939 	bl	8004100 <LL_ADC_GetCommonPathInternalCh>
 8004e8e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a3a      	ldr	r2, [pc, #232]	; (8004f80 <HAL_ADC_ConfigChannel+0x7a8>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d127      	bne.n	8004eec <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004e9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004ea0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d121      	bne.n	8004eec <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a35      	ldr	r2, [pc, #212]	; (8004f84 <HAL_ADC_ConfigChannel+0x7ac>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d157      	bne.n	8004f62 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004eb2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004eb6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004eba:	4619      	mov	r1, r3
 8004ebc:	482f      	ldr	r0, [pc, #188]	; (8004f7c <HAL_ADC_ConfigChannel+0x7a4>)
 8004ebe:	f7ff f90c 	bl	80040da <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004ec2:	4b31      	ldr	r3, [pc, #196]	; (8004f88 <HAL_ADC_ConfigChannel+0x7b0>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	099b      	lsrs	r3, r3, #6
 8004ec8:	4a30      	ldr	r2, [pc, #192]	; (8004f8c <HAL_ADC_ConfigChannel+0x7b4>)
 8004eca:	fba2 2303 	umull	r2, r3, r2, r3
 8004ece:	099b      	lsrs	r3, r3, #6
 8004ed0:	1c5a      	adds	r2, r3, #1
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	005b      	lsls	r3, r3, #1
 8004ed6:	4413      	add	r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004edc:	e002      	b.n	8004ee4 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	3b01      	subs	r3, #1
 8004ee2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1f9      	bne.n	8004ede <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004eea:	e03a      	b.n	8004f62 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a27      	ldr	r2, [pc, #156]	; (8004f90 <HAL_ADC_ConfigChannel+0x7b8>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d113      	bne.n	8004f1e <HAL_ADC_ConfigChannel+0x746>
 8004ef6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004efa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10d      	bne.n	8004f1e <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a1f      	ldr	r2, [pc, #124]	; (8004f84 <HAL_ADC_ConfigChannel+0x7ac>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d12a      	bne.n	8004f62 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004f10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004f14:	4619      	mov	r1, r3
 8004f16:	4819      	ldr	r0, [pc, #100]	; (8004f7c <HAL_ADC_ConfigChannel+0x7a4>)
 8004f18:	f7ff f8df 	bl	80040da <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004f1c:	e021      	b.n	8004f62 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a1c      	ldr	r2, [pc, #112]	; (8004f94 <HAL_ADC_ConfigChannel+0x7bc>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	d11c      	bne.n	8004f62 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004f28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004f2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d116      	bne.n	8004f62 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a12      	ldr	r2, [pc, #72]	; (8004f84 <HAL_ADC_ConfigChannel+0x7ac>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d111      	bne.n	8004f62 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004f3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004f42:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004f46:	4619      	mov	r1, r3
 8004f48:	480c      	ldr	r0, [pc, #48]	; (8004f7c <HAL_ADC_ConfigChannel+0x7a4>)
 8004f4a:	f7ff f8c6 	bl	80040da <LL_ADC_SetCommonPathInternalCh>
 8004f4e:	e008      	b.n	8004f62 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f54:	f043 0220 	orr.w	r2, r3, #32
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004f6a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	37d8      	adds	r7, #216	; 0xd8
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	80080000 	.word	0x80080000
 8004f7c:	50040300 	.word	0x50040300
 8004f80:	c7520000 	.word	0xc7520000
 8004f84:	50040000 	.word	0x50040000
 8004f88:	2000000c 	.word	0x2000000c
 8004f8c:	053e2d63 	.word	0x053e2d63
 8004f90:	cb840000 	.word	0xcb840000
 8004f94:	80000001 	.word	0x80000001

08004f98 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7ff f9fd 	bl	80043a8 <LL_ADC_IsEnabled>
 8004fae:	4603      	mov	r3, r0
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d169      	bne.n	8005088 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	4b36      	ldr	r3, [pc, #216]	; (8005094 <ADC_Enable+0xfc>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d00d      	beq.n	8004fde <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fc6:	f043 0210 	orr.w	r2, r3, #16
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fd2:	f043 0201 	orr.w	r2, r3, #1
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	e055      	b.n	800508a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f7ff f9b8 	bl	8004358 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8004fe8:	482b      	ldr	r0, [pc, #172]	; (8005098 <ADC_Enable+0x100>)
 8004fea:	f7ff f889 	bl	8004100 <LL_ADC_GetCommonPathInternalCh>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d013      	beq.n	8005020 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004ff8:	4b28      	ldr	r3, [pc, #160]	; (800509c <ADC_Enable+0x104>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	099b      	lsrs	r3, r3, #6
 8004ffe:	4a28      	ldr	r2, [pc, #160]	; (80050a0 <ADC_Enable+0x108>)
 8005000:	fba2 2303 	umull	r2, r3, r2, r3
 8005004:	099b      	lsrs	r3, r3, #6
 8005006:	1c5a      	adds	r2, r3, #1
 8005008:	4613      	mov	r3, r2
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	4413      	add	r3, r2
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8005012:	e002      	b.n	800501a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	3b01      	subs	r3, #1
 8005018:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d1f9      	bne.n	8005014 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005020:	f7ff f818 	bl	8004054 <HAL_GetTick>
 8005024:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005026:	e028      	b.n	800507a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4618      	mov	r0, r3
 800502e:	f7ff f9bb 	bl	80043a8 <LL_ADC_IsEnabled>
 8005032:	4603      	mov	r3, r0
 8005034:	2b00      	cmp	r3, #0
 8005036:	d104      	bne.n	8005042 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4618      	mov	r0, r3
 800503e:	f7ff f98b 	bl	8004358 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005042:	f7ff f807 	bl	8004054 <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	2b02      	cmp	r3, #2
 800504e:	d914      	bls.n	800507a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	2b01      	cmp	r3, #1
 800505c:	d00d      	beq.n	800507a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005062:	f043 0210 	orr.w	r2, r3, #16
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800506e:	f043 0201 	orr.w	r2, r3, #1
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e007      	b.n	800508a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 0301 	and.w	r3, r3, #1
 8005084:	2b01      	cmp	r3, #1
 8005086:	d1cf      	bne.n	8005028 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005088:	2300      	movs	r3, #0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	8000003f 	.word	0x8000003f
 8005098:	50040300 	.word	0x50040300
 800509c:	2000000c 	.word	0x2000000c
 80050a0:	053e2d63 	.word	0x053e2d63

080050a4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4618      	mov	r0, r3
 80050b2:	f7ff f98c 	bl	80043ce <LL_ADC_IsDisableOngoing>
 80050b6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4618      	mov	r0, r3
 80050be:	f7ff f973 	bl	80043a8 <LL_ADC_IsEnabled>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d047      	beq.n	8005158 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d144      	bne.n	8005158 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	689b      	ldr	r3, [r3, #8]
 80050d4:	f003 030d 	and.w	r3, r3, #13
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d10c      	bne.n	80050f6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4618      	mov	r0, r3
 80050e2:	f7ff f94d 	bl	8004380 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2203      	movs	r2, #3
 80050ec:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80050ee:	f7fe ffb1 	bl	8004054 <HAL_GetTick>
 80050f2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80050f4:	e029      	b.n	800514a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050fa:	f043 0210 	orr.w	r2, r3, #16
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005106:	f043 0201 	orr.w	r2, r3, #1
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e023      	b.n	800515a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005112:	f7fe ff9f 	bl	8004054 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	2b02      	cmp	r3, #2
 800511e:	d914      	bls.n	800514a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f003 0301 	and.w	r3, r3, #1
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00d      	beq.n	800514a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005132:	f043 0210 	orr.w	r2, r3, #16
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800513e:	f043 0201 	orr.w	r2, r3, #1
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e007      	b.n	800515a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	f003 0301 	and.w	r3, r3, #1
 8005154:	2b00      	cmp	r3, #0
 8005156:	d1dc      	bne.n	8005112 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3710      	adds	r7, #16
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}

08005162 <LL_ADC_StartCalibration>:
{
 8005162:	b480      	push	{r7}
 8005164:	b083      	sub	sp, #12
 8005166:	af00      	add	r7, sp, #0
 8005168:	6078      	str	r0, [r7, #4]
 800516a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005174:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005178:	683a      	ldr	r2, [r7, #0]
 800517a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800517e:	4313      	orrs	r3, r2
 8005180:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	609a      	str	r2, [r3, #8]
}
 8005188:	bf00      	nop
 800518a:	370c      	adds	r7, #12
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <LL_ADC_IsCalibrationOnGoing>:
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80051a4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80051a8:	d101      	bne.n	80051ae <LL_ADC_IsCalibrationOnGoing+0x1a>
 80051aa:	2301      	movs	r3, #1
 80051ac:	e000      	b.n	80051b0 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	370c      	adds	r7, #12
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80051bc:	b580      	push	{r7, lr}
 80051be:	b084      	sub	sp, #16
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80051c6:	2300      	movs	r3, #0
 80051c8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d101      	bne.n	80051d8 <HAL_ADCEx_Calibration_Start+0x1c>
 80051d4:	2302      	movs	r3, #2
 80051d6:	e04d      	b.n	8005274 <HAL_ADCEx_Calibration_Start+0xb8>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f7ff ff5f 	bl	80050a4 <ADC_Disable>
 80051e6:	4603      	mov	r3, r0
 80051e8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80051ea:	7bfb      	ldrb	r3, [r7, #15]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d136      	bne.n	800525e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051f4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80051f8:	f023 0302 	bic.w	r3, r3, #2
 80051fc:	f043 0202 	orr.w	r2, r3, #2
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	6839      	ldr	r1, [r7, #0]
 800520a:	4618      	mov	r0, r3
 800520c:	f7ff ffa9 	bl	8005162 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005210:	e014      	b.n	800523c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	3301      	adds	r3, #1
 8005216:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 800521e:	d30d      	bcc.n	800523c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005224:	f023 0312 	bic.w	r3, r3, #18
 8005228:	f043 0210 	orr.w	r2, r3, #16
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e01b      	b.n	8005274 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	4618      	mov	r0, r3
 8005242:	f7ff ffa7 	bl	8005194 <LL_ADC_IsCalibrationOnGoing>
 8005246:	4603      	mov	r3, r0
 8005248:	2b00      	cmp	r3, #0
 800524a:	d1e2      	bne.n	8005212 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005250:	f023 0303 	bic.w	r3, r3, #3
 8005254:	f043 0201 	orr.w	r2, r3, #1
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	655a      	str	r2, [r3, #84]	; 0x54
 800525c:	e005      	b.n	800526a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005262:	f043 0210 	orr.w	r2, r3, #16
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005272:	7bfb      	ldrb	r3, [r7, #15]
}
 8005274:	4618      	mov	r0, r3
 8005276:	3710      	adds	r7, #16
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800527c:	b480      	push	{r7}
 800527e:	b085      	sub	sp, #20
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f003 0307 	and.w	r3, r3, #7
 800528a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800528c:	4b0c      	ldr	r3, [pc, #48]	; (80052c0 <__NVIC_SetPriorityGrouping+0x44>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005298:	4013      	ands	r3, r2
 800529a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80052a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80052a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80052ae:	4a04      	ldr	r2, [pc, #16]	; (80052c0 <__NVIC_SetPriorityGrouping+0x44>)
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	60d3      	str	r3, [r2, #12]
}
 80052b4:	bf00      	nop
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr
 80052c0:	e000ed00 	.word	0xe000ed00

080052c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80052c4:	b480      	push	{r7}
 80052c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80052c8:	4b04      	ldr	r3, [pc, #16]	; (80052dc <__NVIC_GetPriorityGrouping+0x18>)
 80052ca:	68db      	ldr	r3, [r3, #12]
 80052cc:	0a1b      	lsrs	r3, r3, #8
 80052ce:	f003 0307 	and.w	r3, r3, #7
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr
 80052dc:	e000ed00 	.word	0xe000ed00

080052e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	4603      	mov	r3, r0
 80052e8:	6039      	str	r1, [r7, #0]
 80052ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80052ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	db0a      	blt.n	800530a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	b2da      	uxtb	r2, r3
 80052f8:	490c      	ldr	r1, [pc, #48]	; (800532c <__NVIC_SetPriority+0x4c>)
 80052fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80052fe:	0112      	lsls	r2, r2, #4
 8005300:	b2d2      	uxtb	r2, r2
 8005302:	440b      	add	r3, r1
 8005304:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005308:	e00a      	b.n	8005320 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	b2da      	uxtb	r2, r3
 800530e:	4908      	ldr	r1, [pc, #32]	; (8005330 <__NVIC_SetPriority+0x50>)
 8005310:	79fb      	ldrb	r3, [r7, #7]
 8005312:	f003 030f 	and.w	r3, r3, #15
 8005316:	3b04      	subs	r3, #4
 8005318:	0112      	lsls	r2, r2, #4
 800531a:	b2d2      	uxtb	r2, r2
 800531c:	440b      	add	r3, r1
 800531e:	761a      	strb	r2, [r3, #24]
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532a:	4770      	bx	lr
 800532c:	e000e100 	.word	0xe000e100
 8005330:	e000ed00 	.word	0xe000ed00

08005334 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005334:	b480      	push	{r7}
 8005336:	b089      	sub	sp, #36	; 0x24
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	60b9      	str	r1, [r7, #8]
 800533e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	f003 0307 	and.w	r3, r3, #7
 8005346:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005348:	69fb      	ldr	r3, [r7, #28]
 800534a:	f1c3 0307 	rsb	r3, r3, #7
 800534e:	2b04      	cmp	r3, #4
 8005350:	bf28      	it	cs
 8005352:	2304      	movcs	r3, #4
 8005354:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	3304      	adds	r3, #4
 800535a:	2b06      	cmp	r3, #6
 800535c:	d902      	bls.n	8005364 <NVIC_EncodePriority+0x30>
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	3b03      	subs	r3, #3
 8005362:	e000      	b.n	8005366 <NVIC_EncodePriority+0x32>
 8005364:	2300      	movs	r3, #0
 8005366:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005368:	f04f 32ff 	mov.w	r2, #4294967295
 800536c:	69bb      	ldr	r3, [r7, #24]
 800536e:	fa02 f303 	lsl.w	r3, r2, r3
 8005372:	43da      	mvns	r2, r3
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	401a      	ands	r2, r3
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800537c:	f04f 31ff 	mov.w	r1, #4294967295
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	fa01 f303 	lsl.w	r3, r1, r3
 8005386:	43d9      	mvns	r1, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800538c:	4313      	orrs	r3, r2
         );
}
 800538e:	4618      	mov	r0, r3
 8005390:	3724      	adds	r7, #36	; 0x24
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
	...

0800539c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b082      	sub	sp, #8
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	3b01      	subs	r3, #1
 80053a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80053ac:	d301      	bcc.n	80053b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80053ae:	2301      	movs	r3, #1
 80053b0:	e00f      	b.n	80053d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80053b2:	4a0a      	ldr	r2, [pc, #40]	; (80053dc <SysTick_Config+0x40>)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	3b01      	subs	r3, #1
 80053b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80053ba:	210f      	movs	r1, #15
 80053bc:	f04f 30ff 	mov.w	r0, #4294967295
 80053c0:	f7ff ff8e 	bl	80052e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80053c4:	4b05      	ldr	r3, [pc, #20]	; (80053dc <SysTick_Config+0x40>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80053ca:	4b04      	ldr	r3, [pc, #16]	; (80053dc <SysTick_Config+0x40>)
 80053cc:	2207      	movs	r2, #7
 80053ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80053d0:	2300      	movs	r3, #0
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	3708      	adds	r7, #8
 80053d6:	46bd      	mov	sp, r7
 80053d8:	bd80      	pop	{r7, pc}
 80053da:	bf00      	nop
 80053dc:	e000e010 	.word	0xe000e010

080053e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f7ff ff47 	bl	800527c <__NVIC_SetPriorityGrouping>
}
 80053ee:	bf00      	nop
 80053f0:	3708      	adds	r7, #8
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053f6:	b580      	push	{r7, lr}
 80053f8:	b086      	sub	sp, #24
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	4603      	mov	r3, r0
 80053fe:	60b9      	str	r1, [r7, #8]
 8005400:	607a      	str	r2, [r7, #4]
 8005402:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005404:	2300      	movs	r3, #0
 8005406:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005408:	f7ff ff5c 	bl	80052c4 <__NVIC_GetPriorityGrouping>
 800540c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	68b9      	ldr	r1, [r7, #8]
 8005412:	6978      	ldr	r0, [r7, #20]
 8005414:	f7ff ff8e 	bl	8005334 <NVIC_EncodePriority>
 8005418:	4602      	mov	r2, r0
 800541a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800541e:	4611      	mov	r1, r2
 8005420:	4618      	mov	r0, r3
 8005422:	f7ff ff5d 	bl	80052e0 <__NVIC_SetPriority>
}
 8005426:	bf00      	nop
 8005428:	3718      	adds	r7, #24
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800542e:	b580      	push	{r7, lr}
 8005430:	b082      	sub	sp, #8
 8005432:	af00      	add	r7, sp, #0
 8005434:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f7ff ffb0 	bl	800539c <SysTick_Config>
 800543c:	4603      	mov	r3, r0
}
 800543e:	4618      	mov	r0, r3
 8005440:	3708      	adds	r7, #8
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
	...

08005448 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005448:	b480      	push	{r7}
 800544a:	b087      	sub	sp, #28
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005452:	2300      	movs	r3, #0
 8005454:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005456:	e148      	b.n	80056ea <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	2101      	movs	r1, #1
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	fa01 f303 	lsl.w	r3, r1, r3
 8005464:	4013      	ands	r3, r2
 8005466:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2b00      	cmp	r3, #0
 800546c:	f000 813a 	beq.w	80056e4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	f003 0303 	and.w	r3, r3, #3
 8005478:	2b01      	cmp	r3, #1
 800547a:	d005      	beq.n	8005488 <HAL_GPIO_Init+0x40>
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f003 0303 	and.w	r3, r3, #3
 8005484:	2b02      	cmp	r3, #2
 8005486:	d130      	bne.n	80054ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	005b      	lsls	r3, r3, #1
 8005492:	2203      	movs	r2, #3
 8005494:	fa02 f303 	lsl.w	r3, r2, r3
 8005498:	43db      	mvns	r3, r3
 800549a:	693a      	ldr	r2, [r7, #16]
 800549c:	4013      	ands	r3, r2
 800549e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	005b      	lsls	r3, r3, #1
 80054a8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ac:	693a      	ldr	r2, [r7, #16]
 80054ae:	4313      	orrs	r3, r2
 80054b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	693a      	ldr	r2, [r7, #16]
 80054b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80054be:	2201      	movs	r2, #1
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	fa02 f303 	lsl.w	r3, r2, r3
 80054c6:	43db      	mvns	r3, r3
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	4013      	ands	r3, r2
 80054cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	091b      	lsrs	r3, r3, #4
 80054d4:	f003 0201 	and.w	r2, r3, #1
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	fa02 f303 	lsl.w	r3, r2, r3
 80054de:	693a      	ldr	r2, [r7, #16]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	693a      	ldr	r2, [r7, #16]
 80054e8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054ea:	683b      	ldr	r3, [r7, #0]
 80054ec:	685b      	ldr	r3, [r3, #4]
 80054ee:	f003 0303 	and.w	r3, r3, #3
 80054f2:	2b03      	cmp	r3, #3
 80054f4:	d017      	beq.n	8005526 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	005b      	lsls	r3, r3, #1
 8005500:	2203      	movs	r2, #3
 8005502:	fa02 f303 	lsl.w	r3, r2, r3
 8005506:	43db      	mvns	r3, r3
 8005508:	693a      	ldr	r2, [r7, #16]
 800550a:	4013      	ands	r3, r2
 800550c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	689a      	ldr	r2, [r3, #8]
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	005b      	lsls	r3, r3, #1
 8005516:	fa02 f303 	lsl.w	r3, r2, r3
 800551a:	693a      	ldr	r2, [r7, #16]
 800551c:	4313      	orrs	r3, r2
 800551e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	693a      	ldr	r2, [r7, #16]
 8005524:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	f003 0303 	and.w	r3, r3, #3
 800552e:	2b02      	cmp	r3, #2
 8005530:	d123      	bne.n	800557a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	08da      	lsrs	r2, r3, #3
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	3208      	adds	r2, #8
 800553a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800553e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f003 0307 	and.w	r3, r3, #7
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	220f      	movs	r2, #15
 800554a:	fa02 f303 	lsl.w	r3, r2, r3
 800554e:	43db      	mvns	r3, r3
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	4013      	ands	r3, r2
 8005554:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	691a      	ldr	r2, [r3, #16]
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	f003 0307 	and.w	r3, r3, #7
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	fa02 f303 	lsl.w	r3, r2, r3
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	4313      	orrs	r3, r2
 800556a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	08da      	lsrs	r2, r3, #3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	3208      	adds	r2, #8
 8005574:	6939      	ldr	r1, [r7, #16]
 8005576:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	005b      	lsls	r3, r3, #1
 8005584:	2203      	movs	r2, #3
 8005586:	fa02 f303 	lsl.w	r3, r2, r3
 800558a:	43db      	mvns	r3, r3
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	4013      	ands	r3, r2
 8005590:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	f003 0203 	and.w	r2, r3, #3
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	005b      	lsls	r3, r3, #1
 800559e:	fa02 f303 	lsl.w	r3, r2, r3
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f000 8094 	beq.w	80056e4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055bc:	4b52      	ldr	r3, [pc, #328]	; (8005708 <HAL_GPIO_Init+0x2c0>)
 80055be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055c0:	4a51      	ldr	r2, [pc, #324]	; (8005708 <HAL_GPIO_Init+0x2c0>)
 80055c2:	f043 0301 	orr.w	r3, r3, #1
 80055c6:	6613      	str	r3, [r2, #96]	; 0x60
 80055c8:	4b4f      	ldr	r3, [pc, #316]	; (8005708 <HAL_GPIO_Init+0x2c0>)
 80055ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055cc:	f003 0301 	and.w	r3, r3, #1
 80055d0:	60bb      	str	r3, [r7, #8]
 80055d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80055d4:	4a4d      	ldr	r2, [pc, #308]	; (800570c <HAL_GPIO_Init+0x2c4>)
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	089b      	lsrs	r3, r3, #2
 80055da:	3302      	adds	r3, #2
 80055dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	f003 0303 	and.w	r3, r3, #3
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	220f      	movs	r2, #15
 80055ec:	fa02 f303 	lsl.w	r3, r2, r3
 80055f0:	43db      	mvns	r3, r3
 80055f2:	693a      	ldr	r2, [r7, #16]
 80055f4:	4013      	ands	r3, r2
 80055f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80055fe:	d00d      	beq.n	800561c <HAL_GPIO_Init+0x1d4>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	4a43      	ldr	r2, [pc, #268]	; (8005710 <HAL_GPIO_Init+0x2c8>)
 8005604:	4293      	cmp	r3, r2
 8005606:	d007      	beq.n	8005618 <HAL_GPIO_Init+0x1d0>
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4a42      	ldr	r2, [pc, #264]	; (8005714 <HAL_GPIO_Init+0x2cc>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d101      	bne.n	8005614 <HAL_GPIO_Init+0x1cc>
 8005610:	2302      	movs	r3, #2
 8005612:	e004      	b.n	800561e <HAL_GPIO_Init+0x1d6>
 8005614:	2307      	movs	r3, #7
 8005616:	e002      	b.n	800561e <HAL_GPIO_Init+0x1d6>
 8005618:	2301      	movs	r3, #1
 800561a:	e000      	b.n	800561e <HAL_GPIO_Init+0x1d6>
 800561c:	2300      	movs	r3, #0
 800561e:	697a      	ldr	r2, [r7, #20]
 8005620:	f002 0203 	and.w	r2, r2, #3
 8005624:	0092      	lsls	r2, r2, #2
 8005626:	4093      	lsls	r3, r2
 8005628:	693a      	ldr	r2, [r7, #16]
 800562a:	4313      	orrs	r3, r2
 800562c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800562e:	4937      	ldr	r1, [pc, #220]	; (800570c <HAL_GPIO_Init+0x2c4>)
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	089b      	lsrs	r3, r3, #2
 8005634:	3302      	adds	r3, #2
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800563c:	4b36      	ldr	r3, [pc, #216]	; (8005718 <HAL_GPIO_Init+0x2d0>)
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	43db      	mvns	r3, r3
 8005646:	693a      	ldr	r2, [r7, #16]
 8005648:	4013      	ands	r3, r2
 800564a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005654:	2b00      	cmp	r3, #0
 8005656:	d003      	beq.n	8005660 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8005658:	693a      	ldr	r2, [r7, #16]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	4313      	orrs	r3, r2
 800565e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005660:	4a2d      	ldr	r2, [pc, #180]	; (8005718 <HAL_GPIO_Init+0x2d0>)
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005666:	4b2c      	ldr	r3, [pc, #176]	; (8005718 <HAL_GPIO_Init+0x2d0>)
 8005668:	68db      	ldr	r3, [r3, #12]
 800566a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	43db      	mvns	r3, r3
 8005670:	693a      	ldr	r2, [r7, #16]
 8005672:	4013      	ands	r3, r2
 8005674:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d003      	beq.n	800568a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8005682:	693a      	ldr	r2, [r7, #16]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	4313      	orrs	r3, r2
 8005688:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800568a:	4a23      	ldr	r2, [pc, #140]	; (8005718 <HAL_GPIO_Init+0x2d0>)
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005690:	4b21      	ldr	r3, [pc, #132]	; (8005718 <HAL_GPIO_Init+0x2d0>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	43db      	mvns	r3, r3
 800569a:	693a      	ldr	r2, [r7, #16]
 800569c:	4013      	ands	r3, r2
 800569e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d003      	beq.n	80056b4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80056b4:	4a18      	ldr	r2, [pc, #96]	; (8005718 <HAL_GPIO_Init+0x2d0>)
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80056ba:	4b17      	ldr	r3, [pc, #92]	; (8005718 <HAL_GPIO_Init+0x2d0>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	43db      	mvns	r3, r3
 80056c4:	693a      	ldr	r2, [r7, #16]
 80056c6:	4013      	ands	r3, r2
 80056c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d003      	beq.n	80056de <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	4313      	orrs	r3, r2
 80056dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80056de:	4a0e      	ldr	r2, [pc, #56]	; (8005718 <HAL_GPIO_Init+0x2d0>)
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	3301      	adds	r3, #1
 80056e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	fa22 f303 	lsr.w	r3, r2, r3
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	f47f aeaf 	bne.w	8005458 <HAL_GPIO_Init+0x10>
  }
}
 80056fa:	bf00      	nop
 80056fc:	bf00      	nop
 80056fe:	371c      	adds	r7, #28
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr
 8005708:	40021000 	.word	0x40021000
 800570c:	40010000 	.word	0x40010000
 8005710:	48000400 	.word	0x48000400
 8005714:	48000800 	.word	0x48000800
 8005718:	40010400 	.word	0x40010400

0800571c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800571c:	b480      	push	{r7}
 800571e:	b085      	sub	sp, #20
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	460b      	mov	r3, r1
 8005726:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	691a      	ldr	r2, [r3, #16]
 800572c:	887b      	ldrh	r3, [r7, #2]
 800572e:	4013      	ands	r3, r2
 8005730:	2b00      	cmp	r3, #0
 8005732:	d002      	beq.n	800573a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005734:	2301      	movs	r3, #1
 8005736:	73fb      	strb	r3, [r7, #15]
 8005738:	e001      	b.n	800573e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800573a:	2300      	movs	r3, #0
 800573c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800573e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005740:	4618      	mov	r0, r3
 8005742:	3714      	adds	r7, #20
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	460b      	mov	r3, r1
 8005756:	807b      	strh	r3, [r7, #2]
 8005758:	4613      	mov	r3, r2
 800575a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800575c:	787b      	ldrb	r3, [r7, #1]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d003      	beq.n	800576a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005762:	887a      	ldrh	r2, [r7, #2]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005768:	e002      	b.n	8005770 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800576a:	887a      	ldrh	r2, [r7, #2]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005770:	bf00      	nop
 8005772:	370c      	adds	r7, #12
 8005774:	46bd      	mov	sp, r7
 8005776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577a:	4770      	bx	lr

0800577c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800577c:	b480      	push	{r7}
 800577e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005780:	4b05      	ldr	r3, [pc, #20]	; (8005798 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4a04      	ldr	r2, [pc, #16]	; (8005798 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005786:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800578a:	6013      	str	r3, [r2, #0]
}
 800578c:	bf00      	nop
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
 8005796:	bf00      	nop
 8005798:	40007000 	.word	0x40007000

0800579c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800579c:	b480      	push	{r7}
 800579e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80057a0:	4b04      	ldr	r3, [pc, #16]	; (80057b4 <HAL_PWREx_GetVoltageRange+0x18>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr
 80057b2:	bf00      	nop
 80057b4:	40007000 	.word	0x40007000

080057b8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b085      	sub	sp, #20
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057c6:	d130      	bne.n	800582a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80057c8:	4b23      	ldr	r3, [pc, #140]	; (8005858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80057d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057d4:	d038      	beq.n	8005848 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057d6:	4b20      	ldr	r3, [pc, #128]	; (8005858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80057de:	4a1e      	ldr	r2, [pc, #120]	; (8005858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80057e4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80057e6:	4b1d      	ldr	r3, [pc, #116]	; (800585c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2232      	movs	r2, #50	; 0x32
 80057ec:	fb02 f303 	mul.w	r3, r2, r3
 80057f0:	4a1b      	ldr	r2, [pc, #108]	; (8005860 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80057f2:	fba2 2303 	umull	r2, r3, r2, r3
 80057f6:	0c9b      	lsrs	r3, r3, #18
 80057f8:	3301      	adds	r3, #1
 80057fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057fc:	e002      	b.n	8005804 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	3b01      	subs	r3, #1
 8005802:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005804:	4b14      	ldr	r3, [pc, #80]	; (8005858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005806:	695b      	ldr	r3, [r3, #20]
 8005808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800580c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005810:	d102      	bne.n	8005818 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d1f2      	bne.n	80057fe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005818:	4b0f      	ldr	r3, [pc, #60]	; (8005858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800581a:	695b      	ldr	r3, [r3, #20]
 800581c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005820:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005824:	d110      	bne.n	8005848 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005826:	2303      	movs	r3, #3
 8005828:	e00f      	b.n	800584a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800582a:	4b0b      	ldr	r3, [pc, #44]	; (8005858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005832:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005836:	d007      	beq.n	8005848 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005838:	4b07      	ldr	r3, [pc, #28]	; (8005858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005840:	4a05      	ldr	r2, [pc, #20]	; (8005858 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005842:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005846:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3714      	adds	r7, #20
 800584e:	46bd      	mov	sp, r7
 8005850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005854:	4770      	bx	lr
 8005856:	bf00      	nop
 8005858:	40007000 	.word	0x40007000
 800585c:	2000000c 	.word	0x2000000c
 8005860:	431bde83 	.word	0x431bde83

08005864 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b088      	sub	sp, #32
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d102      	bne.n	8005878 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	f000 bc02 	b.w	800607c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005878:	4b96      	ldr	r3, [pc, #600]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	f003 030c 	and.w	r3, r3, #12
 8005880:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005882:	4b94      	ldr	r3, [pc, #592]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	f003 0303 	and.w	r3, r3, #3
 800588a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f003 0310 	and.w	r3, r3, #16
 8005894:	2b00      	cmp	r3, #0
 8005896:	f000 80e4 	beq.w	8005a62 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800589a:	69bb      	ldr	r3, [r7, #24]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d007      	beq.n	80058b0 <HAL_RCC_OscConfig+0x4c>
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	2b0c      	cmp	r3, #12
 80058a4:	f040 808b 	bne.w	80059be <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	f040 8087 	bne.w	80059be <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80058b0:	4b88      	ldr	r3, [pc, #544]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0302 	and.w	r3, r3, #2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d005      	beq.n	80058c8 <HAL_RCC_OscConfig+0x64>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	699b      	ldr	r3, [r3, #24]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e3d9      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6a1a      	ldr	r2, [r3, #32]
 80058cc:	4b81      	ldr	r3, [pc, #516]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0308 	and.w	r3, r3, #8
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d004      	beq.n	80058e2 <HAL_RCC_OscConfig+0x7e>
 80058d8:	4b7e      	ldr	r3, [pc, #504]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058e0:	e005      	b.n	80058ee <HAL_RCC_OscConfig+0x8a>
 80058e2:	4b7c      	ldr	r3, [pc, #496]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 80058e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058e8:	091b      	lsrs	r3, r3, #4
 80058ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d223      	bcs.n	800593a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a1b      	ldr	r3, [r3, #32]
 80058f6:	4618      	mov	r0, r3
 80058f8:	f000 fd54 	bl	80063a4 <RCC_SetFlashLatencyFromMSIRange>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d001      	beq.n	8005906 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005902:	2301      	movs	r3, #1
 8005904:	e3ba      	b.n	800607c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005906:	4b73      	ldr	r3, [pc, #460]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a72      	ldr	r2, [pc, #456]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 800590c:	f043 0308 	orr.w	r3, r3, #8
 8005910:	6013      	str	r3, [r2, #0]
 8005912:	4b70      	ldr	r3, [pc, #448]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a1b      	ldr	r3, [r3, #32]
 800591e:	496d      	ldr	r1, [pc, #436]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005920:	4313      	orrs	r3, r2
 8005922:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005924:	4b6b      	ldr	r3, [pc, #428]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	69db      	ldr	r3, [r3, #28]
 8005930:	021b      	lsls	r3, r3, #8
 8005932:	4968      	ldr	r1, [pc, #416]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005934:	4313      	orrs	r3, r2
 8005936:	604b      	str	r3, [r1, #4]
 8005938:	e025      	b.n	8005986 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800593a:	4b66      	ldr	r3, [pc, #408]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a65      	ldr	r2, [pc, #404]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005940:	f043 0308 	orr.w	r3, r3, #8
 8005944:	6013      	str	r3, [r2, #0]
 8005946:	4b63      	ldr	r3, [pc, #396]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6a1b      	ldr	r3, [r3, #32]
 8005952:	4960      	ldr	r1, [pc, #384]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005954:	4313      	orrs	r3, r2
 8005956:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005958:	4b5e      	ldr	r3, [pc, #376]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	69db      	ldr	r3, [r3, #28]
 8005964:	021b      	lsls	r3, r3, #8
 8005966:	495b      	ldr	r1, [pc, #364]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005968:	4313      	orrs	r3, r2
 800596a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d109      	bne.n	8005986 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6a1b      	ldr	r3, [r3, #32]
 8005976:	4618      	mov	r0, r3
 8005978:	f000 fd14 	bl	80063a4 <RCC_SetFlashLatencyFromMSIRange>
 800597c:	4603      	mov	r3, r0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d001      	beq.n	8005986 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e37a      	b.n	800607c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005986:	f000 fc81 	bl	800628c <HAL_RCC_GetSysClockFreq>
 800598a:	4602      	mov	r2, r0
 800598c:	4b51      	ldr	r3, [pc, #324]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	091b      	lsrs	r3, r3, #4
 8005992:	f003 030f 	and.w	r3, r3, #15
 8005996:	4950      	ldr	r1, [pc, #320]	; (8005ad8 <HAL_RCC_OscConfig+0x274>)
 8005998:	5ccb      	ldrb	r3, [r1, r3]
 800599a:	f003 031f 	and.w	r3, r3, #31
 800599e:	fa22 f303 	lsr.w	r3, r2, r3
 80059a2:	4a4e      	ldr	r2, [pc, #312]	; (8005adc <HAL_RCC_OscConfig+0x278>)
 80059a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80059a6:	4b4e      	ldr	r3, [pc, #312]	; (8005ae0 <HAL_RCC_OscConfig+0x27c>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	4618      	mov	r0, r3
 80059ac:	f7fe fb02 	bl	8003fb4 <HAL_InitTick>
 80059b0:	4603      	mov	r3, r0
 80059b2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80059b4:	7bfb      	ldrb	r3, [r7, #15]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d052      	beq.n	8005a60 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80059ba:	7bfb      	ldrb	r3, [r7, #15]
 80059bc:	e35e      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	699b      	ldr	r3, [r3, #24]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d032      	beq.n	8005a2c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80059c6:	4b43      	ldr	r3, [pc, #268]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a42      	ldr	r2, [pc, #264]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 80059cc:	f043 0301 	orr.w	r3, r3, #1
 80059d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80059d2:	f7fe fb3f 	bl	8004054 <HAL_GetTick>
 80059d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80059d8:	e008      	b.n	80059ec <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80059da:	f7fe fb3b 	bl	8004054 <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	693b      	ldr	r3, [r7, #16]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d901      	bls.n	80059ec <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80059e8:	2303      	movs	r3, #3
 80059ea:	e347      	b.n	800607c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80059ec:	4b39      	ldr	r3, [pc, #228]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f003 0302 	and.w	r3, r3, #2
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d0f0      	beq.n	80059da <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80059f8:	4b36      	ldr	r3, [pc, #216]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a35      	ldr	r2, [pc, #212]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 80059fe:	f043 0308 	orr.w	r3, r3, #8
 8005a02:	6013      	str	r3, [r2, #0]
 8005a04:	4b33      	ldr	r3, [pc, #204]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a1b      	ldr	r3, [r3, #32]
 8005a10:	4930      	ldr	r1, [pc, #192]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005a12:	4313      	orrs	r3, r2
 8005a14:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a16:	4b2f      	ldr	r3, [pc, #188]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	69db      	ldr	r3, [r3, #28]
 8005a22:	021b      	lsls	r3, r3, #8
 8005a24:	492b      	ldr	r1, [pc, #172]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	604b      	str	r3, [r1, #4]
 8005a2a:	e01a      	b.n	8005a62 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005a2c:	4b29      	ldr	r3, [pc, #164]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a28      	ldr	r2, [pc, #160]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005a32:	f023 0301 	bic.w	r3, r3, #1
 8005a36:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005a38:	f7fe fb0c 	bl	8004054 <HAL_GetTick>
 8005a3c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005a3e:	e008      	b.n	8005a52 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a40:	f7fe fb08 	bl	8004054 <HAL_GetTick>
 8005a44:	4602      	mov	r2, r0
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	1ad3      	subs	r3, r2, r3
 8005a4a:	2b02      	cmp	r3, #2
 8005a4c:	d901      	bls.n	8005a52 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005a4e:	2303      	movs	r3, #3
 8005a50:	e314      	b.n	800607c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005a52:	4b20      	ldr	r3, [pc, #128]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f003 0302 	and.w	r3, r3, #2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d1f0      	bne.n	8005a40 <HAL_RCC_OscConfig+0x1dc>
 8005a5e:	e000      	b.n	8005a62 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005a60:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0301 	and.w	r3, r3, #1
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d073      	beq.n	8005b56 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005a6e:	69bb      	ldr	r3, [r7, #24]
 8005a70:	2b08      	cmp	r3, #8
 8005a72:	d005      	beq.n	8005a80 <HAL_RCC_OscConfig+0x21c>
 8005a74:	69bb      	ldr	r3, [r7, #24]
 8005a76:	2b0c      	cmp	r3, #12
 8005a78:	d10e      	bne.n	8005a98 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	2b03      	cmp	r3, #3
 8005a7e:	d10b      	bne.n	8005a98 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a80:	4b14      	ldr	r3, [pc, #80]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d063      	beq.n	8005b54 <HAL_RCC_OscConfig+0x2f0>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d15f      	bne.n	8005b54 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e2f1      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005aa0:	d106      	bne.n	8005ab0 <HAL_RCC_OscConfig+0x24c>
 8005aa2:	4b0c      	ldr	r3, [pc, #48]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a0b      	ldr	r2, [pc, #44]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005aa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005aac:	6013      	str	r3, [r2, #0]
 8005aae:	e025      	b.n	8005afc <HAL_RCC_OscConfig+0x298>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ab8:	d114      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x280>
 8005aba:	4b06      	ldr	r3, [pc, #24]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a05      	ldr	r2, [pc, #20]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005ac0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ac4:	6013      	str	r3, [r2, #0]
 8005ac6:	4b03      	ldr	r3, [pc, #12]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a02      	ldr	r2, [pc, #8]	; (8005ad4 <HAL_RCC_OscConfig+0x270>)
 8005acc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ad0:	6013      	str	r3, [r2, #0]
 8005ad2:	e013      	b.n	8005afc <HAL_RCC_OscConfig+0x298>
 8005ad4:	40021000 	.word	0x40021000
 8005ad8:	08009840 	.word	0x08009840
 8005adc:	2000000c 	.word	0x2000000c
 8005ae0:	20000010 	.word	0x20000010
 8005ae4:	4ba0      	ldr	r3, [pc, #640]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4a9f      	ldr	r2, [pc, #636]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005aea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005aee:	6013      	str	r3, [r2, #0]
 8005af0:	4b9d      	ldr	r3, [pc, #628]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a9c      	ldr	r2, [pc, #624]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005af6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005afa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d013      	beq.n	8005b2c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b04:	f7fe faa6 	bl	8004054 <HAL_GetTick>
 8005b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b0a:	e008      	b.n	8005b1e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b0c:	f7fe faa2 	bl	8004054 <HAL_GetTick>
 8005b10:	4602      	mov	r2, r0
 8005b12:	693b      	ldr	r3, [r7, #16]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	2b64      	cmp	r3, #100	; 0x64
 8005b18:	d901      	bls.n	8005b1e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005b1a:	2303      	movs	r3, #3
 8005b1c:	e2ae      	b.n	800607c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b1e:	4b92      	ldr	r3, [pc, #584]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d0f0      	beq.n	8005b0c <HAL_RCC_OscConfig+0x2a8>
 8005b2a:	e014      	b.n	8005b56 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b2c:	f7fe fa92 	bl	8004054 <HAL_GetTick>
 8005b30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b32:	e008      	b.n	8005b46 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b34:	f7fe fa8e 	bl	8004054 <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	2b64      	cmp	r3, #100	; 0x64
 8005b40:	d901      	bls.n	8005b46 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e29a      	b.n	800607c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b46:	4b88      	ldr	r3, [pc, #544]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1f0      	bne.n	8005b34 <HAL_RCC_OscConfig+0x2d0>
 8005b52:	e000      	b.n	8005b56 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0302 	and.w	r3, r3, #2
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d060      	beq.n	8005c24 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005b62:	69bb      	ldr	r3, [r7, #24]
 8005b64:	2b04      	cmp	r3, #4
 8005b66:	d005      	beq.n	8005b74 <HAL_RCC_OscConfig+0x310>
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	2b0c      	cmp	r3, #12
 8005b6c:	d119      	bne.n	8005ba2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d116      	bne.n	8005ba2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b74:	4b7c      	ldr	r3, [pc, #496]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d005      	beq.n	8005b8c <HAL_RCC_OscConfig+0x328>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	68db      	ldr	r3, [r3, #12]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d101      	bne.n	8005b8c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e277      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b8c:	4b76      	ldr	r3, [pc, #472]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	691b      	ldr	r3, [r3, #16]
 8005b98:	061b      	lsls	r3, r3, #24
 8005b9a:	4973      	ldr	r1, [pc, #460]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005ba0:	e040      	b.n	8005c24 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	68db      	ldr	r3, [r3, #12]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d023      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005baa:	4b6f      	ldr	r3, [pc, #444]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a6e      	ldr	r2, [pc, #440]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bb6:	f7fe fa4d 	bl	8004054 <HAL_GetTick>
 8005bba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bbc:	e008      	b.n	8005bd0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bbe:	f7fe fa49 	bl	8004054 <HAL_GetTick>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	1ad3      	subs	r3, r2, r3
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	d901      	bls.n	8005bd0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005bcc:	2303      	movs	r3, #3
 8005bce:	e255      	b.n	800607c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005bd0:	4b65      	ldr	r3, [pc, #404]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d0f0      	beq.n	8005bbe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bdc:	4b62      	ldr	r3, [pc, #392]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	691b      	ldr	r3, [r3, #16]
 8005be8:	061b      	lsls	r3, r3, #24
 8005bea:	495f      	ldr	r1, [pc, #380]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005bec:	4313      	orrs	r3, r2
 8005bee:	604b      	str	r3, [r1, #4]
 8005bf0:	e018      	b.n	8005c24 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bf2:	4b5d      	ldr	r3, [pc, #372]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a5c      	ldr	r2, [pc, #368]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005bf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bfe:	f7fe fa29 	bl	8004054 <HAL_GetTick>
 8005c02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c04:	e008      	b.n	8005c18 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c06:	f7fe fa25 	bl	8004054 <HAL_GetTick>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d901      	bls.n	8005c18 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e231      	b.n	800607c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c18:	4b53      	ldr	r3, [pc, #332]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d1f0      	bne.n	8005c06 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 0308 	and.w	r3, r3, #8
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d03c      	beq.n	8005caa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	695b      	ldr	r3, [r3, #20]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d01c      	beq.n	8005c72 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c38:	4b4b      	ldr	r3, [pc, #300]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005c3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c3e:	4a4a      	ldr	r2, [pc, #296]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005c40:	f043 0301 	orr.w	r3, r3, #1
 8005c44:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c48:	f7fe fa04 	bl	8004054 <HAL_GetTick>
 8005c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c4e:	e008      	b.n	8005c62 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c50:	f7fe fa00 	bl	8004054 <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	2b02      	cmp	r3, #2
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e20c      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c62:	4b41      	ldr	r3, [pc, #260]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005c64:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c68:	f003 0302 	and.w	r3, r3, #2
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d0ef      	beq.n	8005c50 <HAL_RCC_OscConfig+0x3ec>
 8005c70:	e01b      	b.n	8005caa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c72:	4b3d      	ldr	r3, [pc, #244]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005c74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c78:	4a3b      	ldr	r2, [pc, #236]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005c7a:	f023 0301 	bic.w	r3, r3, #1
 8005c7e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c82:	f7fe f9e7 	bl	8004054 <HAL_GetTick>
 8005c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c88:	e008      	b.n	8005c9c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c8a:	f7fe f9e3 	bl	8004054 <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d901      	bls.n	8005c9c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e1ef      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c9c:	4b32      	ldr	r3, [pc, #200]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005c9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d1ef      	bne.n	8005c8a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f003 0304 	and.w	r3, r3, #4
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	f000 80a6 	beq.w	8005e04 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005cbc:	4b2a      	ldr	r3, [pc, #168]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d10d      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cc8:	4b27      	ldr	r3, [pc, #156]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005cca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ccc:	4a26      	ldr	r2, [pc, #152]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005cce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cd2:	6593      	str	r3, [r2, #88]	; 0x58
 8005cd4:	4b24      	ldr	r3, [pc, #144]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005cd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cdc:	60bb      	str	r3, [r7, #8]
 8005cde:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ce4:	4b21      	ldr	r3, [pc, #132]	; (8005d6c <HAL_RCC_OscConfig+0x508>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d118      	bne.n	8005d22 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005cf0:	4b1e      	ldr	r3, [pc, #120]	; (8005d6c <HAL_RCC_OscConfig+0x508>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a1d      	ldr	r2, [pc, #116]	; (8005d6c <HAL_RCC_OscConfig+0x508>)
 8005cf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cfa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cfc:	f7fe f9aa 	bl	8004054 <HAL_GetTick>
 8005d00:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d02:	e008      	b.n	8005d16 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d04:	f7fe f9a6 	bl	8004054 <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e1b2      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d16:	4b15      	ldr	r3, [pc, #84]	; (8005d6c <HAL_RCC_OscConfig+0x508>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d0f0      	beq.n	8005d04 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d108      	bne.n	8005d3c <HAL_RCC_OscConfig+0x4d8>
 8005d2a:	4b0f      	ldr	r3, [pc, #60]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d30:	4a0d      	ldr	r2, [pc, #52]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005d32:	f043 0301 	orr.w	r3, r3, #1
 8005d36:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d3a:	e029      	b.n	8005d90 <HAL_RCC_OscConfig+0x52c>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	2b05      	cmp	r3, #5
 8005d42:	d115      	bne.n	8005d70 <HAL_RCC_OscConfig+0x50c>
 8005d44:	4b08      	ldr	r3, [pc, #32]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005d46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d4a:	4a07      	ldr	r2, [pc, #28]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005d4c:	f043 0304 	orr.w	r3, r3, #4
 8005d50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d54:	4b04      	ldr	r3, [pc, #16]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d5a:	4a03      	ldr	r2, [pc, #12]	; (8005d68 <HAL_RCC_OscConfig+0x504>)
 8005d5c:	f043 0301 	orr.w	r3, r3, #1
 8005d60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d64:	e014      	b.n	8005d90 <HAL_RCC_OscConfig+0x52c>
 8005d66:	bf00      	nop
 8005d68:	40021000 	.word	0x40021000
 8005d6c:	40007000 	.word	0x40007000
 8005d70:	4b9a      	ldr	r3, [pc, #616]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d76:	4a99      	ldr	r2, [pc, #612]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005d78:	f023 0301 	bic.w	r3, r3, #1
 8005d7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d80:	4b96      	ldr	r3, [pc, #600]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d86:	4a95      	ldr	r2, [pc, #596]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005d88:	f023 0304 	bic.w	r3, r3, #4
 8005d8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d016      	beq.n	8005dc6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d98:	f7fe f95c 	bl	8004054 <HAL_GetTick>
 8005d9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d9e:	e00a      	b.n	8005db6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005da0:	f7fe f958 	bl	8004054 <HAL_GetTick>
 8005da4:	4602      	mov	r2, r0
 8005da6:	693b      	ldr	r3, [r7, #16]
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d901      	bls.n	8005db6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e162      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005db6:	4b89      	ldr	r3, [pc, #548]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dbc:	f003 0302 	and.w	r3, r3, #2
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d0ed      	beq.n	8005da0 <HAL_RCC_OscConfig+0x53c>
 8005dc4:	e015      	b.n	8005df2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dc6:	f7fe f945 	bl	8004054 <HAL_GetTick>
 8005dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005dcc:	e00a      	b.n	8005de4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dce:	f7fe f941 	bl	8004054 <HAL_GetTick>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d901      	bls.n	8005de4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005de0:	2303      	movs	r3, #3
 8005de2:	e14b      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005de4:	4b7d      	ldr	r3, [pc, #500]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dea:	f003 0302 	and.w	r3, r3, #2
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d1ed      	bne.n	8005dce <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005df2:	7ffb      	ldrb	r3, [r7, #31]
 8005df4:	2b01      	cmp	r3, #1
 8005df6:	d105      	bne.n	8005e04 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005df8:	4b78      	ldr	r3, [pc, #480]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dfc:	4a77      	ldr	r2, [pc, #476]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005dfe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e02:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f003 0320 	and.w	r3, r3, #32
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d03c      	beq.n	8005e8a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d01c      	beq.n	8005e52 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e18:	4b70      	ldr	r3, [pc, #448]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005e1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005e1e:	4a6f      	ldr	r2, [pc, #444]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005e20:	f043 0301 	orr.w	r3, r3, #1
 8005e24:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e28:	f7fe f914 	bl	8004054 <HAL_GetTick>
 8005e2c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e2e:	e008      	b.n	8005e42 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e30:	f7fe f910 	bl	8004054 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d901      	bls.n	8005e42 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e11c      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e42:	4b66      	ldr	r3, [pc, #408]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005e44:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005e48:	f003 0302 	and.w	r3, r3, #2
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d0ef      	beq.n	8005e30 <HAL_RCC_OscConfig+0x5cc>
 8005e50:	e01b      	b.n	8005e8a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005e52:	4b62      	ldr	r3, [pc, #392]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005e54:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005e58:	4a60      	ldr	r2, [pc, #384]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005e5a:	f023 0301 	bic.w	r3, r3, #1
 8005e5e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e62:	f7fe f8f7 	bl	8004054 <HAL_GetTick>
 8005e66:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e68:	e008      	b.n	8005e7c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e6a:	f7fe f8f3 	bl	8004054 <HAL_GetTick>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	1ad3      	subs	r3, r2, r3
 8005e74:	2b02      	cmp	r3, #2
 8005e76:	d901      	bls.n	8005e7c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005e78:	2303      	movs	r3, #3
 8005e7a:	e0ff      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e7c:	4b57      	ldr	r3, [pc, #348]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005e7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d1ef      	bne.n	8005e6a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	f000 80f3 	beq.w	800607a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e98:	2b02      	cmp	r3, #2
 8005e9a:	f040 80c9 	bne.w	8006030 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005e9e:	4b4f      	ldr	r3, [pc, #316]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	f003 0203 	and.w	r2, r3, #3
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	d12c      	bne.n	8005f0c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ebc:	3b01      	subs	r3, #1
 8005ebe:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d123      	bne.n	8005f0c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ece:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d11b      	bne.n	8005f0c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ed4:	697b      	ldr	r3, [r7, #20]
 8005ed6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ede:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d113      	bne.n	8005f0c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eee:	085b      	lsrs	r3, r3, #1
 8005ef0:	3b01      	subs	r3, #1
 8005ef2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ef4:	429a      	cmp	r2, r3
 8005ef6:	d109      	bne.n	8005f0c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f02:	085b      	lsrs	r3, r3, #1
 8005f04:	3b01      	subs	r3, #1
 8005f06:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d06b      	beq.n	8005fe4 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	2b0c      	cmp	r3, #12
 8005f10:	d062      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005f12:	4b32      	ldr	r3, [pc, #200]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e0ac      	b.n	800607c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005f22:	4b2e      	ldr	r3, [pc, #184]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a2d      	ldr	r2, [pc, #180]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005f28:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f2c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005f2e:	f7fe f891 	bl	8004054 <HAL_GetTick>
 8005f32:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f34:	e008      	b.n	8005f48 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f36:	f7fe f88d 	bl	8004054 <HAL_GetTick>
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	1ad3      	subs	r3, r2, r3
 8005f40:	2b02      	cmp	r3, #2
 8005f42:	d901      	bls.n	8005f48 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005f44:	2303      	movs	r3, #3
 8005f46:	e099      	b.n	800607c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f48:	4b24      	ldr	r3, [pc, #144]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d1f0      	bne.n	8005f36 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f54:	4b21      	ldr	r3, [pc, #132]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005f56:	68da      	ldr	r2, [r3, #12]
 8005f58:	4b21      	ldr	r3, [pc, #132]	; (8005fe0 <HAL_RCC_OscConfig+0x77c>)
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005f64:	3a01      	subs	r2, #1
 8005f66:	0112      	lsls	r2, r2, #4
 8005f68:	4311      	orrs	r1, r2
 8005f6a:	687a      	ldr	r2, [r7, #4]
 8005f6c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005f6e:	0212      	lsls	r2, r2, #8
 8005f70:	4311      	orrs	r1, r2
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005f76:	0852      	lsrs	r2, r2, #1
 8005f78:	3a01      	subs	r2, #1
 8005f7a:	0552      	lsls	r2, r2, #21
 8005f7c:	4311      	orrs	r1, r2
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005f82:	0852      	lsrs	r2, r2, #1
 8005f84:	3a01      	subs	r2, #1
 8005f86:	0652      	lsls	r2, r2, #25
 8005f88:	4311      	orrs	r1, r2
 8005f8a:	687a      	ldr	r2, [r7, #4]
 8005f8c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f8e:	06d2      	lsls	r2, r2, #27
 8005f90:	430a      	orrs	r2, r1
 8005f92:	4912      	ldr	r1, [pc, #72]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005f94:	4313      	orrs	r3, r2
 8005f96:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005f98:	4b10      	ldr	r3, [pc, #64]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a0f      	ldr	r2, [pc, #60]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005f9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005fa2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005fa4:	4b0d      	ldr	r3, [pc, #52]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	4a0c      	ldr	r2, [pc, #48]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005faa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005fae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005fb0:	f7fe f850 	bl	8004054 <HAL_GetTick>
 8005fb4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fb6:	e008      	b.n	8005fca <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fb8:	f7fe f84c 	bl	8004054 <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d901      	bls.n	8005fca <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e058      	b.n	800607c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fca:	4b04      	ldr	r3, [pc, #16]	; (8005fdc <HAL_RCC_OscConfig+0x778>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d0f0      	beq.n	8005fb8 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005fd6:	e050      	b.n	800607a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e04f      	b.n	800607c <HAL_RCC_OscConfig+0x818>
 8005fdc:	40021000 	.word	0x40021000
 8005fe0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005fe4:	4b27      	ldr	r3, [pc, #156]	; (8006084 <HAL_RCC_OscConfig+0x820>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d144      	bne.n	800607a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005ff0:	4b24      	ldr	r3, [pc, #144]	; (8006084 <HAL_RCC_OscConfig+0x820>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a23      	ldr	r2, [pc, #140]	; (8006084 <HAL_RCC_OscConfig+0x820>)
 8005ff6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ffa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ffc:	4b21      	ldr	r3, [pc, #132]	; (8006084 <HAL_RCC_OscConfig+0x820>)
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	4a20      	ldr	r2, [pc, #128]	; (8006084 <HAL_RCC_OscConfig+0x820>)
 8006002:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006006:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006008:	f7fe f824 	bl	8004054 <HAL_GetTick>
 800600c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800600e:	e008      	b.n	8006022 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006010:	f7fe f820 	bl	8004054 <HAL_GetTick>
 8006014:	4602      	mov	r2, r0
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	1ad3      	subs	r3, r2, r3
 800601a:	2b02      	cmp	r3, #2
 800601c:	d901      	bls.n	8006022 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e02c      	b.n	800607c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006022:	4b18      	ldr	r3, [pc, #96]	; (8006084 <HAL_RCC_OscConfig+0x820>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d0f0      	beq.n	8006010 <HAL_RCC_OscConfig+0x7ac>
 800602e:	e024      	b.n	800607a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	2b0c      	cmp	r3, #12
 8006034:	d01f      	beq.n	8006076 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006036:	4b13      	ldr	r3, [pc, #76]	; (8006084 <HAL_RCC_OscConfig+0x820>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	4a12      	ldr	r2, [pc, #72]	; (8006084 <HAL_RCC_OscConfig+0x820>)
 800603c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006040:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006042:	f7fe f807 	bl	8004054 <HAL_GetTick>
 8006046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006048:	e008      	b.n	800605c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800604a:	f7fe f803 	bl	8004054 <HAL_GetTick>
 800604e:	4602      	mov	r2, r0
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	2b02      	cmp	r3, #2
 8006056:	d901      	bls.n	800605c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	e00f      	b.n	800607c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800605c:	4b09      	ldr	r3, [pc, #36]	; (8006084 <HAL_RCC_OscConfig+0x820>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006064:	2b00      	cmp	r3, #0
 8006066:	d1f0      	bne.n	800604a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006068:	4b06      	ldr	r3, [pc, #24]	; (8006084 <HAL_RCC_OscConfig+0x820>)
 800606a:	68da      	ldr	r2, [r3, #12]
 800606c:	4905      	ldr	r1, [pc, #20]	; (8006084 <HAL_RCC_OscConfig+0x820>)
 800606e:	4b06      	ldr	r3, [pc, #24]	; (8006088 <HAL_RCC_OscConfig+0x824>)
 8006070:	4013      	ands	r3, r2
 8006072:	60cb      	str	r3, [r1, #12]
 8006074:	e001      	b.n	800607a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006076:	2301      	movs	r3, #1
 8006078:	e000      	b.n	800607c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800607a:	2300      	movs	r3, #0
}
 800607c:	4618      	mov	r0, r3
 800607e:	3720      	adds	r7, #32
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}
 8006084:	40021000 	.word	0x40021000
 8006088:	feeefffc 	.word	0xfeeefffc

0800608c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	6078      	str	r0, [r7, #4]
 8006094:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d101      	bne.n	80060a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e0e7      	b.n	8006270 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80060a0:	4b75      	ldr	r3, [pc, #468]	; (8006278 <HAL_RCC_ClockConfig+0x1ec>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0307 	and.w	r3, r3, #7
 80060a8:	683a      	ldr	r2, [r7, #0]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	d910      	bls.n	80060d0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060ae:	4b72      	ldr	r3, [pc, #456]	; (8006278 <HAL_RCC_ClockConfig+0x1ec>)
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f023 0207 	bic.w	r2, r3, #7
 80060b6:	4970      	ldr	r1, [pc, #448]	; (8006278 <HAL_RCC_ClockConfig+0x1ec>)
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060be:	4b6e      	ldr	r3, [pc, #440]	; (8006278 <HAL_RCC_ClockConfig+0x1ec>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0307 	and.w	r3, r3, #7
 80060c6:	683a      	ldr	r2, [r7, #0]
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d001      	beq.n	80060d0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e0cf      	b.n	8006270 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 0302 	and.w	r3, r3, #2
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d010      	beq.n	80060fe <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	689a      	ldr	r2, [r3, #8]
 80060e0:	4b66      	ldr	r3, [pc, #408]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 80060e2:	689b      	ldr	r3, [r3, #8]
 80060e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d908      	bls.n	80060fe <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060ec:	4b63      	ldr	r3, [pc, #396]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	689b      	ldr	r3, [r3, #8]
 80060f8:	4960      	ldr	r1, [pc, #384]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 80060fa:	4313      	orrs	r3, r2
 80060fc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0301 	and.w	r3, r3, #1
 8006106:	2b00      	cmp	r3, #0
 8006108:	d04c      	beq.n	80061a4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	2b03      	cmp	r3, #3
 8006110:	d107      	bne.n	8006122 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006112:	4b5a      	ldr	r3, [pc, #360]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800611a:	2b00      	cmp	r3, #0
 800611c:	d121      	bne.n	8006162 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	e0a6      	b.n	8006270 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	2b02      	cmp	r3, #2
 8006128:	d107      	bne.n	800613a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800612a:	4b54      	ldr	r3, [pc, #336]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006132:	2b00      	cmp	r3, #0
 8006134:	d115      	bne.n	8006162 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e09a      	b.n	8006270 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d107      	bne.n	8006152 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006142:	4b4e      	ldr	r3, [pc, #312]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 0302 	and.w	r3, r3, #2
 800614a:	2b00      	cmp	r3, #0
 800614c:	d109      	bne.n	8006162 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	e08e      	b.n	8006270 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006152:	4b4a      	ldr	r3, [pc, #296]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e086      	b.n	8006270 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006162:	4b46      	ldr	r3, [pc, #280]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	f023 0203 	bic.w	r2, r3, #3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	4943      	ldr	r1, [pc, #268]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 8006170:	4313      	orrs	r3, r2
 8006172:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006174:	f7fd ff6e 	bl	8004054 <HAL_GetTick>
 8006178:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800617a:	e00a      	b.n	8006192 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800617c:	f7fd ff6a 	bl	8004054 <HAL_GetTick>
 8006180:	4602      	mov	r2, r0
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	f241 3288 	movw	r2, #5000	; 0x1388
 800618a:	4293      	cmp	r3, r2
 800618c:	d901      	bls.n	8006192 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800618e:	2303      	movs	r3, #3
 8006190:	e06e      	b.n	8006270 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006192:	4b3a      	ldr	r3, [pc, #232]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	f003 020c 	and.w	r2, r3, #12
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d1eb      	bne.n	800617c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f003 0302 	and.w	r3, r3, #2
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d010      	beq.n	80061d2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	689a      	ldr	r2, [r3, #8]
 80061b4:	4b31      	ldr	r3, [pc, #196]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80061bc:	429a      	cmp	r2, r3
 80061be:	d208      	bcs.n	80061d2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061c0:	4b2e      	ldr	r3, [pc, #184]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	492b      	ldr	r1, [pc, #172]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 80061ce:	4313      	orrs	r3, r2
 80061d0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80061d2:	4b29      	ldr	r3, [pc, #164]	; (8006278 <HAL_RCC_ClockConfig+0x1ec>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f003 0307 	and.w	r3, r3, #7
 80061da:	683a      	ldr	r2, [r7, #0]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d210      	bcs.n	8006202 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061e0:	4b25      	ldr	r3, [pc, #148]	; (8006278 <HAL_RCC_ClockConfig+0x1ec>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f023 0207 	bic.w	r2, r3, #7
 80061e8:	4923      	ldr	r1, [pc, #140]	; (8006278 <HAL_RCC_ClockConfig+0x1ec>)
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061f0:	4b21      	ldr	r3, [pc, #132]	; (8006278 <HAL_RCC_ClockConfig+0x1ec>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 0307 	and.w	r3, r3, #7
 80061f8:	683a      	ldr	r2, [r7, #0]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d001      	beq.n	8006202 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e036      	b.n	8006270 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 0304 	and.w	r3, r3, #4
 800620a:	2b00      	cmp	r3, #0
 800620c:	d008      	beq.n	8006220 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800620e:	4b1b      	ldr	r3, [pc, #108]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	4918      	ldr	r1, [pc, #96]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 800621c:	4313      	orrs	r3, r2
 800621e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f003 0308 	and.w	r3, r3, #8
 8006228:	2b00      	cmp	r3, #0
 800622a:	d009      	beq.n	8006240 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800622c:	4b13      	ldr	r3, [pc, #76]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	691b      	ldr	r3, [r3, #16]
 8006238:	00db      	lsls	r3, r3, #3
 800623a:	4910      	ldr	r1, [pc, #64]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 800623c:	4313      	orrs	r3, r2
 800623e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006240:	f000 f824 	bl	800628c <HAL_RCC_GetSysClockFreq>
 8006244:	4602      	mov	r2, r0
 8006246:	4b0d      	ldr	r3, [pc, #52]	; (800627c <HAL_RCC_ClockConfig+0x1f0>)
 8006248:	689b      	ldr	r3, [r3, #8]
 800624a:	091b      	lsrs	r3, r3, #4
 800624c:	f003 030f 	and.w	r3, r3, #15
 8006250:	490b      	ldr	r1, [pc, #44]	; (8006280 <HAL_RCC_ClockConfig+0x1f4>)
 8006252:	5ccb      	ldrb	r3, [r1, r3]
 8006254:	f003 031f 	and.w	r3, r3, #31
 8006258:	fa22 f303 	lsr.w	r3, r2, r3
 800625c:	4a09      	ldr	r2, [pc, #36]	; (8006284 <HAL_RCC_ClockConfig+0x1f8>)
 800625e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006260:	4b09      	ldr	r3, [pc, #36]	; (8006288 <HAL_RCC_ClockConfig+0x1fc>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4618      	mov	r0, r3
 8006266:	f7fd fea5 	bl	8003fb4 <HAL_InitTick>
 800626a:	4603      	mov	r3, r0
 800626c:	72fb      	strb	r3, [r7, #11]

  return status;
 800626e:	7afb      	ldrb	r3, [r7, #11]
}
 8006270:	4618      	mov	r0, r3
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}
 8006278:	40022000 	.word	0x40022000
 800627c:	40021000 	.word	0x40021000
 8006280:	08009840 	.word	0x08009840
 8006284:	2000000c 	.word	0x2000000c
 8006288:	20000010 	.word	0x20000010

0800628c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800628c:	b480      	push	{r7}
 800628e:	b089      	sub	sp, #36	; 0x24
 8006290:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006292:	2300      	movs	r3, #0
 8006294:	61fb      	str	r3, [r7, #28]
 8006296:	2300      	movs	r3, #0
 8006298:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800629a:	4b3e      	ldr	r3, [pc, #248]	; (8006394 <HAL_RCC_GetSysClockFreq+0x108>)
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	f003 030c 	and.w	r3, r3, #12
 80062a2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062a4:	4b3b      	ldr	r3, [pc, #236]	; (8006394 <HAL_RCC_GetSysClockFreq+0x108>)
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	f003 0303 	and.w	r3, r3, #3
 80062ac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d005      	beq.n	80062c0 <HAL_RCC_GetSysClockFreq+0x34>
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	2b0c      	cmp	r3, #12
 80062b8:	d121      	bne.n	80062fe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2b01      	cmp	r3, #1
 80062be:	d11e      	bne.n	80062fe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80062c0:	4b34      	ldr	r3, [pc, #208]	; (8006394 <HAL_RCC_GetSysClockFreq+0x108>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0308 	and.w	r3, r3, #8
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d107      	bne.n	80062dc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80062cc:	4b31      	ldr	r3, [pc, #196]	; (8006394 <HAL_RCC_GetSysClockFreq+0x108>)
 80062ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062d2:	0a1b      	lsrs	r3, r3, #8
 80062d4:	f003 030f 	and.w	r3, r3, #15
 80062d8:	61fb      	str	r3, [r7, #28]
 80062da:	e005      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80062dc:	4b2d      	ldr	r3, [pc, #180]	; (8006394 <HAL_RCC_GetSysClockFreq+0x108>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	091b      	lsrs	r3, r3, #4
 80062e2:	f003 030f 	and.w	r3, r3, #15
 80062e6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80062e8:	4a2b      	ldr	r2, [pc, #172]	; (8006398 <HAL_RCC_GetSysClockFreq+0x10c>)
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062f0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d10d      	bne.n	8006314 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80062fc:	e00a      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	2b04      	cmp	r3, #4
 8006302:	d102      	bne.n	800630a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006304:	4b25      	ldr	r3, [pc, #148]	; (800639c <HAL_RCC_GetSysClockFreq+0x110>)
 8006306:	61bb      	str	r3, [r7, #24]
 8006308:	e004      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	2b08      	cmp	r3, #8
 800630e:	d101      	bne.n	8006314 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006310:	4b23      	ldr	r3, [pc, #140]	; (80063a0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006312:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	2b0c      	cmp	r3, #12
 8006318:	d134      	bne.n	8006384 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800631a:	4b1e      	ldr	r3, [pc, #120]	; (8006394 <HAL_RCC_GetSysClockFreq+0x108>)
 800631c:	68db      	ldr	r3, [r3, #12]
 800631e:	f003 0303 	and.w	r3, r3, #3
 8006322:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006324:	68bb      	ldr	r3, [r7, #8]
 8006326:	2b02      	cmp	r3, #2
 8006328:	d003      	beq.n	8006332 <HAL_RCC_GetSysClockFreq+0xa6>
 800632a:	68bb      	ldr	r3, [r7, #8]
 800632c:	2b03      	cmp	r3, #3
 800632e:	d003      	beq.n	8006338 <HAL_RCC_GetSysClockFreq+0xac>
 8006330:	e005      	b.n	800633e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006332:	4b1a      	ldr	r3, [pc, #104]	; (800639c <HAL_RCC_GetSysClockFreq+0x110>)
 8006334:	617b      	str	r3, [r7, #20]
      break;
 8006336:	e005      	b.n	8006344 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006338:	4b19      	ldr	r3, [pc, #100]	; (80063a0 <HAL_RCC_GetSysClockFreq+0x114>)
 800633a:	617b      	str	r3, [r7, #20]
      break;
 800633c:	e002      	b.n	8006344 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800633e:	69fb      	ldr	r3, [r7, #28]
 8006340:	617b      	str	r3, [r7, #20]
      break;
 8006342:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006344:	4b13      	ldr	r3, [pc, #76]	; (8006394 <HAL_RCC_GetSysClockFreq+0x108>)
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	091b      	lsrs	r3, r3, #4
 800634a:	f003 0307 	and.w	r3, r3, #7
 800634e:	3301      	adds	r3, #1
 8006350:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006352:	4b10      	ldr	r3, [pc, #64]	; (8006394 <HAL_RCC_GetSysClockFreq+0x108>)
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	0a1b      	lsrs	r3, r3, #8
 8006358:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	fb03 f202 	mul.w	r2, r3, r2
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	fbb2 f3f3 	udiv	r3, r2, r3
 8006368:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800636a:	4b0a      	ldr	r3, [pc, #40]	; (8006394 <HAL_RCC_GetSysClockFreq+0x108>)
 800636c:	68db      	ldr	r3, [r3, #12]
 800636e:	0e5b      	lsrs	r3, r3, #25
 8006370:	f003 0303 	and.w	r3, r3, #3
 8006374:	3301      	adds	r3, #1
 8006376:	005b      	lsls	r3, r3, #1
 8006378:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800637a:	697a      	ldr	r2, [r7, #20]
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006382:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006384:	69bb      	ldr	r3, [r7, #24]
}
 8006386:	4618      	mov	r0, r3
 8006388:	3724      	adds	r7, #36	; 0x24
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	40021000 	.word	0x40021000
 8006398:	08009850 	.word	0x08009850
 800639c:	00f42400 	.word	0x00f42400
 80063a0:	007a1200 	.word	0x007a1200

080063a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b086      	sub	sp, #24
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80063ac:	2300      	movs	r3, #0
 80063ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80063b0:	4b2a      	ldr	r3, [pc, #168]	; (800645c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80063b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d003      	beq.n	80063c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80063bc:	f7ff f9ee 	bl	800579c <HAL_PWREx_GetVoltageRange>
 80063c0:	6178      	str	r0, [r7, #20]
 80063c2:	e014      	b.n	80063ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80063c4:	4b25      	ldr	r3, [pc, #148]	; (800645c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80063c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063c8:	4a24      	ldr	r2, [pc, #144]	; (800645c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80063ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063ce:	6593      	str	r3, [r2, #88]	; 0x58
 80063d0:	4b22      	ldr	r3, [pc, #136]	; (800645c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80063d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063d8:	60fb      	str	r3, [r7, #12]
 80063da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80063dc:	f7ff f9de 	bl	800579c <HAL_PWREx_GetVoltageRange>
 80063e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80063e2:	4b1e      	ldr	r3, [pc, #120]	; (800645c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80063e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063e6:	4a1d      	ldr	r2, [pc, #116]	; (800645c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80063e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80063ec:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063f4:	d10b      	bne.n	800640e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2b80      	cmp	r3, #128	; 0x80
 80063fa:	d919      	bls.n	8006430 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2ba0      	cmp	r3, #160	; 0xa0
 8006400:	d902      	bls.n	8006408 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006402:	2302      	movs	r3, #2
 8006404:	613b      	str	r3, [r7, #16]
 8006406:	e013      	b.n	8006430 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006408:	2301      	movs	r3, #1
 800640a:	613b      	str	r3, [r7, #16]
 800640c:	e010      	b.n	8006430 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2b80      	cmp	r3, #128	; 0x80
 8006412:	d902      	bls.n	800641a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006414:	2303      	movs	r3, #3
 8006416:	613b      	str	r3, [r7, #16]
 8006418:	e00a      	b.n	8006430 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2b80      	cmp	r3, #128	; 0x80
 800641e:	d102      	bne.n	8006426 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006420:	2302      	movs	r3, #2
 8006422:	613b      	str	r3, [r7, #16]
 8006424:	e004      	b.n	8006430 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2b70      	cmp	r3, #112	; 0x70
 800642a:	d101      	bne.n	8006430 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800642c:	2301      	movs	r3, #1
 800642e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006430:	4b0b      	ldr	r3, [pc, #44]	; (8006460 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f023 0207 	bic.w	r2, r3, #7
 8006438:	4909      	ldr	r1, [pc, #36]	; (8006460 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800643a:	693b      	ldr	r3, [r7, #16]
 800643c:	4313      	orrs	r3, r2
 800643e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006440:	4b07      	ldr	r3, [pc, #28]	; (8006460 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0307 	and.w	r3, r3, #7
 8006448:	693a      	ldr	r2, [r7, #16]
 800644a:	429a      	cmp	r2, r3
 800644c:	d001      	beq.n	8006452 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800644e:	2301      	movs	r3, #1
 8006450:	e000      	b.n	8006454 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006452:	2300      	movs	r3, #0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3718      	adds	r7, #24
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}
 800645c:	40021000 	.word	0x40021000
 8006460:	40022000 	.word	0x40022000

08006464 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b086      	sub	sp, #24
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800646c:	2300      	movs	r3, #0
 800646e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006470:	2300      	movs	r3, #0
 8006472:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800647c:	2b00      	cmp	r3, #0
 800647e:	d031      	beq.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006484:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006488:	d01a      	beq.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800648a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800648e:	d814      	bhi.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006490:	2b00      	cmp	r3, #0
 8006492:	d009      	beq.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006494:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006498:	d10f      	bne.n	80064ba <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800649a:	4b5d      	ldr	r3, [pc, #372]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	4a5c      	ldr	r2, [pc, #368]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064a4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80064a6:	e00c      	b.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	3304      	adds	r3, #4
 80064ac:	2100      	movs	r1, #0
 80064ae:	4618      	mov	r0, r3
 80064b0:	f000 f9de 	bl	8006870 <RCCEx_PLLSAI1_Config>
 80064b4:	4603      	mov	r3, r0
 80064b6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80064b8:	e003      	b.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	74fb      	strb	r3, [r7, #19]
      break;
 80064be:	e000      	b.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80064c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064c2:	7cfb      	ldrb	r3, [r7, #19]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d10b      	bne.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80064c8:	4b51      	ldr	r3, [pc, #324]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80064ce:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064d6:	494e      	ldr	r1, [pc, #312]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064d8:	4313      	orrs	r3, r2
 80064da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80064de:	e001      	b.n	80064e4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064e0:	7cfb      	ldrb	r3, [r7, #19]
 80064e2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	f000 809e 	beq.w	800662e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064f2:	2300      	movs	r3, #0
 80064f4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80064f6:	4b46      	ldr	r3, [pc, #280]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80064f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d101      	bne.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8006502:	2301      	movs	r3, #1
 8006504:	e000      	b.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006506:	2300      	movs	r3, #0
 8006508:	2b00      	cmp	r3, #0
 800650a:	d00d      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800650c:	4b40      	ldr	r3, [pc, #256]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800650e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006510:	4a3f      	ldr	r2, [pc, #252]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006512:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006516:	6593      	str	r3, [r2, #88]	; 0x58
 8006518:	4b3d      	ldr	r3, [pc, #244]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800651a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800651c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006520:	60bb      	str	r3, [r7, #8]
 8006522:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006524:	2301      	movs	r3, #1
 8006526:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006528:	4b3a      	ldr	r3, [pc, #232]	; (8006614 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a39      	ldr	r2, [pc, #228]	; (8006614 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800652e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006532:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006534:	f7fd fd8e 	bl	8004054 <HAL_GetTick>
 8006538:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800653a:	e009      	b.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800653c:	f7fd fd8a 	bl	8004054 <HAL_GetTick>
 8006540:	4602      	mov	r2, r0
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	1ad3      	subs	r3, r2, r3
 8006546:	2b02      	cmp	r3, #2
 8006548:	d902      	bls.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800654a:	2303      	movs	r3, #3
 800654c:	74fb      	strb	r3, [r7, #19]
        break;
 800654e:	e005      	b.n	800655c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006550:	4b30      	ldr	r3, [pc, #192]	; (8006614 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006558:	2b00      	cmp	r3, #0
 800655a:	d0ef      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800655c:	7cfb      	ldrb	r3, [r7, #19]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d15a      	bne.n	8006618 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006562:	4b2b      	ldr	r3, [pc, #172]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006564:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006568:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800656c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d01e      	beq.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	429a      	cmp	r2, r3
 800657c:	d019      	beq.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800657e:	4b24      	ldr	r3, [pc, #144]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006580:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006584:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006588:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800658a:	4b21      	ldr	r3, [pc, #132]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800658c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006590:	4a1f      	ldr	r2, [pc, #124]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006592:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006596:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800659a:	4b1d      	ldr	r3, [pc, #116]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800659c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065a0:	4a1b      	ldr	r2, [pc, #108]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80065a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80065aa:	4a19      	ldr	r2, [pc, #100]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	f003 0301 	and.w	r3, r3, #1
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d016      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065bc:	f7fd fd4a 	bl	8004054 <HAL_GetTick>
 80065c0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065c2:	e00b      	b.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065c4:	f7fd fd46 	bl	8004054 <HAL_GetTick>
 80065c8:	4602      	mov	r2, r0
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	1ad3      	subs	r3, r2, r3
 80065ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d902      	bls.n	80065dc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	74fb      	strb	r3, [r7, #19]
            break;
 80065da:	e006      	b.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80065dc:	4b0c      	ldr	r3, [pc, #48]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065e2:	f003 0302 	and.w	r3, r3, #2
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d0ec      	beq.n	80065c4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80065ea:	7cfb      	ldrb	r3, [r7, #19]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d10b      	bne.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80065f0:	4b07      	ldr	r3, [pc, #28]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80065f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065fe:	4904      	ldr	r1, [pc, #16]	; (8006610 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006600:	4313      	orrs	r3, r2
 8006602:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006606:	e009      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006608:	7cfb      	ldrb	r3, [r7, #19]
 800660a:	74bb      	strb	r3, [r7, #18]
 800660c:	e006      	b.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800660e:	bf00      	nop
 8006610:	40021000 	.word	0x40021000
 8006614:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006618:	7cfb      	ldrb	r3, [r7, #19]
 800661a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800661c:	7c7b      	ldrb	r3, [r7, #17]
 800661e:	2b01      	cmp	r3, #1
 8006620:	d105      	bne.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006622:	4b8a      	ldr	r3, [pc, #552]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006626:	4a89      	ldr	r2, [pc, #548]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006628:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800662c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f003 0301 	and.w	r3, r3, #1
 8006636:	2b00      	cmp	r3, #0
 8006638:	d00a      	beq.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800663a:	4b84      	ldr	r3, [pc, #528]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800663c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006640:	f023 0203 	bic.w	r2, r3, #3
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a1b      	ldr	r3, [r3, #32]
 8006648:	4980      	ldr	r1, [pc, #512]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800664a:	4313      	orrs	r3, r2
 800664c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0302 	and.w	r3, r3, #2
 8006658:	2b00      	cmp	r3, #0
 800665a:	d00a      	beq.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800665c:	4b7b      	ldr	r3, [pc, #492]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800665e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006662:	f023 020c 	bic.w	r2, r3, #12
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800666a:	4978      	ldr	r1, [pc, #480]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800666c:	4313      	orrs	r3, r2
 800666e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 0320 	and.w	r3, r3, #32
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00a      	beq.n	8006694 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800667e:	4b73      	ldr	r3, [pc, #460]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006680:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006684:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800668c:	496f      	ldr	r1, [pc, #444]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800668e:	4313      	orrs	r3, r2
 8006690:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800669c:	2b00      	cmp	r3, #0
 800669e:	d00a      	beq.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80066a0:	4b6a      	ldr	r3, [pc, #424]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066a6:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066ae:	4967      	ldr	r1, [pc, #412]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066b0:	4313      	orrs	r3, r2
 80066b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d00a      	beq.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80066c2:	4b62      	ldr	r3, [pc, #392]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066d0:	495e      	ldr	r1, [pc, #376]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066d2:	4313      	orrs	r3, r2
 80066d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d00a      	beq.n	80066fa <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80066e4:	4b59      	ldr	r3, [pc, #356]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066ea:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066f2:	4956      	ldr	r1, [pc, #344]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80066f4:	4313      	orrs	r3, r2
 80066f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006702:	2b00      	cmp	r3, #0
 8006704:	d00a      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006706:	4b51      	ldr	r3, [pc, #324]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006708:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800670c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006714:	494d      	ldr	r1, [pc, #308]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006716:	4313      	orrs	r3, r2
 8006718:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006724:	2b00      	cmp	r3, #0
 8006726:	d028      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006728:	4b48      	ldr	r3, [pc, #288]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800672a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800672e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006736:	4945      	ldr	r1, [pc, #276]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006738:	4313      	orrs	r3, r2
 800673a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006742:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006746:	d106      	bne.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006748:	4b40      	ldr	r3, [pc, #256]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	4a3f      	ldr	r2, [pc, #252]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800674e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006752:	60d3      	str	r3, [r2, #12]
 8006754:	e011      	b.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800675a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800675e:	d10c      	bne.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	3304      	adds	r3, #4
 8006764:	2101      	movs	r1, #1
 8006766:	4618      	mov	r0, r3
 8006768:	f000 f882 	bl	8006870 <RCCEx_PLLSAI1_Config>
 800676c:	4603      	mov	r3, r0
 800676e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006770:	7cfb      	ldrb	r3, [r7, #19]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d001      	beq.n	800677a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8006776:	7cfb      	ldrb	r3, [r7, #19]
 8006778:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d028      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006786:	4b31      	ldr	r3, [pc, #196]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006788:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800678c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006794:	492d      	ldr	r1, [pc, #180]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006796:	4313      	orrs	r3, r2
 8006798:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80067a4:	d106      	bne.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067a6:	4b29      	ldr	r3, [pc, #164]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	4a28      	ldr	r2, [pc, #160]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80067b0:	60d3      	str	r3, [r2, #12]
 80067b2:	e011      	b.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80067bc:	d10c      	bne.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	3304      	adds	r3, #4
 80067c2:	2101      	movs	r1, #1
 80067c4:	4618      	mov	r0, r3
 80067c6:	f000 f853 	bl	8006870 <RCCEx_PLLSAI1_Config>
 80067ca:	4603      	mov	r3, r0
 80067cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80067ce:	7cfb      	ldrb	r3, [r7, #19]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d001      	beq.n	80067d8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80067d4:	7cfb      	ldrb	r3, [r7, #19]
 80067d6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d01c      	beq.n	800681e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80067e4:	4b19      	ldr	r3, [pc, #100]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067ea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067f2:	4916      	ldr	r1, [pc, #88]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80067f4:	4313      	orrs	r3, r2
 80067f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006802:	d10c      	bne.n	800681e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	3304      	adds	r3, #4
 8006808:	2102      	movs	r1, #2
 800680a:	4618      	mov	r0, r3
 800680c:	f000 f830 	bl	8006870 <RCCEx_PLLSAI1_Config>
 8006810:	4603      	mov	r3, r0
 8006812:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006814:	7cfb      	ldrb	r3, [r7, #19]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d001      	beq.n	800681e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800681a:	7cfb      	ldrb	r3, [r7, #19]
 800681c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00a      	beq.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800682a:	4b08      	ldr	r3, [pc, #32]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800682c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006830:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006838:	4904      	ldr	r1, [pc, #16]	; (800684c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800683a:	4313      	orrs	r3, r2
 800683c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006840:	7cbb      	ldrb	r3, [r7, #18]
}
 8006842:	4618      	mov	r0, r3
 8006844:	3718      	adds	r7, #24
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}
 800684a:	bf00      	nop
 800684c:	40021000 	.word	0x40021000

08006850 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006850:	b480      	push	{r7}
 8006852:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006854:	4b05      	ldr	r3, [pc, #20]	; (800686c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a04      	ldr	r2, [pc, #16]	; (800686c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800685a:	f043 0304 	orr.w	r3, r3, #4
 800685e:	6013      	str	r3, [r2, #0]
}
 8006860:	bf00      	nop
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	40021000 	.word	0x40021000

08006870 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b084      	sub	sp, #16
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800687a:	2300      	movs	r3, #0
 800687c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800687e:	4b74      	ldr	r3, [pc, #464]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	f003 0303 	and.w	r3, r3, #3
 8006886:	2b00      	cmp	r3, #0
 8006888:	d018      	beq.n	80068bc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800688a:	4b71      	ldr	r3, [pc, #452]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 800688c:	68db      	ldr	r3, [r3, #12]
 800688e:	f003 0203 	and.w	r2, r3, #3
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	429a      	cmp	r2, r3
 8006898:	d10d      	bne.n	80068b6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
       ||
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d009      	beq.n	80068b6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80068a2:	4b6b      	ldr	r3, [pc, #428]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068a4:	68db      	ldr	r3, [r3, #12]
 80068a6:	091b      	lsrs	r3, r3, #4
 80068a8:	f003 0307 	and.w	r3, r3, #7
 80068ac:	1c5a      	adds	r2, r3, #1
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	685b      	ldr	r3, [r3, #4]
       ||
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d047      	beq.n	8006946 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	73fb      	strb	r3, [r7, #15]
 80068ba:	e044      	b.n	8006946 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2b03      	cmp	r3, #3
 80068c2:	d018      	beq.n	80068f6 <RCCEx_PLLSAI1_Config+0x86>
 80068c4:	2b03      	cmp	r3, #3
 80068c6:	d825      	bhi.n	8006914 <RCCEx_PLLSAI1_Config+0xa4>
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d002      	beq.n	80068d2 <RCCEx_PLLSAI1_Config+0x62>
 80068cc:	2b02      	cmp	r3, #2
 80068ce:	d009      	beq.n	80068e4 <RCCEx_PLLSAI1_Config+0x74>
 80068d0:	e020      	b.n	8006914 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80068d2:	4b5f      	ldr	r3, [pc, #380]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 0302 	and.w	r3, r3, #2
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d11d      	bne.n	800691a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068e2:	e01a      	b.n	800691a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80068e4:	4b5a      	ldr	r3, [pc, #360]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d116      	bne.n	800691e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068f4:	e013      	b.n	800691e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80068f6:	4b56      	ldr	r3, [pc, #344]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d10f      	bne.n	8006922 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006902:	4b53      	ldr	r3, [pc, #332]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d109      	bne.n	8006922 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006912:	e006      	b.n	8006922 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	73fb      	strb	r3, [r7, #15]
      break;
 8006918:	e004      	b.n	8006924 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800691a:	bf00      	nop
 800691c:	e002      	b.n	8006924 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800691e:	bf00      	nop
 8006920:	e000      	b.n	8006924 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006922:	bf00      	nop
    }

    if(status == HAL_OK)
 8006924:	7bfb      	ldrb	r3, [r7, #15]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d10d      	bne.n	8006946 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800692a:	4b49      	ldr	r3, [pc, #292]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 800692c:	68db      	ldr	r3, [r3, #12]
 800692e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6819      	ldr	r1, [r3, #0]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	3b01      	subs	r3, #1
 800693c:	011b      	lsls	r3, r3, #4
 800693e:	430b      	orrs	r3, r1
 8006940:	4943      	ldr	r1, [pc, #268]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006942:	4313      	orrs	r3, r2
 8006944:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006946:	7bfb      	ldrb	r3, [r7, #15]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d17c      	bne.n	8006a46 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800694c:	4b40      	ldr	r3, [pc, #256]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a3f      	ldr	r2, [pc, #252]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006952:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006956:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006958:	f7fd fb7c 	bl	8004054 <HAL_GetTick>
 800695c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800695e:	e009      	b.n	8006974 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006960:	f7fd fb78 	bl	8004054 <HAL_GetTick>
 8006964:	4602      	mov	r2, r0
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	1ad3      	subs	r3, r2, r3
 800696a:	2b02      	cmp	r3, #2
 800696c:	d902      	bls.n	8006974 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800696e:	2303      	movs	r3, #3
 8006970:	73fb      	strb	r3, [r7, #15]
        break;
 8006972:	e005      	b.n	8006980 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006974:	4b36      	ldr	r3, [pc, #216]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800697c:	2b00      	cmp	r3, #0
 800697e:	d1ef      	bne.n	8006960 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006980:	7bfb      	ldrb	r3, [r7, #15]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d15f      	bne.n	8006a46 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d110      	bne.n	80069ae <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800698c:	4b30      	ldr	r3, [pc, #192]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006994:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	6892      	ldr	r2, [r2, #8]
 800699c:	0211      	lsls	r1, r2, #8
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	68d2      	ldr	r2, [r2, #12]
 80069a2:	06d2      	lsls	r2, r2, #27
 80069a4:	430a      	orrs	r2, r1
 80069a6:	492a      	ldr	r1, [pc, #168]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069a8:	4313      	orrs	r3, r2
 80069aa:	610b      	str	r3, [r1, #16]
 80069ac:	e027      	b.n	80069fe <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d112      	bne.n	80069da <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80069b4:	4b26      	ldr	r3, [pc, #152]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069b6:	691b      	ldr	r3, [r3, #16]
 80069b8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80069bc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	6892      	ldr	r2, [r2, #8]
 80069c4:	0211      	lsls	r1, r2, #8
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	6912      	ldr	r2, [r2, #16]
 80069ca:	0852      	lsrs	r2, r2, #1
 80069cc:	3a01      	subs	r2, #1
 80069ce:	0552      	lsls	r2, r2, #21
 80069d0:	430a      	orrs	r2, r1
 80069d2:	491f      	ldr	r1, [pc, #124]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069d4:	4313      	orrs	r3, r2
 80069d6:	610b      	str	r3, [r1, #16]
 80069d8:	e011      	b.n	80069fe <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80069da:	4b1d      	ldr	r3, [pc, #116]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069dc:	691b      	ldr	r3, [r3, #16]
 80069de:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80069e2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80069e6:	687a      	ldr	r2, [r7, #4]
 80069e8:	6892      	ldr	r2, [r2, #8]
 80069ea:	0211      	lsls	r1, r2, #8
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	6952      	ldr	r2, [r2, #20]
 80069f0:	0852      	lsrs	r2, r2, #1
 80069f2:	3a01      	subs	r2, #1
 80069f4:	0652      	lsls	r2, r2, #25
 80069f6:	430a      	orrs	r2, r1
 80069f8:	4915      	ldr	r1, [pc, #84]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 80069fa:	4313      	orrs	r3, r2
 80069fc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80069fe:	4b14      	ldr	r3, [pc, #80]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a13      	ldr	r2, [pc, #76]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a04:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006a08:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a0a:	f7fd fb23 	bl	8004054 <HAL_GetTick>
 8006a0e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006a10:	e009      	b.n	8006a26 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006a12:	f7fd fb1f 	bl	8004054 <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d902      	bls.n	8006a26 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	73fb      	strb	r3, [r7, #15]
          break;
 8006a24:	e005      	b.n	8006a32 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006a26:	4b0a      	ldr	r3, [pc, #40]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d0ef      	beq.n	8006a12 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006a32:	7bfb      	ldrb	r3, [r7, #15]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d106      	bne.n	8006a46 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006a38:	4b05      	ldr	r3, [pc, #20]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a3a:	691a      	ldr	r2, [r3, #16]
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	4903      	ldr	r1, [pc, #12]	; (8006a50 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a48:	4618      	mov	r0, r3
 8006a4a:	3710      	adds	r7, #16
 8006a4c:	46bd      	mov	sp, r7
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	40021000 	.word	0x40021000

08006a54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d101      	bne.n	8006a66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006a62:	2301      	movs	r3, #1
 8006a64:	e095      	b.n	8006b92 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d108      	bne.n	8006a80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006a76:	d009      	beq.n	8006a8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	61da      	str	r2, [r3, #28]
 8006a7e:	e005      	b.n	8006a8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d106      	bne.n	8006aac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f7fd f8fe 	bl	8003ca8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2202      	movs	r2, #2
 8006ab0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681a      	ldr	r2, [r3, #0]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ac2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006acc:	d902      	bls.n	8006ad4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	60fb      	str	r3, [r7, #12]
 8006ad2:	e002      	b.n	8006ada <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006ad4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ad8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	68db      	ldr	r3, [r3, #12]
 8006ade:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006ae2:	d007      	beq.n	8006af4 <HAL_SPI_Init+0xa0>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006aec:	d002      	beq.n	8006af4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006b04:	431a      	orrs	r2, r3
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	691b      	ldr	r3, [r3, #16]
 8006b0a:	f003 0302 	and.w	r3, r3, #2
 8006b0e:	431a      	orrs	r2, r3
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	695b      	ldr	r3, [r3, #20]
 8006b14:	f003 0301 	and.w	r3, r3, #1
 8006b18:	431a      	orrs	r2, r3
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b22:	431a      	orrs	r2, r3
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	69db      	ldr	r3, [r3, #28]
 8006b28:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b2c:	431a      	orrs	r2, r3
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b36:	ea42 0103 	orr.w	r1, r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006b3e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	430a      	orrs	r2, r1
 8006b48:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	699b      	ldr	r3, [r3, #24]
 8006b4e:	0c1b      	lsrs	r3, r3, #16
 8006b50:	f003 0204 	and.w	r2, r3, #4
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b58:	f003 0310 	and.w	r3, r3, #16
 8006b5c:	431a      	orrs	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b62:	f003 0308 	and.w	r3, r3, #8
 8006b66:	431a      	orrs	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006b70:	ea42 0103 	orr.w	r1, r2, r3
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	430a      	orrs	r2, r1
 8006b80:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	2200      	movs	r2, #0
 8006b86:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2201      	movs	r2, #1
 8006b8c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006b90:	2300      	movs	r3, #0
}
 8006b92:	4618      	mov	r0, r3
 8006b94:	3710      	adds	r7, #16
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}

08006b9a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b9a:	b580      	push	{r7, lr}
 8006b9c:	b088      	sub	sp, #32
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	60f8      	str	r0, [r7, #12]
 8006ba2:	60b9      	str	r1, [r7, #8]
 8006ba4:	603b      	str	r3, [r7, #0]
 8006ba6:	4613      	mov	r3, r2
 8006ba8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006baa:	2300      	movs	r3, #0
 8006bac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d101      	bne.n	8006bbc <HAL_SPI_Transmit+0x22>
 8006bb8:	2302      	movs	r3, #2
 8006bba:	e158      	b.n	8006e6e <HAL_SPI_Transmit+0x2d4>
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	2201      	movs	r2, #1
 8006bc0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006bc4:	f7fd fa46 	bl	8004054 <HAL_GetTick>
 8006bc8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006bca:	88fb      	ldrh	r3, [r7, #6]
 8006bcc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d002      	beq.n	8006be0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006bda:	2302      	movs	r3, #2
 8006bdc:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006bde:	e13d      	b.n	8006e5c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8006be0:	68bb      	ldr	r3, [r7, #8]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d002      	beq.n	8006bec <HAL_SPI_Transmit+0x52>
 8006be6:	88fb      	ldrh	r3, [r7, #6]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d102      	bne.n	8006bf2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006bf0:	e134      	b.n	8006e5c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	2203      	movs	r2, #3
 8006bf6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	68ba      	ldr	r2, [r7, #8]
 8006c04:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	88fa      	ldrh	r2, [r7, #6]
 8006c0a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	88fa      	ldrh	r2, [r7, #6]
 8006c10:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	2200      	movs	r2, #0
 8006c16:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2200      	movs	r2, #0
 8006c24:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2200      	movs	r2, #0
 8006c32:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c3c:	d10f      	bne.n	8006c5e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	681a      	ldr	r2, [r3, #0]
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c68:	2b40      	cmp	r3, #64	; 0x40
 8006c6a:	d007      	beq.n	8006c7c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	68db      	ldr	r3, [r3, #12]
 8006c80:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006c84:	d94b      	bls.n	8006d1e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d002      	beq.n	8006c94 <HAL_SPI_Transmit+0xfa>
 8006c8e:	8afb      	ldrh	r3, [r7, #22]
 8006c90:	2b01      	cmp	r3, #1
 8006c92:	d13e      	bne.n	8006d12 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c98:	881a      	ldrh	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ca4:	1c9a      	adds	r2, r3, #2
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	3b01      	subs	r3, #1
 8006cb2:	b29a      	uxth	r2, r3
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006cb8:	e02b      	b.n	8006d12 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	f003 0302 	and.w	r3, r3, #2
 8006cc4:	2b02      	cmp	r3, #2
 8006cc6:	d112      	bne.n	8006cee <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ccc:	881a      	ldrh	r2, [r3, #0]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cd8:	1c9a      	adds	r2, r3, #2
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	3b01      	subs	r3, #1
 8006ce6:	b29a      	uxth	r2, r3
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006cec:	e011      	b.n	8006d12 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006cee:	f7fd f9b1 	bl	8004054 <HAL_GetTick>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	69bb      	ldr	r3, [r7, #24]
 8006cf6:	1ad3      	subs	r3, r2, r3
 8006cf8:	683a      	ldr	r2, [r7, #0]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d803      	bhi.n	8006d06 <HAL_SPI_Transmit+0x16c>
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d04:	d102      	bne.n	8006d0c <HAL_SPI_Transmit+0x172>
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d102      	bne.n	8006d12 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8006d0c:	2303      	movs	r3, #3
 8006d0e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006d10:	e0a4      	b.n	8006e5c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d1ce      	bne.n	8006cba <HAL_SPI_Transmit+0x120>
 8006d1c:	e07c      	b.n	8006e18 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	685b      	ldr	r3, [r3, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d002      	beq.n	8006d2c <HAL_SPI_Transmit+0x192>
 8006d26:	8afb      	ldrh	r3, [r7, #22]
 8006d28:	2b01      	cmp	r3, #1
 8006d2a:	d170      	bne.n	8006e0e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	2b01      	cmp	r3, #1
 8006d34:	d912      	bls.n	8006d5c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d3a:	881a      	ldrh	r2, [r3, #0]
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d46:	1c9a      	adds	r2, r3, #2
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d50:	b29b      	uxth	r3, r3
 8006d52:	3b02      	subs	r3, #2
 8006d54:	b29a      	uxth	r2, r3
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006d5a:	e058      	b.n	8006e0e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	330c      	adds	r3, #12
 8006d66:	7812      	ldrb	r2, [r2, #0]
 8006d68:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d6e:	1c5a      	adds	r2, r3, #1
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	3b01      	subs	r3, #1
 8006d7c:	b29a      	uxth	r2, r3
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006d82:	e044      	b.n	8006e0e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	f003 0302 	and.w	r3, r3, #2
 8006d8e:	2b02      	cmp	r3, #2
 8006d90:	d12b      	bne.n	8006dea <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d912      	bls.n	8006dc2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006da0:	881a      	ldrh	r2, [r3, #0]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dac:	1c9a      	adds	r2, r3, #2
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	3b02      	subs	r3, #2
 8006dba:	b29a      	uxth	r2, r3
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006dc0:	e025      	b.n	8006e0e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	330c      	adds	r3, #12
 8006dcc:	7812      	ldrb	r2, [r2, #0]
 8006dce:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dd4:	1c5a      	adds	r2, r3, #1
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	3b01      	subs	r3, #1
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006de8:	e011      	b.n	8006e0e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006dea:	f7fd f933 	bl	8004054 <HAL_GetTick>
 8006dee:	4602      	mov	r2, r0
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	1ad3      	subs	r3, r2, r3
 8006df4:	683a      	ldr	r2, [r7, #0]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d803      	bhi.n	8006e02 <HAL_SPI_Transmit+0x268>
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e00:	d102      	bne.n	8006e08 <HAL_SPI_Transmit+0x26e>
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d102      	bne.n	8006e0e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8006e08:	2303      	movs	r3, #3
 8006e0a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006e0c:	e026      	b.n	8006e5c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1b5      	bne.n	8006d84 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e18:	69ba      	ldr	r2, [r7, #24]
 8006e1a:	6839      	ldr	r1, [r7, #0]
 8006e1c:	68f8      	ldr	r0, [r7, #12]
 8006e1e:	f000 f949 	bl	80070b4 <SPI_EndRxTxTransaction>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d002      	beq.n	8006e2e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2220      	movs	r2, #32
 8006e2c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d10a      	bne.n	8006e4c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e36:	2300      	movs	r3, #0
 8006e38:	613b      	str	r3, [r7, #16]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	613b      	str	r3, [r7, #16]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	613b      	str	r3, [r7, #16]
 8006e4a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d002      	beq.n	8006e5a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	77fb      	strb	r3, [r7, #31]
 8006e58:	e000      	b.n	8006e5c <HAL_SPI_Transmit+0x2c2>
  }

error:
 8006e5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006e6c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3720      	adds	r7, #32
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
	...

08006e78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b088      	sub	sp, #32
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	603b      	str	r3, [r7, #0]
 8006e84:	4613      	mov	r3, r2
 8006e86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006e88:	f7fd f8e4 	bl	8004054 <HAL_GetTick>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e90:	1a9b      	subs	r3, r3, r2
 8006e92:	683a      	ldr	r2, [r7, #0]
 8006e94:	4413      	add	r3, r2
 8006e96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006e98:	f7fd f8dc 	bl	8004054 <HAL_GetTick>
 8006e9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006e9e:	4b39      	ldr	r3, [pc, #228]	; (8006f84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	015b      	lsls	r3, r3, #5
 8006ea4:	0d1b      	lsrs	r3, r3, #20
 8006ea6:	69fa      	ldr	r2, [r7, #28]
 8006ea8:	fb02 f303 	mul.w	r3, r2, r3
 8006eac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006eae:	e054      	b.n	8006f5a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb6:	d050      	beq.n	8006f5a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006eb8:	f7fd f8cc 	bl	8004054 <HAL_GetTick>
 8006ebc:	4602      	mov	r2, r0
 8006ebe:	69bb      	ldr	r3, [r7, #24]
 8006ec0:	1ad3      	subs	r3, r2, r3
 8006ec2:	69fa      	ldr	r2, [r7, #28]
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d902      	bls.n	8006ece <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ec8:	69fb      	ldr	r3, [r7, #28]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d13d      	bne.n	8006f4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	685a      	ldr	r2, [r3, #4]
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006edc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ee6:	d111      	bne.n	8006f0c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ef0:	d004      	beq.n	8006efc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006efa:	d107      	bne.n	8006f0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681a      	ldr	r2, [r3, #0]
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f10:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f14:	d10f      	bne.n	8006f36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f24:	601a      	str	r2, [r3, #0]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2200      	movs	r2, #0
 8006f42:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006f46:	2303      	movs	r3, #3
 8006f48:	e017      	b.n	8006f7a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d101      	bne.n	8006f54 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006f50:	2300      	movs	r3, #0
 8006f52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	3b01      	subs	r3, #1
 8006f58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	689a      	ldr	r2, [r3, #8]
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	4013      	ands	r3, r2
 8006f64:	68ba      	ldr	r2, [r7, #8]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	bf0c      	ite	eq
 8006f6a:	2301      	moveq	r3, #1
 8006f6c:	2300      	movne	r3, #0
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	461a      	mov	r2, r3
 8006f72:	79fb      	ldrb	r3, [r7, #7]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d19b      	bne.n	8006eb0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3720      	adds	r7, #32
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	2000000c 	.word	0x2000000c

08006f88 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b08a      	sub	sp, #40	; 0x28
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	60f8      	str	r0, [r7, #12]
 8006f90:	60b9      	str	r1, [r7, #8]
 8006f92:	607a      	str	r2, [r7, #4]
 8006f94:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006f96:	2300      	movs	r3, #0
 8006f98:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006f9a:	f7fd f85b 	bl	8004054 <HAL_GetTick>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fa2:	1a9b      	subs	r3, r3, r2
 8006fa4:	683a      	ldr	r2, [r7, #0]
 8006fa6:	4413      	add	r3, r2
 8006fa8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006faa:	f7fd f853 	bl	8004054 <HAL_GetTick>
 8006fae:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	330c      	adds	r3, #12
 8006fb6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006fb8:	4b3d      	ldr	r3, [pc, #244]	; (80070b0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006fba:	681a      	ldr	r2, [r3, #0]
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	00da      	lsls	r2, r3, #3
 8006fc4:	1ad3      	subs	r3, r2, r3
 8006fc6:	0d1b      	lsrs	r3, r3, #20
 8006fc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006fca:	fb02 f303 	mul.w	r3, r2, r3
 8006fce:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006fd0:	e060      	b.n	8007094 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006fd8:	d107      	bne.n	8006fea <SPI_WaitFifoStateUntilTimeout+0x62>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d104      	bne.n	8006fea <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	781b      	ldrb	r3, [r3, #0]
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006fe8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff0:	d050      	beq.n	8007094 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ff2:	f7fd f82f 	bl	8004054 <HAL_GetTick>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	6a3b      	ldr	r3, [r7, #32]
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d902      	bls.n	8007008 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007004:	2b00      	cmp	r3, #0
 8007006:	d13d      	bne.n	8007084 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	685a      	ldr	r2, [r3, #4]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007016:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007020:	d111      	bne.n	8007046 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800702a:	d004      	beq.n	8007036 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007034:	d107      	bne.n	8007046 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007044:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800704a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800704e:	d10f      	bne.n	8007070 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800705e:	601a      	str	r2, [r3, #0]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800706e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007080:	2303      	movs	r3, #3
 8007082:	e010      	b.n	80070a6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007084:	69bb      	ldr	r3, [r7, #24]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d101      	bne.n	800708e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800708a:	2300      	movs	r3, #0
 800708c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	3b01      	subs	r3, #1
 8007092:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	689a      	ldr	r2, [r3, #8]
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	4013      	ands	r3, r2
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d196      	bne.n	8006fd2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80070a4:	2300      	movs	r3, #0
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3728      	adds	r7, #40	; 0x28
 80070aa:	46bd      	mov	sp, r7
 80070ac:	bd80      	pop	{r7, pc}
 80070ae:	bf00      	nop
 80070b0:	2000000c 	.word	0x2000000c

080070b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b086      	sub	sp, #24
 80070b8:	af02      	add	r7, sp, #8
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	9300      	str	r3, [sp, #0]
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	2200      	movs	r2, #0
 80070c8:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80070cc:	68f8      	ldr	r0, [r7, #12]
 80070ce:	f7ff ff5b 	bl	8006f88 <SPI_WaitFifoStateUntilTimeout>
 80070d2:	4603      	mov	r3, r0
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d007      	beq.n	80070e8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070dc:	f043 0220 	orr.w	r2, r3, #32
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e027      	b.n	8007138 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	9300      	str	r3, [sp, #0]
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	2200      	movs	r2, #0
 80070f0:	2180      	movs	r1, #128	; 0x80
 80070f2:	68f8      	ldr	r0, [r7, #12]
 80070f4:	f7ff fec0 	bl	8006e78 <SPI_WaitFlagStateUntilTimeout>
 80070f8:	4603      	mov	r3, r0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d007      	beq.n	800710e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007102:	f043 0220 	orr.w	r2, r3, #32
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800710a:	2303      	movs	r3, #3
 800710c:	e014      	b.n	8007138 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	9300      	str	r3, [sp, #0]
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	2200      	movs	r2, #0
 8007116:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800711a:	68f8      	ldr	r0, [r7, #12]
 800711c:	f7ff ff34 	bl	8006f88 <SPI_WaitFifoStateUntilTimeout>
 8007120:	4603      	mov	r3, r0
 8007122:	2b00      	cmp	r3, #0
 8007124:	d007      	beq.n	8007136 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800712a:	f043 0220 	orr.w	r2, r3, #32
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007132:	2303      	movs	r3, #3
 8007134:	e000      	b.n	8007138 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007136:	2300      	movs	r3, #0
}
 8007138:	4618      	mov	r0, r3
 800713a:	3710      	adds	r7, #16
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <__errno>:
 8007140:	4b01      	ldr	r3, [pc, #4]	; (8007148 <__errno+0x8>)
 8007142:	6818      	ldr	r0, [r3, #0]
 8007144:	4770      	bx	lr
 8007146:	bf00      	nop
 8007148:	20000018 	.word	0x20000018

0800714c <__libc_init_array>:
 800714c:	b570      	push	{r4, r5, r6, lr}
 800714e:	4d0d      	ldr	r5, [pc, #52]	; (8007184 <__libc_init_array+0x38>)
 8007150:	4c0d      	ldr	r4, [pc, #52]	; (8007188 <__libc_init_array+0x3c>)
 8007152:	1b64      	subs	r4, r4, r5
 8007154:	10a4      	asrs	r4, r4, #2
 8007156:	2600      	movs	r6, #0
 8007158:	42a6      	cmp	r6, r4
 800715a:	d109      	bne.n	8007170 <__libc_init_array+0x24>
 800715c:	4d0b      	ldr	r5, [pc, #44]	; (800718c <__libc_init_array+0x40>)
 800715e:	4c0c      	ldr	r4, [pc, #48]	; (8007190 <__libc_init_array+0x44>)
 8007160:	f001 ffa0 	bl	80090a4 <_init>
 8007164:	1b64      	subs	r4, r4, r5
 8007166:	10a4      	asrs	r4, r4, #2
 8007168:	2600      	movs	r6, #0
 800716a:	42a6      	cmp	r6, r4
 800716c:	d105      	bne.n	800717a <__libc_init_array+0x2e>
 800716e:	bd70      	pop	{r4, r5, r6, pc}
 8007170:	f855 3b04 	ldr.w	r3, [r5], #4
 8007174:	4798      	blx	r3
 8007176:	3601      	adds	r6, #1
 8007178:	e7ee      	b.n	8007158 <__libc_init_array+0xc>
 800717a:	f855 3b04 	ldr.w	r3, [r5], #4
 800717e:	4798      	blx	r3
 8007180:	3601      	adds	r6, #1
 8007182:	e7f2      	b.n	800716a <__libc_init_array+0x1e>
 8007184:	080099f8 	.word	0x080099f8
 8007188:	080099f8 	.word	0x080099f8
 800718c:	080099f8 	.word	0x080099f8
 8007190:	080099fc 	.word	0x080099fc

08007194 <memset>:
 8007194:	4402      	add	r2, r0
 8007196:	4603      	mov	r3, r0
 8007198:	4293      	cmp	r3, r2
 800719a:	d100      	bne.n	800719e <memset+0xa>
 800719c:	4770      	bx	lr
 800719e:	f803 1b01 	strb.w	r1, [r3], #1
 80071a2:	e7f9      	b.n	8007198 <memset+0x4>

080071a4 <rand>:
 80071a4:	4b16      	ldr	r3, [pc, #88]	; (8007200 <rand+0x5c>)
 80071a6:	b510      	push	{r4, lr}
 80071a8:	681c      	ldr	r4, [r3, #0]
 80071aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80071ac:	b9b3      	cbnz	r3, 80071dc <rand+0x38>
 80071ae:	2018      	movs	r0, #24
 80071b0:	f000 f866 	bl	8007280 <malloc>
 80071b4:	63a0      	str	r0, [r4, #56]	; 0x38
 80071b6:	b928      	cbnz	r0, 80071c4 <rand+0x20>
 80071b8:	4602      	mov	r2, r0
 80071ba:	4b12      	ldr	r3, [pc, #72]	; (8007204 <rand+0x60>)
 80071bc:	4812      	ldr	r0, [pc, #72]	; (8007208 <rand+0x64>)
 80071be:	214e      	movs	r1, #78	; 0x4e
 80071c0:	f000 f82e 	bl	8007220 <__assert_func>
 80071c4:	4a11      	ldr	r2, [pc, #68]	; (800720c <rand+0x68>)
 80071c6:	4b12      	ldr	r3, [pc, #72]	; (8007210 <rand+0x6c>)
 80071c8:	e9c0 2300 	strd	r2, r3, [r0]
 80071cc:	4b11      	ldr	r3, [pc, #68]	; (8007214 <rand+0x70>)
 80071ce:	6083      	str	r3, [r0, #8]
 80071d0:	230b      	movs	r3, #11
 80071d2:	8183      	strh	r3, [r0, #12]
 80071d4:	2201      	movs	r2, #1
 80071d6:	2300      	movs	r3, #0
 80071d8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80071dc:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 80071de:	4a0e      	ldr	r2, [pc, #56]	; (8007218 <rand+0x74>)
 80071e0:	6920      	ldr	r0, [r4, #16]
 80071e2:	6963      	ldr	r3, [r4, #20]
 80071e4:	490d      	ldr	r1, [pc, #52]	; (800721c <rand+0x78>)
 80071e6:	4342      	muls	r2, r0
 80071e8:	fb01 2203 	mla	r2, r1, r3, r2
 80071ec:	fba0 0101 	umull	r0, r1, r0, r1
 80071f0:	1c43      	adds	r3, r0, #1
 80071f2:	eb42 0001 	adc.w	r0, r2, r1
 80071f6:	e9c4 3004 	strd	r3, r0, [r4, #16]
 80071fa:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80071fe:	bd10      	pop	{r4, pc}
 8007200:	20000018 	.word	0x20000018
 8007204:	08009884 	.word	0x08009884
 8007208:	0800989b 	.word	0x0800989b
 800720c:	abcd330e 	.word	0xabcd330e
 8007210:	e66d1234 	.word	0xe66d1234
 8007214:	0005deec 	.word	0x0005deec
 8007218:	5851f42d 	.word	0x5851f42d
 800721c:	4c957f2d 	.word	0x4c957f2d

08007220 <__assert_func>:
 8007220:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007222:	4614      	mov	r4, r2
 8007224:	461a      	mov	r2, r3
 8007226:	4b09      	ldr	r3, [pc, #36]	; (800724c <__assert_func+0x2c>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4605      	mov	r5, r0
 800722c:	68d8      	ldr	r0, [r3, #12]
 800722e:	b14c      	cbz	r4, 8007244 <__assert_func+0x24>
 8007230:	4b07      	ldr	r3, [pc, #28]	; (8007250 <__assert_func+0x30>)
 8007232:	9100      	str	r1, [sp, #0]
 8007234:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007238:	4906      	ldr	r1, [pc, #24]	; (8007254 <__assert_func+0x34>)
 800723a:	462b      	mov	r3, r5
 800723c:	f000 f80e 	bl	800725c <fiprintf>
 8007240:	f000 fcc4 	bl	8007bcc <abort>
 8007244:	4b04      	ldr	r3, [pc, #16]	; (8007258 <__assert_func+0x38>)
 8007246:	461c      	mov	r4, r3
 8007248:	e7f3      	b.n	8007232 <__assert_func+0x12>
 800724a:	bf00      	nop
 800724c:	20000018 	.word	0x20000018
 8007250:	080098f6 	.word	0x080098f6
 8007254:	08009903 	.word	0x08009903
 8007258:	08009931 	.word	0x08009931

0800725c <fiprintf>:
 800725c:	b40e      	push	{r1, r2, r3}
 800725e:	b503      	push	{r0, r1, lr}
 8007260:	4601      	mov	r1, r0
 8007262:	ab03      	add	r3, sp, #12
 8007264:	4805      	ldr	r0, [pc, #20]	; (800727c <fiprintf+0x20>)
 8007266:	f853 2b04 	ldr.w	r2, [r3], #4
 800726a:	6800      	ldr	r0, [r0, #0]
 800726c:	9301      	str	r3, [sp, #4]
 800726e:	f000 f919 	bl	80074a4 <_vfiprintf_r>
 8007272:	b002      	add	sp, #8
 8007274:	f85d eb04 	ldr.w	lr, [sp], #4
 8007278:	b003      	add	sp, #12
 800727a:	4770      	bx	lr
 800727c:	20000018 	.word	0x20000018

08007280 <malloc>:
 8007280:	4b02      	ldr	r3, [pc, #8]	; (800728c <malloc+0xc>)
 8007282:	4601      	mov	r1, r0
 8007284:	6818      	ldr	r0, [r3, #0]
 8007286:	f000 b86f 	b.w	8007368 <_malloc_r>
 800728a:	bf00      	nop
 800728c:	20000018 	.word	0x20000018

08007290 <_free_r>:
 8007290:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007292:	2900      	cmp	r1, #0
 8007294:	d044      	beq.n	8007320 <_free_r+0x90>
 8007296:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800729a:	9001      	str	r0, [sp, #4]
 800729c:	2b00      	cmp	r3, #0
 800729e:	f1a1 0404 	sub.w	r4, r1, #4
 80072a2:	bfb8      	it	lt
 80072a4:	18e4      	addlt	r4, r4, r3
 80072a6:	f000 feb9 	bl	800801c <__malloc_lock>
 80072aa:	4a1e      	ldr	r2, [pc, #120]	; (8007324 <_free_r+0x94>)
 80072ac:	9801      	ldr	r0, [sp, #4]
 80072ae:	6813      	ldr	r3, [r2, #0]
 80072b0:	b933      	cbnz	r3, 80072c0 <_free_r+0x30>
 80072b2:	6063      	str	r3, [r4, #4]
 80072b4:	6014      	str	r4, [r2, #0]
 80072b6:	b003      	add	sp, #12
 80072b8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80072bc:	f000 beb4 	b.w	8008028 <__malloc_unlock>
 80072c0:	42a3      	cmp	r3, r4
 80072c2:	d908      	bls.n	80072d6 <_free_r+0x46>
 80072c4:	6825      	ldr	r5, [r4, #0]
 80072c6:	1961      	adds	r1, r4, r5
 80072c8:	428b      	cmp	r3, r1
 80072ca:	bf01      	itttt	eq
 80072cc:	6819      	ldreq	r1, [r3, #0]
 80072ce:	685b      	ldreq	r3, [r3, #4]
 80072d0:	1949      	addeq	r1, r1, r5
 80072d2:	6021      	streq	r1, [r4, #0]
 80072d4:	e7ed      	b.n	80072b2 <_free_r+0x22>
 80072d6:	461a      	mov	r2, r3
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	b10b      	cbz	r3, 80072e0 <_free_r+0x50>
 80072dc:	42a3      	cmp	r3, r4
 80072de:	d9fa      	bls.n	80072d6 <_free_r+0x46>
 80072e0:	6811      	ldr	r1, [r2, #0]
 80072e2:	1855      	adds	r5, r2, r1
 80072e4:	42a5      	cmp	r5, r4
 80072e6:	d10b      	bne.n	8007300 <_free_r+0x70>
 80072e8:	6824      	ldr	r4, [r4, #0]
 80072ea:	4421      	add	r1, r4
 80072ec:	1854      	adds	r4, r2, r1
 80072ee:	42a3      	cmp	r3, r4
 80072f0:	6011      	str	r1, [r2, #0]
 80072f2:	d1e0      	bne.n	80072b6 <_free_r+0x26>
 80072f4:	681c      	ldr	r4, [r3, #0]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	6053      	str	r3, [r2, #4]
 80072fa:	4421      	add	r1, r4
 80072fc:	6011      	str	r1, [r2, #0]
 80072fe:	e7da      	b.n	80072b6 <_free_r+0x26>
 8007300:	d902      	bls.n	8007308 <_free_r+0x78>
 8007302:	230c      	movs	r3, #12
 8007304:	6003      	str	r3, [r0, #0]
 8007306:	e7d6      	b.n	80072b6 <_free_r+0x26>
 8007308:	6825      	ldr	r5, [r4, #0]
 800730a:	1961      	adds	r1, r4, r5
 800730c:	428b      	cmp	r3, r1
 800730e:	bf04      	itt	eq
 8007310:	6819      	ldreq	r1, [r3, #0]
 8007312:	685b      	ldreq	r3, [r3, #4]
 8007314:	6063      	str	r3, [r4, #4]
 8007316:	bf04      	itt	eq
 8007318:	1949      	addeq	r1, r1, r5
 800731a:	6021      	streq	r1, [r4, #0]
 800731c:	6054      	str	r4, [r2, #4]
 800731e:	e7ca      	b.n	80072b6 <_free_r+0x26>
 8007320:	b003      	add	sp, #12
 8007322:	bd30      	pop	{r4, r5, pc}
 8007324:	20003a30 	.word	0x20003a30

08007328 <sbrk_aligned>:
 8007328:	b570      	push	{r4, r5, r6, lr}
 800732a:	4e0e      	ldr	r6, [pc, #56]	; (8007364 <sbrk_aligned+0x3c>)
 800732c:	460c      	mov	r4, r1
 800732e:	6831      	ldr	r1, [r6, #0]
 8007330:	4605      	mov	r5, r0
 8007332:	b911      	cbnz	r1, 800733a <sbrk_aligned+0x12>
 8007334:	f000 fb7a 	bl	8007a2c <_sbrk_r>
 8007338:	6030      	str	r0, [r6, #0]
 800733a:	4621      	mov	r1, r4
 800733c:	4628      	mov	r0, r5
 800733e:	f000 fb75 	bl	8007a2c <_sbrk_r>
 8007342:	1c43      	adds	r3, r0, #1
 8007344:	d00a      	beq.n	800735c <sbrk_aligned+0x34>
 8007346:	1cc4      	adds	r4, r0, #3
 8007348:	f024 0403 	bic.w	r4, r4, #3
 800734c:	42a0      	cmp	r0, r4
 800734e:	d007      	beq.n	8007360 <sbrk_aligned+0x38>
 8007350:	1a21      	subs	r1, r4, r0
 8007352:	4628      	mov	r0, r5
 8007354:	f000 fb6a 	bl	8007a2c <_sbrk_r>
 8007358:	3001      	adds	r0, #1
 800735a:	d101      	bne.n	8007360 <sbrk_aligned+0x38>
 800735c:	f04f 34ff 	mov.w	r4, #4294967295
 8007360:	4620      	mov	r0, r4
 8007362:	bd70      	pop	{r4, r5, r6, pc}
 8007364:	20003a34 	.word	0x20003a34

08007368 <_malloc_r>:
 8007368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800736c:	1ccd      	adds	r5, r1, #3
 800736e:	f025 0503 	bic.w	r5, r5, #3
 8007372:	3508      	adds	r5, #8
 8007374:	2d0c      	cmp	r5, #12
 8007376:	bf38      	it	cc
 8007378:	250c      	movcc	r5, #12
 800737a:	2d00      	cmp	r5, #0
 800737c:	4607      	mov	r7, r0
 800737e:	db01      	blt.n	8007384 <_malloc_r+0x1c>
 8007380:	42a9      	cmp	r1, r5
 8007382:	d905      	bls.n	8007390 <_malloc_r+0x28>
 8007384:	230c      	movs	r3, #12
 8007386:	603b      	str	r3, [r7, #0]
 8007388:	2600      	movs	r6, #0
 800738a:	4630      	mov	r0, r6
 800738c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007390:	4e2e      	ldr	r6, [pc, #184]	; (800744c <_malloc_r+0xe4>)
 8007392:	f000 fe43 	bl	800801c <__malloc_lock>
 8007396:	6833      	ldr	r3, [r6, #0]
 8007398:	461c      	mov	r4, r3
 800739a:	bb34      	cbnz	r4, 80073ea <_malloc_r+0x82>
 800739c:	4629      	mov	r1, r5
 800739e:	4638      	mov	r0, r7
 80073a0:	f7ff ffc2 	bl	8007328 <sbrk_aligned>
 80073a4:	1c43      	adds	r3, r0, #1
 80073a6:	4604      	mov	r4, r0
 80073a8:	d14d      	bne.n	8007446 <_malloc_r+0xde>
 80073aa:	6834      	ldr	r4, [r6, #0]
 80073ac:	4626      	mov	r6, r4
 80073ae:	2e00      	cmp	r6, #0
 80073b0:	d140      	bne.n	8007434 <_malloc_r+0xcc>
 80073b2:	6823      	ldr	r3, [r4, #0]
 80073b4:	4631      	mov	r1, r6
 80073b6:	4638      	mov	r0, r7
 80073b8:	eb04 0803 	add.w	r8, r4, r3
 80073bc:	f000 fb36 	bl	8007a2c <_sbrk_r>
 80073c0:	4580      	cmp	r8, r0
 80073c2:	d13a      	bne.n	800743a <_malloc_r+0xd2>
 80073c4:	6821      	ldr	r1, [r4, #0]
 80073c6:	3503      	adds	r5, #3
 80073c8:	1a6d      	subs	r5, r5, r1
 80073ca:	f025 0503 	bic.w	r5, r5, #3
 80073ce:	3508      	adds	r5, #8
 80073d0:	2d0c      	cmp	r5, #12
 80073d2:	bf38      	it	cc
 80073d4:	250c      	movcc	r5, #12
 80073d6:	4629      	mov	r1, r5
 80073d8:	4638      	mov	r0, r7
 80073da:	f7ff ffa5 	bl	8007328 <sbrk_aligned>
 80073de:	3001      	adds	r0, #1
 80073e0:	d02b      	beq.n	800743a <_malloc_r+0xd2>
 80073e2:	6823      	ldr	r3, [r4, #0]
 80073e4:	442b      	add	r3, r5
 80073e6:	6023      	str	r3, [r4, #0]
 80073e8:	e00e      	b.n	8007408 <_malloc_r+0xa0>
 80073ea:	6822      	ldr	r2, [r4, #0]
 80073ec:	1b52      	subs	r2, r2, r5
 80073ee:	d41e      	bmi.n	800742e <_malloc_r+0xc6>
 80073f0:	2a0b      	cmp	r2, #11
 80073f2:	d916      	bls.n	8007422 <_malloc_r+0xba>
 80073f4:	1961      	adds	r1, r4, r5
 80073f6:	42a3      	cmp	r3, r4
 80073f8:	6025      	str	r5, [r4, #0]
 80073fa:	bf18      	it	ne
 80073fc:	6059      	strne	r1, [r3, #4]
 80073fe:	6863      	ldr	r3, [r4, #4]
 8007400:	bf08      	it	eq
 8007402:	6031      	streq	r1, [r6, #0]
 8007404:	5162      	str	r2, [r4, r5]
 8007406:	604b      	str	r3, [r1, #4]
 8007408:	4638      	mov	r0, r7
 800740a:	f104 060b 	add.w	r6, r4, #11
 800740e:	f000 fe0b 	bl	8008028 <__malloc_unlock>
 8007412:	f026 0607 	bic.w	r6, r6, #7
 8007416:	1d23      	adds	r3, r4, #4
 8007418:	1af2      	subs	r2, r6, r3
 800741a:	d0b6      	beq.n	800738a <_malloc_r+0x22>
 800741c:	1b9b      	subs	r3, r3, r6
 800741e:	50a3      	str	r3, [r4, r2]
 8007420:	e7b3      	b.n	800738a <_malloc_r+0x22>
 8007422:	6862      	ldr	r2, [r4, #4]
 8007424:	42a3      	cmp	r3, r4
 8007426:	bf0c      	ite	eq
 8007428:	6032      	streq	r2, [r6, #0]
 800742a:	605a      	strne	r2, [r3, #4]
 800742c:	e7ec      	b.n	8007408 <_malloc_r+0xa0>
 800742e:	4623      	mov	r3, r4
 8007430:	6864      	ldr	r4, [r4, #4]
 8007432:	e7b2      	b.n	800739a <_malloc_r+0x32>
 8007434:	4634      	mov	r4, r6
 8007436:	6876      	ldr	r6, [r6, #4]
 8007438:	e7b9      	b.n	80073ae <_malloc_r+0x46>
 800743a:	230c      	movs	r3, #12
 800743c:	603b      	str	r3, [r7, #0]
 800743e:	4638      	mov	r0, r7
 8007440:	f000 fdf2 	bl	8008028 <__malloc_unlock>
 8007444:	e7a1      	b.n	800738a <_malloc_r+0x22>
 8007446:	6025      	str	r5, [r4, #0]
 8007448:	e7de      	b.n	8007408 <_malloc_r+0xa0>
 800744a:	bf00      	nop
 800744c:	20003a30 	.word	0x20003a30

08007450 <__sfputc_r>:
 8007450:	6893      	ldr	r3, [r2, #8]
 8007452:	3b01      	subs	r3, #1
 8007454:	2b00      	cmp	r3, #0
 8007456:	b410      	push	{r4}
 8007458:	6093      	str	r3, [r2, #8]
 800745a:	da08      	bge.n	800746e <__sfputc_r+0x1e>
 800745c:	6994      	ldr	r4, [r2, #24]
 800745e:	42a3      	cmp	r3, r4
 8007460:	db01      	blt.n	8007466 <__sfputc_r+0x16>
 8007462:	290a      	cmp	r1, #10
 8007464:	d103      	bne.n	800746e <__sfputc_r+0x1e>
 8007466:	f85d 4b04 	ldr.w	r4, [sp], #4
 800746a:	f000 baef 	b.w	8007a4c <__swbuf_r>
 800746e:	6813      	ldr	r3, [r2, #0]
 8007470:	1c58      	adds	r0, r3, #1
 8007472:	6010      	str	r0, [r2, #0]
 8007474:	7019      	strb	r1, [r3, #0]
 8007476:	4608      	mov	r0, r1
 8007478:	f85d 4b04 	ldr.w	r4, [sp], #4
 800747c:	4770      	bx	lr

0800747e <__sfputs_r>:
 800747e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007480:	4606      	mov	r6, r0
 8007482:	460f      	mov	r7, r1
 8007484:	4614      	mov	r4, r2
 8007486:	18d5      	adds	r5, r2, r3
 8007488:	42ac      	cmp	r4, r5
 800748a:	d101      	bne.n	8007490 <__sfputs_r+0x12>
 800748c:	2000      	movs	r0, #0
 800748e:	e007      	b.n	80074a0 <__sfputs_r+0x22>
 8007490:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007494:	463a      	mov	r2, r7
 8007496:	4630      	mov	r0, r6
 8007498:	f7ff ffda 	bl	8007450 <__sfputc_r>
 800749c:	1c43      	adds	r3, r0, #1
 800749e:	d1f3      	bne.n	8007488 <__sfputs_r+0xa>
 80074a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080074a4 <_vfiprintf_r>:
 80074a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a8:	460d      	mov	r5, r1
 80074aa:	b09d      	sub	sp, #116	; 0x74
 80074ac:	4614      	mov	r4, r2
 80074ae:	4698      	mov	r8, r3
 80074b0:	4606      	mov	r6, r0
 80074b2:	b118      	cbz	r0, 80074bc <_vfiprintf_r+0x18>
 80074b4:	6983      	ldr	r3, [r0, #24]
 80074b6:	b90b      	cbnz	r3, 80074bc <_vfiprintf_r+0x18>
 80074b8:	f000 fcaa 	bl	8007e10 <__sinit>
 80074bc:	4b89      	ldr	r3, [pc, #548]	; (80076e4 <_vfiprintf_r+0x240>)
 80074be:	429d      	cmp	r5, r3
 80074c0:	d11b      	bne.n	80074fa <_vfiprintf_r+0x56>
 80074c2:	6875      	ldr	r5, [r6, #4]
 80074c4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074c6:	07d9      	lsls	r1, r3, #31
 80074c8:	d405      	bmi.n	80074d6 <_vfiprintf_r+0x32>
 80074ca:	89ab      	ldrh	r3, [r5, #12]
 80074cc:	059a      	lsls	r2, r3, #22
 80074ce:	d402      	bmi.n	80074d6 <_vfiprintf_r+0x32>
 80074d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074d2:	f000 fd3b 	bl	8007f4c <__retarget_lock_acquire_recursive>
 80074d6:	89ab      	ldrh	r3, [r5, #12]
 80074d8:	071b      	lsls	r3, r3, #28
 80074da:	d501      	bpl.n	80074e0 <_vfiprintf_r+0x3c>
 80074dc:	692b      	ldr	r3, [r5, #16]
 80074de:	b9eb      	cbnz	r3, 800751c <_vfiprintf_r+0x78>
 80074e0:	4629      	mov	r1, r5
 80074e2:	4630      	mov	r0, r6
 80074e4:	f000 fb04 	bl	8007af0 <__swsetup_r>
 80074e8:	b1c0      	cbz	r0, 800751c <_vfiprintf_r+0x78>
 80074ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074ec:	07dc      	lsls	r4, r3, #31
 80074ee:	d50e      	bpl.n	800750e <_vfiprintf_r+0x6a>
 80074f0:	f04f 30ff 	mov.w	r0, #4294967295
 80074f4:	b01d      	add	sp, #116	; 0x74
 80074f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074fa:	4b7b      	ldr	r3, [pc, #492]	; (80076e8 <_vfiprintf_r+0x244>)
 80074fc:	429d      	cmp	r5, r3
 80074fe:	d101      	bne.n	8007504 <_vfiprintf_r+0x60>
 8007500:	68b5      	ldr	r5, [r6, #8]
 8007502:	e7df      	b.n	80074c4 <_vfiprintf_r+0x20>
 8007504:	4b79      	ldr	r3, [pc, #484]	; (80076ec <_vfiprintf_r+0x248>)
 8007506:	429d      	cmp	r5, r3
 8007508:	bf08      	it	eq
 800750a:	68f5      	ldreq	r5, [r6, #12]
 800750c:	e7da      	b.n	80074c4 <_vfiprintf_r+0x20>
 800750e:	89ab      	ldrh	r3, [r5, #12]
 8007510:	0598      	lsls	r0, r3, #22
 8007512:	d4ed      	bmi.n	80074f0 <_vfiprintf_r+0x4c>
 8007514:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007516:	f000 fd1a 	bl	8007f4e <__retarget_lock_release_recursive>
 800751a:	e7e9      	b.n	80074f0 <_vfiprintf_r+0x4c>
 800751c:	2300      	movs	r3, #0
 800751e:	9309      	str	r3, [sp, #36]	; 0x24
 8007520:	2320      	movs	r3, #32
 8007522:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007526:	f8cd 800c 	str.w	r8, [sp, #12]
 800752a:	2330      	movs	r3, #48	; 0x30
 800752c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80076f0 <_vfiprintf_r+0x24c>
 8007530:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007534:	f04f 0901 	mov.w	r9, #1
 8007538:	4623      	mov	r3, r4
 800753a:	469a      	mov	sl, r3
 800753c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007540:	b10a      	cbz	r2, 8007546 <_vfiprintf_r+0xa2>
 8007542:	2a25      	cmp	r2, #37	; 0x25
 8007544:	d1f9      	bne.n	800753a <_vfiprintf_r+0x96>
 8007546:	ebba 0b04 	subs.w	fp, sl, r4
 800754a:	d00b      	beq.n	8007564 <_vfiprintf_r+0xc0>
 800754c:	465b      	mov	r3, fp
 800754e:	4622      	mov	r2, r4
 8007550:	4629      	mov	r1, r5
 8007552:	4630      	mov	r0, r6
 8007554:	f7ff ff93 	bl	800747e <__sfputs_r>
 8007558:	3001      	adds	r0, #1
 800755a:	f000 80aa 	beq.w	80076b2 <_vfiprintf_r+0x20e>
 800755e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007560:	445a      	add	r2, fp
 8007562:	9209      	str	r2, [sp, #36]	; 0x24
 8007564:	f89a 3000 	ldrb.w	r3, [sl]
 8007568:	2b00      	cmp	r3, #0
 800756a:	f000 80a2 	beq.w	80076b2 <_vfiprintf_r+0x20e>
 800756e:	2300      	movs	r3, #0
 8007570:	f04f 32ff 	mov.w	r2, #4294967295
 8007574:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007578:	f10a 0a01 	add.w	sl, sl, #1
 800757c:	9304      	str	r3, [sp, #16]
 800757e:	9307      	str	r3, [sp, #28]
 8007580:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007584:	931a      	str	r3, [sp, #104]	; 0x68
 8007586:	4654      	mov	r4, sl
 8007588:	2205      	movs	r2, #5
 800758a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800758e:	4858      	ldr	r0, [pc, #352]	; (80076f0 <_vfiprintf_r+0x24c>)
 8007590:	f7f8 fe1e 	bl	80001d0 <memchr>
 8007594:	9a04      	ldr	r2, [sp, #16]
 8007596:	b9d8      	cbnz	r0, 80075d0 <_vfiprintf_r+0x12c>
 8007598:	06d1      	lsls	r1, r2, #27
 800759a:	bf44      	itt	mi
 800759c:	2320      	movmi	r3, #32
 800759e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075a2:	0713      	lsls	r3, r2, #28
 80075a4:	bf44      	itt	mi
 80075a6:	232b      	movmi	r3, #43	; 0x2b
 80075a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80075ac:	f89a 3000 	ldrb.w	r3, [sl]
 80075b0:	2b2a      	cmp	r3, #42	; 0x2a
 80075b2:	d015      	beq.n	80075e0 <_vfiprintf_r+0x13c>
 80075b4:	9a07      	ldr	r2, [sp, #28]
 80075b6:	4654      	mov	r4, sl
 80075b8:	2000      	movs	r0, #0
 80075ba:	f04f 0c0a 	mov.w	ip, #10
 80075be:	4621      	mov	r1, r4
 80075c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075c4:	3b30      	subs	r3, #48	; 0x30
 80075c6:	2b09      	cmp	r3, #9
 80075c8:	d94e      	bls.n	8007668 <_vfiprintf_r+0x1c4>
 80075ca:	b1b0      	cbz	r0, 80075fa <_vfiprintf_r+0x156>
 80075cc:	9207      	str	r2, [sp, #28]
 80075ce:	e014      	b.n	80075fa <_vfiprintf_r+0x156>
 80075d0:	eba0 0308 	sub.w	r3, r0, r8
 80075d4:	fa09 f303 	lsl.w	r3, r9, r3
 80075d8:	4313      	orrs	r3, r2
 80075da:	9304      	str	r3, [sp, #16]
 80075dc:	46a2      	mov	sl, r4
 80075de:	e7d2      	b.n	8007586 <_vfiprintf_r+0xe2>
 80075e0:	9b03      	ldr	r3, [sp, #12]
 80075e2:	1d19      	adds	r1, r3, #4
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	9103      	str	r1, [sp, #12]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	bfbb      	ittet	lt
 80075ec:	425b      	neglt	r3, r3
 80075ee:	f042 0202 	orrlt.w	r2, r2, #2
 80075f2:	9307      	strge	r3, [sp, #28]
 80075f4:	9307      	strlt	r3, [sp, #28]
 80075f6:	bfb8      	it	lt
 80075f8:	9204      	strlt	r2, [sp, #16]
 80075fa:	7823      	ldrb	r3, [r4, #0]
 80075fc:	2b2e      	cmp	r3, #46	; 0x2e
 80075fe:	d10c      	bne.n	800761a <_vfiprintf_r+0x176>
 8007600:	7863      	ldrb	r3, [r4, #1]
 8007602:	2b2a      	cmp	r3, #42	; 0x2a
 8007604:	d135      	bne.n	8007672 <_vfiprintf_r+0x1ce>
 8007606:	9b03      	ldr	r3, [sp, #12]
 8007608:	1d1a      	adds	r2, r3, #4
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	9203      	str	r2, [sp, #12]
 800760e:	2b00      	cmp	r3, #0
 8007610:	bfb8      	it	lt
 8007612:	f04f 33ff 	movlt.w	r3, #4294967295
 8007616:	3402      	adds	r4, #2
 8007618:	9305      	str	r3, [sp, #20]
 800761a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007700 <_vfiprintf_r+0x25c>
 800761e:	7821      	ldrb	r1, [r4, #0]
 8007620:	2203      	movs	r2, #3
 8007622:	4650      	mov	r0, sl
 8007624:	f7f8 fdd4 	bl	80001d0 <memchr>
 8007628:	b140      	cbz	r0, 800763c <_vfiprintf_r+0x198>
 800762a:	2340      	movs	r3, #64	; 0x40
 800762c:	eba0 000a 	sub.w	r0, r0, sl
 8007630:	fa03 f000 	lsl.w	r0, r3, r0
 8007634:	9b04      	ldr	r3, [sp, #16]
 8007636:	4303      	orrs	r3, r0
 8007638:	3401      	adds	r4, #1
 800763a:	9304      	str	r3, [sp, #16]
 800763c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007640:	482c      	ldr	r0, [pc, #176]	; (80076f4 <_vfiprintf_r+0x250>)
 8007642:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007646:	2206      	movs	r2, #6
 8007648:	f7f8 fdc2 	bl	80001d0 <memchr>
 800764c:	2800      	cmp	r0, #0
 800764e:	d03f      	beq.n	80076d0 <_vfiprintf_r+0x22c>
 8007650:	4b29      	ldr	r3, [pc, #164]	; (80076f8 <_vfiprintf_r+0x254>)
 8007652:	bb1b      	cbnz	r3, 800769c <_vfiprintf_r+0x1f8>
 8007654:	9b03      	ldr	r3, [sp, #12]
 8007656:	3307      	adds	r3, #7
 8007658:	f023 0307 	bic.w	r3, r3, #7
 800765c:	3308      	adds	r3, #8
 800765e:	9303      	str	r3, [sp, #12]
 8007660:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007662:	443b      	add	r3, r7
 8007664:	9309      	str	r3, [sp, #36]	; 0x24
 8007666:	e767      	b.n	8007538 <_vfiprintf_r+0x94>
 8007668:	fb0c 3202 	mla	r2, ip, r2, r3
 800766c:	460c      	mov	r4, r1
 800766e:	2001      	movs	r0, #1
 8007670:	e7a5      	b.n	80075be <_vfiprintf_r+0x11a>
 8007672:	2300      	movs	r3, #0
 8007674:	3401      	adds	r4, #1
 8007676:	9305      	str	r3, [sp, #20]
 8007678:	4619      	mov	r1, r3
 800767a:	f04f 0c0a 	mov.w	ip, #10
 800767e:	4620      	mov	r0, r4
 8007680:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007684:	3a30      	subs	r2, #48	; 0x30
 8007686:	2a09      	cmp	r2, #9
 8007688:	d903      	bls.n	8007692 <_vfiprintf_r+0x1ee>
 800768a:	2b00      	cmp	r3, #0
 800768c:	d0c5      	beq.n	800761a <_vfiprintf_r+0x176>
 800768e:	9105      	str	r1, [sp, #20]
 8007690:	e7c3      	b.n	800761a <_vfiprintf_r+0x176>
 8007692:	fb0c 2101 	mla	r1, ip, r1, r2
 8007696:	4604      	mov	r4, r0
 8007698:	2301      	movs	r3, #1
 800769a:	e7f0      	b.n	800767e <_vfiprintf_r+0x1da>
 800769c:	ab03      	add	r3, sp, #12
 800769e:	9300      	str	r3, [sp, #0]
 80076a0:	462a      	mov	r2, r5
 80076a2:	4b16      	ldr	r3, [pc, #88]	; (80076fc <_vfiprintf_r+0x258>)
 80076a4:	a904      	add	r1, sp, #16
 80076a6:	4630      	mov	r0, r6
 80076a8:	f3af 8000 	nop.w
 80076ac:	4607      	mov	r7, r0
 80076ae:	1c78      	adds	r0, r7, #1
 80076b0:	d1d6      	bne.n	8007660 <_vfiprintf_r+0x1bc>
 80076b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80076b4:	07d9      	lsls	r1, r3, #31
 80076b6:	d405      	bmi.n	80076c4 <_vfiprintf_r+0x220>
 80076b8:	89ab      	ldrh	r3, [r5, #12]
 80076ba:	059a      	lsls	r2, r3, #22
 80076bc:	d402      	bmi.n	80076c4 <_vfiprintf_r+0x220>
 80076be:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80076c0:	f000 fc45 	bl	8007f4e <__retarget_lock_release_recursive>
 80076c4:	89ab      	ldrh	r3, [r5, #12]
 80076c6:	065b      	lsls	r3, r3, #25
 80076c8:	f53f af12 	bmi.w	80074f0 <_vfiprintf_r+0x4c>
 80076cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076ce:	e711      	b.n	80074f4 <_vfiprintf_r+0x50>
 80076d0:	ab03      	add	r3, sp, #12
 80076d2:	9300      	str	r3, [sp, #0]
 80076d4:	462a      	mov	r2, r5
 80076d6:	4b09      	ldr	r3, [pc, #36]	; (80076fc <_vfiprintf_r+0x258>)
 80076d8:	a904      	add	r1, sp, #16
 80076da:	4630      	mov	r0, r6
 80076dc:	f000 f880 	bl	80077e0 <_printf_i>
 80076e0:	e7e4      	b.n	80076ac <_vfiprintf_r+0x208>
 80076e2:	bf00      	nop
 80076e4:	08009988 	.word	0x08009988
 80076e8:	080099a8 	.word	0x080099a8
 80076ec:	08009968 	.word	0x08009968
 80076f0:	08009932 	.word	0x08009932
 80076f4:	0800993c 	.word	0x0800993c
 80076f8:	00000000 	.word	0x00000000
 80076fc:	0800747f 	.word	0x0800747f
 8007700:	08009938 	.word	0x08009938

08007704 <_printf_common>:
 8007704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007708:	4616      	mov	r6, r2
 800770a:	4699      	mov	r9, r3
 800770c:	688a      	ldr	r2, [r1, #8]
 800770e:	690b      	ldr	r3, [r1, #16]
 8007710:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007714:	4293      	cmp	r3, r2
 8007716:	bfb8      	it	lt
 8007718:	4613      	movlt	r3, r2
 800771a:	6033      	str	r3, [r6, #0]
 800771c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007720:	4607      	mov	r7, r0
 8007722:	460c      	mov	r4, r1
 8007724:	b10a      	cbz	r2, 800772a <_printf_common+0x26>
 8007726:	3301      	adds	r3, #1
 8007728:	6033      	str	r3, [r6, #0]
 800772a:	6823      	ldr	r3, [r4, #0]
 800772c:	0699      	lsls	r1, r3, #26
 800772e:	bf42      	ittt	mi
 8007730:	6833      	ldrmi	r3, [r6, #0]
 8007732:	3302      	addmi	r3, #2
 8007734:	6033      	strmi	r3, [r6, #0]
 8007736:	6825      	ldr	r5, [r4, #0]
 8007738:	f015 0506 	ands.w	r5, r5, #6
 800773c:	d106      	bne.n	800774c <_printf_common+0x48>
 800773e:	f104 0a19 	add.w	sl, r4, #25
 8007742:	68e3      	ldr	r3, [r4, #12]
 8007744:	6832      	ldr	r2, [r6, #0]
 8007746:	1a9b      	subs	r3, r3, r2
 8007748:	42ab      	cmp	r3, r5
 800774a:	dc26      	bgt.n	800779a <_printf_common+0x96>
 800774c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007750:	1e13      	subs	r3, r2, #0
 8007752:	6822      	ldr	r2, [r4, #0]
 8007754:	bf18      	it	ne
 8007756:	2301      	movne	r3, #1
 8007758:	0692      	lsls	r2, r2, #26
 800775a:	d42b      	bmi.n	80077b4 <_printf_common+0xb0>
 800775c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007760:	4649      	mov	r1, r9
 8007762:	4638      	mov	r0, r7
 8007764:	47c0      	blx	r8
 8007766:	3001      	adds	r0, #1
 8007768:	d01e      	beq.n	80077a8 <_printf_common+0xa4>
 800776a:	6823      	ldr	r3, [r4, #0]
 800776c:	68e5      	ldr	r5, [r4, #12]
 800776e:	6832      	ldr	r2, [r6, #0]
 8007770:	f003 0306 	and.w	r3, r3, #6
 8007774:	2b04      	cmp	r3, #4
 8007776:	bf08      	it	eq
 8007778:	1aad      	subeq	r5, r5, r2
 800777a:	68a3      	ldr	r3, [r4, #8]
 800777c:	6922      	ldr	r2, [r4, #16]
 800777e:	bf0c      	ite	eq
 8007780:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007784:	2500      	movne	r5, #0
 8007786:	4293      	cmp	r3, r2
 8007788:	bfc4      	itt	gt
 800778a:	1a9b      	subgt	r3, r3, r2
 800778c:	18ed      	addgt	r5, r5, r3
 800778e:	2600      	movs	r6, #0
 8007790:	341a      	adds	r4, #26
 8007792:	42b5      	cmp	r5, r6
 8007794:	d11a      	bne.n	80077cc <_printf_common+0xc8>
 8007796:	2000      	movs	r0, #0
 8007798:	e008      	b.n	80077ac <_printf_common+0xa8>
 800779a:	2301      	movs	r3, #1
 800779c:	4652      	mov	r2, sl
 800779e:	4649      	mov	r1, r9
 80077a0:	4638      	mov	r0, r7
 80077a2:	47c0      	blx	r8
 80077a4:	3001      	adds	r0, #1
 80077a6:	d103      	bne.n	80077b0 <_printf_common+0xac>
 80077a8:	f04f 30ff 	mov.w	r0, #4294967295
 80077ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077b0:	3501      	adds	r5, #1
 80077b2:	e7c6      	b.n	8007742 <_printf_common+0x3e>
 80077b4:	18e1      	adds	r1, r4, r3
 80077b6:	1c5a      	adds	r2, r3, #1
 80077b8:	2030      	movs	r0, #48	; 0x30
 80077ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80077be:	4422      	add	r2, r4
 80077c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80077c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80077c8:	3302      	adds	r3, #2
 80077ca:	e7c7      	b.n	800775c <_printf_common+0x58>
 80077cc:	2301      	movs	r3, #1
 80077ce:	4622      	mov	r2, r4
 80077d0:	4649      	mov	r1, r9
 80077d2:	4638      	mov	r0, r7
 80077d4:	47c0      	blx	r8
 80077d6:	3001      	adds	r0, #1
 80077d8:	d0e6      	beq.n	80077a8 <_printf_common+0xa4>
 80077da:	3601      	adds	r6, #1
 80077dc:	e7d9      	b.n	8007792 <_printf_common+0x8e>
	...

080077e0 <_printf_i>:
 80077e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077e4:	7e0f      	ldrb	r7, [r1, #24]
 80077e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80077e8:	2f78      	cmp	r7, #120	; 0x78
 80077ea:	4691      	mov	r9, r2
 80077ec:	4680      	mov	r8, r0
 80077ee:	460c      	mov	r4, r1
 80077f0:	469a      	mov	sl, r3
 80077f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80077f6:	d807      	bhi.n	8007808 <_printf_i+0x28>
 80077f8:	2f62      	cmp	r7, #98	; 0x62
 80077fa:	d80a      	bhi.n	8007812 <_printf_i+0x32>
 80077fc:	2f00      	cmp	r7, #0
 80077fe:	f000 80d8 	beq.w	80079b2 <_printf_i+0x1d2>
 8007802:	2f58      	cmp	r7, #88	; 0x58
 8007804:	f000 80a3 	beq.w	800794e <_printf_i+0x16e>
 8007808:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800780c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007810:	e03a      	b.n	8007888 <_printf_i+0xa8>
 8007812:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007816:	2b15      	cmp	r3, #21
 8007818:	d8f6      	bhi.n	8007808 <_printf_i+0x28>
 800781a:	a101      	add	r1, pc, #4	; (adr r1, 8007820 <_printf_i+0x40>)
 800781c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007820:	08007879 	.word	0x08007879
 8007824:	0800788d 	.word	0x0800788d
 8007828:	08007809 	.word	0x08007809
 800782c:	08007809 	.word	0x08007809
 8007830:	08007809 	.word	0x08007809
 8007834:	08007809 	.word	0x08007809
 8007838:	0800788d 	.word	0x0800788d
 800783c:	08007809 	.word	0x08007809
 8007840:	08007809 	.word	0x08007809
 8007844:	08007809 	.word	0x08007809
 8007848:	08007809 	.word	0x08007809
 800784c:	08007999 	.word	0x08007999
 8007850:	080078bd 	.word	0x080078bd
 8007854:	0800797b 	.word	0x0800797b
 8007858:	08007809 	.word	0x08007809
 800785c:	08007809 	.word	0x08007809
 8007860:	080079bb 	.word	0x080079bb
 8007864:	08007809 	.word	0x08007809
 8007868:	080078bd 	.word	0x080078bd
 800786c:	08007809 	.word	0x08007809
 8007870:	08007809 	.word	0x08007809
 8007874:	08007983 	.word	0x08007983
 8007878:	682b      	ldr	r3, [r5, #0]
 800787a:	1d1a      	adds	r2, r3, #4
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	602a      	str	r2, [r5, #0]
 8007880:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007884:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007888:	2301      	movs	r3, #1
 800788a:	e0a3      	b.n	80079d4 <_printf_i+0x1f4>
 800788c:	6820      	ldr	r0, [r4, #0]
 800788e:	6829      	ldr	r1, [r5, #0]
 8007890:	0606      	lsls	r6, r0, #24
 8007892:	f101 0304 	add.w	r3, r1, #4
 8007896:	d50a      	bpl.n	80078ae <_printf_i+0xce>
 8007898:	680e      	ldr	r6, [r1, #0]
 800789a:	602b      	str	r3, [r5, #0]
 800789c:	2e00      	cmp	r6, #0
 800789e:	da03      	bge.n	80078a8 <_printf_i+0xc8>
 80078a0:	232d      	movs	r3, #45	; 0x2d
 80078a2:	4276      	negs	r6, r6
 80078a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078a8:	485e      	ldr	r0, [pc, #376]	; (8007a24 <_printf_i+0x244>)
 80078aa:	230a      	movs	r3, #10
 80078ac:	e019      	b.n	80078e2 <_printf_i+0x102>
 80078ae:	680e      	ldr	r6, [r1, #0]
 80078b0:	602b      	str	r3, [r5, #0]
 80078b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80078b6:	bf18      	it	ne
 80078b8:	b236      	sxthne	r6, r6
 80078ba:	e7ef      	b.n	800789c <_printf_i+0xbc>
 80078bc:	682b      	ldr	r3, [r5, #0]
 80078be:	6820      	ldr	r0, [r4, #0]
 80078c0:	1d19      	adds	r1, r3, #4
 80078c2:	6029      	str	r1, [r5, #0]
 80078c4:	0601      	lsls	r1, r0, #24
 80078c6:	d501      	bpl.n	80078cc <_printf_i+0xec>
 80078c8:	681e      	ldr	r6, [r3, #0]
 80078ca:	e002      	b.n	80078d2 <_printf_i+0xf2>
 80078cc:	0646      	lsls	r6, r0, #25
 80078ce:	d5fb      	bpl.n	80078c8 <_printf_i+0xe8>
 80078d0:	881e      	ldrh	r6, [r3, #0]
 80078d2:	4854      	ldr	r0, [pc, #336]	; (8007a24 <_printf_i+0x244>)
 80078d4:	2f6f      	cmp	r7, #111	; 0x6f
 80078d6:	bf0c      	ite	eq
 80078d8:	2308      	moveq	r3, #8
 80078da:	230a      	movne	r3, #10
 80078dc:	2100      	movs	r1, #0
 80078de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078e2:	6865      	ldr	r5, [r4, #4]
 80078e4:	60a5      	str	r5, [r4, #8]
 80078e6:	2d00      	cmp	r5, #0
 80078e8:	bfa2      	ittt	ge
 80078ea:	6821      	ldrge	r1, [r4, #0]
 80078ec:	f021 0104 	bicge.w	r1, r1, #4
 80078f0:	6021      	strge	r1, [r4, #0]
 80078f2:	b90e      	cbnz	r6, 80078f8 <_printf_i+0x118>
 80078f4:	2d00      	cmp	r5, #0
 80078f6:	d04d      	beq.n	8007994 <_printf_i+0x1b4>
 80078f8:	4615      	mov	r5, r2
 80078fa:	fbb6 f1f3 	udiv	r1, r6, r3
 80078fe:	fb03 6711 	mls	r7, r3, r1, r6
 8007902:	5dc7      	ldrb	r7, [r0, r7]
 8007904:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007908:	4637      	mov	r7, r6
 800790a:	42bb      	cmp	r3, r7
 800790c:	460e      	mov	r6, r1
 800790e:	d9f4      	bls.n	80078fa <_printf_i+0x11a>
 8007910:	2b08      	cmp	r3, #8
 8007912:	d10b      	bne.n	800792c <_printf_i+0x14c>
 8007914:	6823      	ldr	r3, [r4, #0]
 8007916:	07de      	lsls	r6, r3, #31
 8007918:	d508      	bpl.n	800792c <_printf_i+0x14c>
 800791a:	6923      	ldr	r3, [r4, #16]
 800791c:	6861      	ldr	r1, [r4, #4]
 800791e:	4299      	cmp	r1, r3
 8007920:	bfde      	ittt	le
 8007922:	2330      	movle	r3, #48	; 0x30
 8007924:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007928:	f105 35ff 	addle.w	r5, r5, #4294967295
 800792c:	1b52      	subs	r2, r2, r5
 800792e:	6122      	str	r2, [r4, #16]
 8007930:	f8cd a000 	str.w	sl, [sp]
 8007934:	464b      	mov	r3, r9
 8007936:	aa03      	add	r2, sp, #12
 8007938:	4621      	mov	r1, r4
 800793a:	4640      	mov	r0, r8
 800793c:	f7ff fee2 	bl	8007704 <_printf_common>
 8007940:	3001      	adds	r0, #1
 8007942:	d14c      	bne.n	80079de <_printf_i+0x1fe>
 8007944:	f04f 30ff 	mov.w	r0, #4294967295
 8007948:	b004      	add	sp, #16
 800794a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800794e:	4835      	ldr	r0, [pc, #212]	; (8007a24 <_printf_i+0x244>)
 8007950:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007954:	6829      	ldr	r1, [r5, #0]
 8007956:	6823      	ldr	r3, [r4, #0]
 8007958:	f851 6b04 	ldr.w	r6, [r1], #4
 800795c:	6029      	str	r1, [r5, #0]
 800795e:	061d      	lsls	r5, r3, #24
 8007960:	d514      	bpl.n	800798c <_printf_i+0x1ac>
 8007962:	07df      	lsls	r7, r3, #31
 8007964:	bf44      	itt	mi
 8007966:	f043 0320 	orrmi.w	r3, r3, #32
 800796a:	6023      	strmi	r3, [r4, #0]
 800796c:	b91e      	cbnz	r6, 8007976 <_printf_i+0x196>
 800796e:	6823      	ldr	r3, [r4, #0]
 8007970:	f023 0320 	bic.w	r3, r3, #32
 8007974:	6023      	str	r3, [r4, #0]
 8007976:	2310      	movs	r3, #16
 8007978:	e7b0      	b.n	80078dc <_printf_i+0xfc>
 800797a:	6823      	ldr	r3, [r4, #0]
 800797c:	f043 0320 	orr.w	r3, r3, #32
 8007980:	6023      	str	r3, [r4, #0]
 8007982:	2378      	movs	r3, #120	; 0x78
 8007984:	4828      	ldr	r0, [pc, #160]	; (8007a28 <_printf_i+0x248>)
 8007986:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800798a:	e7e3      	b.n	8007954 <_printf_i+0x174>
 800798c:	0659      	lsls	r1, r3, #25
 800798e:	bf48      	it	mi
 8007990:	b2b6      	uxthmi	r6, r6
 8007992:	e7e6      	b.n	8007962 <_printf_i+0x182>
 8007994:	4615      	mov	r5, r2
 8007996:	e7bb      	b.n	8007910 <_printf_i+0x130>
 8007998:	682b      	ldr	r3, [r5, #0]
 800799a:	6826      	ldr	r6, [r4, #0]
 800799c:	6961      	ldr	r1, [r4, #20]
 800799e:	1d18      	adds	r0, r3, #4
 80079a0:	6028      	str	r0, [r5, #0]
 80079a2:	0635      	lsls	r5, r6, #24
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	d501      	bpl.n	80079ac <_printf_i+0x1cc>
 80079a8:	6019      	str	r1, [r3, #0]
 80079aa:	e002      	b.n	80079b2 <_printf_i+0x1d2>
 80079ac:	0670      	lsls	r0, r6, #25
 80079ae:	d5fb      	bpl.n	80079a8 <_printf_i+0x1c8>
 80079b0:	8019      	strh	r1, [r3, #0]
 80079b2:	2300      	movs	r3, #0
 80079b4:	6123      	str	r3, [r4, #16]
 80079b6:	4615      	mov	r5, r2
 80079b8:	e7ba      	b.n	8007930 <_printf_i+0x150>
 80079ba:	682b      	ldr	r3, [r5, #0]
 80079bc:	1d1a      	adds	r2, r3, #4
 80079be:	602a      	str	r2, [r5, #0]
 80079c0:	681d      	ldr	r5, [r3, #0]
 80079c2:	6862      	ldr	r2, [r4, #4]
 80079c4:	2100      	movs	r1, #0
 80079c6:	4628      	mov	r0, r5
 80079c8:	f7f8 fc02 	bl	80001d0 <memchr>
 80079cc:	b108      	cbz	r0, 80079d2 <_printf_i+0x1f2>
 80079ce:	1b40      	subs	r0, r0, r5
 80079d0:	6060      	str	r0, [r4, #4]
 80079d2:	6863      	ldr	r3, [r4, #4]
 80079d4:	6123      	str	r3, [r4, #16]
 80079d6:	2300      	movs	r3, #0
 80079d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079dc:	e7a8      	b.n	8007930 <_printf_i+0x150>
 80079de:	6923      	ldr	r3, [r4, #16]
 80079e0:	462a      	mov	r2, r5
 80079e2:	4649      	mov	r1, r9
 80079e4:	4640      	mov	r0, r8
 80079e6:	47d0      	blx	sl
 80079e8:	3001      	adds	r0, #1
 80079ea:	d0ab      	beq.n	8007944 <_printf_i+0x164>
 80079ec:	6823      	ldr	r3, [r4, #0]
 80079ee:	079b      	lsls	r3, r3, #30
 80079f0:	d413      	bmi.n	8007a1a <_printf_i+0x23a>
 80079f2:	68e0      	ldr	r0, [r4, #12]
 80079f4:	9b03      	ldr	r3, [sp, #12]
 80079f6:	4298      	cmp	r0, r3
 80079f8:	bfb8      	it	lt
 80079fa:	4618      	movlt	r0, r3
 80079fc:	e7a4      	b.n	8007948 <_printf_i+0x168>
 80079fe:	2301      	movs	r3, #1
 8007a00:	4632      	mov	r2, r6
 8007a02:	4649      	mov	r1, r9
 8007a04:	4640      	mov	r0, r8
 8007a06:	47d0      	blx	sl
 8007a08:	3001      	adds	r0, #1
 8007a0a:	d09b      	beq.n	8007944 <_printf_i+0x164>
 8007a0c:	3501      	adds	r5, #1
 8007a0e:	68e3      	ldr	r3, [r4, #12]
 8007a10:	9903      	ldr	r1, [sp, #12]
 8007a12:	1a5b      	subs	r3, r3, r1
 8007a14:	42ab      	cmp	r3, r5
 8007a16:	dcf2      	bgt.n	80079fe <_printf_i+0x21e>
 8007a18:	e7eb      	b.n	80079f2 <_printf_i+0x212>
 8007a1a:	2500      	movs	r5, #0
 8007a1c:	f104 0619 	add.w	r6, r4, #25
 8007a20:	e7f5      	b.n	8007a0e <_printf_i+0x22e>
 8007a22:	bf00      	nop
 8007a24:	08009943 	.word	0x08009943
 8007a28:	08009954 	.word	0x08009954

08007a2c <_sbrk_r>:
 8007a2c:	b538      	push	{r3, r4, r5, lr}
 8007a2e:	4d06      	ldr	r5, [pc, #24]	; (8007a48 <_sbrk_r+0x1c>)
 8007a30:	2300      	movs	r3, #0
 8007a32:	4604      	mov	r4, r0
 8007a34:	4608      	mov	r0, r1
 8007a36:	602b      	str	r3, [r5, #0]
 8007a38:	f7fc fa32 	bl	8003ea0 <_sbrk>
 8007a3c:	1c43      	adds	r3, r0, #1
 8007a3e:	d102      	bne.n	8007a46 <_sbrk_r+0x1a>
 8007a40:	682b      	ldr	r3, [r5, #0]
 8007a42:	b103      	cbz	r3, 8007a46 <_sbrk_r+0x1a>
 8007a44:	6023      	str	r3, [r4, #0]
 8007a46:	bd38      	pop	{r3, r4, r5, pc}
 8007a48:	20003a3c 	.word	0x20003a3c

08007a4c <__swbuf_r>:
 8007a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a4e:	460e      	mov	r6, r1
 8007a50:	4614      	mov	r4, r2
 8007a52:	4605      	mov	r5, r0
 8007a54:	b118      	cbz	r0, 8007a5e <__swbuf_r+0x12>
 8007a56:	6983      	ldr	r3, [r0, #24]
 8007a58:	b90b      	cbnz	r3, 8007a5e <__swbuf_r+0x12>
 8007a5a:	f000 f9d9 	bl	8007e10 <__sinit>
 8007a5e:	4b21      	ldr	r3, [pc, #132]	; (8007ae4 <__swbuf_r+0x98>)
 8007a60:	429c      	cmp	r4, r3
 8007a62:	d12b      	bne.n	8007abc <__swbuf_r+0x70>
 8007a64:	686c      	ldr	r4, [r5, #4]
 8007a66:	69a3      	ldr	r3, [r4, #24]
 8007a68:	60a3      	str	r3, [r4, #8]
 8007a6a:	89a3      	ldrh	r3, [r4, #12]
 8007a6c:	071a      	lsls	r2, r3, #28
 8007a6e:	d52f      	bpl.n	8007ad0 <__swbuf_r+0x84>
 8007a70:	6923      	ldr	r3, [r4, #16]
 8007a72:	b36b      	cbz	r3, 8007ad0 <__swbuf_r+0x84>
 8007a74:	6923      	ldr	r3, [r4, #16]
 8007a76:	6820      	ldr	r0, [r4, #0]
 8007a78:	1ac0      	subs	r0, r0, r3
 8007a7a:	6963      	ldr	r3, [r4, #20]
 8007a7c:	b2f6      	uxtb	r6, r6
 8007a7e:	4283      	cmp	r3, r0
 8007a80:	4637      	mov	r7, r6
 8007a82:	dc04      	bgt.n	8007a8e <__swbuf_r+0x42>
 8007a84:	4621      	mov	r1, r4
 8007a86:	4628      	mov	r0, r5
 8007a88:	f000 f92e 	bl	8007ce8 <_fflush_r>
 8007a8c:	bb30      	cbnz	r0, 8007adc <__swbuf_r+0x90>
 8007a8e:	68a3      	ldr	r3, [r4, #8]
 8007a90:	3b01      	subs	r3, #1
 8007a92:	60a3      	str	r3, [r4, #8]
 8007a94:	6823      	ldr	r3, [r4, #0]
 8007a96:	1c5a      	adds	r2, r3, #1
 8007a98:	6022      	str	r2, [r4, #0]
 8007a9a:	701e      	strb	r6, [r3, #0]
 8007a9c:	6963      	ldr	r3, [r4, #20]
 8007a9e:	3001      	adds	r0, #1
 8007aa0:	4283      	cmp	r3, r0
 8007aa2:	d004      	beq.n	8007aae <__swbuf_r+0x62>
 8007aa4:	89a3      	ldrh	r3, [r4, #12]
 8007aa6:	07db      	lsls	r3, r3, #31
 8007aa8:	d506      	bpl.n	8007ab8 <__swbuf_r+0x6c>
 8007aaa:	2e0a      	cmp	r6, #10
 8007aac:	d104      	bne.n	8007ab8 <__swbuf_r+0x6c>
 8007aae:	4621      	mov	r1, r4
 8007ab0:	4628      	mov	r0, r5
 8007ab2:	f000 f919 	bl	8007ce8 <_fflush_r>
 8007ab6:	b988      	cbnz	r0, 8007adc <__swbuf_r+0x90>
 8007ab8:	4638      	mov	r0, r7
 8007aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007abc:	4b0a      	ldr	r3, [pc, #40]	; (8007ae8 <__swbuf_r+0x9c>)
 8007abe:	429c      	cmp	r4, r3
 8007ac0:	d101      	bne.n	8007ac6 <__swbuf_r+0x7a>
 8007ac2:	68ac      	ldr	r4, [r5, #8]
 8007ac4:	e7cf      	b.n	8007a66 <__swbuf_r+0x1a>
 8007ac6:	4b09      	ldr	r3, [pc, #36]	; (8007aec <__swbuf_r+0xa0>)
 8007ac8:	429c      	cmp	r4, r3
 8007aca:	bf08      	it	eq
 8007acc:	68ec      	ldreq	r4, [r5, #12]
 8007ace:	e7ca      	b.n	8007a66 <__swbuf_r+0x1a>
 8007ad0:	4621      	mov	r1, r4
 8007ad2:	4628      	mov	r0, r5
 8007ad4:	f000 f80c 	bl	8007af0 <__swsetup_r>
 8007ad8:	2800      	cmp	r0, #0
 8007ada:	d0cb      	beq.n	8007a74 <__swbuf_r+0x28>
 8007adc:	f04f 37ff 	mov.w	r7, #4294967295
 8007ae0:	e7ea      	b.n	8007ab8 <__swbuf_r+0x6c>
 8007ae2:	bf00      	nop
 8007ae4:	08009988 	.word	0x08009988
 8007ae8:	080099a8 	.word	0x080099a8
 8007aec:	08009968 	.word	0x08009968

08007af0 <__swsetup_r>:
 8007af0:	4b32      	ldr	r3, [pc, #200]	; (8007bbc <__swsetup_r+0xcc>)
 8007af2:	b570      	push	{r4, r5, r6, lr}
 8007af4:	681d      	ldr	r5, [r3, #0]
 8007af6:	4606      	mov	r6, r0
 8007af8:	460c      	mov	r4, r1
 8007afa:	b125      	cbz	r5, 8007b06 <__swsetup_r+0x16>
 8007afc:	69ab      	ldr	r3, [r5, #24]
 8007afe:	b913      	cbnz	r3, 8007b06 <__swsetup_r+0x16>
 8007b00:	4628      	mov	r0, r5
 8007b02:	f000 f985 	bl	8007e10 <__sinit>
 8007b06:	4b2e      	ldr	r3, [pc, #184]	; (8007bc0 <__swsetup_r+0xd0>)
 8007b08:	429c      	cmp	r4, r3
 8007b0a:	d10f      	bne.n	8007b2c <__swsetup_r+0x3c>
 8007b0c:	686c      	ldr	r4, [r5, #4]
 8007b0e:	89a3      	ldrh	r3, [r4, #12]
 8007b10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b14:	0719      	lsls	r1, r3, #28
 8007b16:	d42c      	bmi.n	8007b72 <__swsetup_r+0x82>
 8007b18:	06dd      	lsls	r5, r3, #27
 8007b1a:	d411      	bmi.n	8007b40 <__swsetup_r+0x50>
 8007b1c:	2309      	movs	r3, #9
 8007b1e:	6033      	str	r3, [r6, #0]
 8007b20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007b24:	81a3      	strh	r3, [r4, #12]
 8007b26:	f04f 30ff 	mov.w	r0, #4294967295
 8007b2a:	e03e      	b.n	8007baa <__swsetup_r+0xba>
 8007b2c:	4b25      	ldr	r3, [pc, #148]	; (8007bc4 <__swsetup_r+0xd4>)
 8007b2e:	429c      	cmp	r4, r3
 8007b30:	d101      	bne.n	8007b36 <__swsetup_r+0x46>
 8007b32:	68ac      	ldr	r4, [r5, #8]
 8007b34:	e7eb      	b.n	8007b0e <__swsetup_r+0x1e>
 8007b36:	4b24      	ldr	r3, [pc, #144]	; (8007bc8 <__swsetup_r+0xd8>)
 8007b38:	429c      	cmp	r4, r3
 8007b3a:	bf08      	it	eq
 8007b3c:	68ec      	ldreq	r4, [r5, #12]
 8007b3e:	e7e6      	b.n	8007b0e <__swsetup_r+0x1e>
 8007b40:	0758      	lsls	r0, r3, #29
 8007b42:	d512      	bpl.n	8007b6a <__swsetup_r+0x7a>
 8007b44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b46:	b141      	cbz	r1, 8007b5a <__swsetup_r+0x6a>
 8007b48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b4c:	4299      	cmp	r1, r3
 8007b4e:	d002      	beq.n	8007b56 <__swsetup_r+0x66>
 8007b50:	4630      	mov	r0, r6
 8007b52:	f7ff fb9d 	bl	8007290 <_free_r>
 8007b56:	2300      	movs	r3, #0
 8007b58:	6363      	str	r3, [r4, #52]	; 0x34
 8007b5a:	89a3      	ldrh	r3, [r4, #12]
 8007b5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b60:	81a3      	strh	r3, [r4, #12]
 8007b62:	2300      	movs	r3, #0
 8007b64:	6063      	str	r3, [r4, #4]
 8007b66:	6923      	ldr	r3, [r4, #16]
 8007b68:	6023      	str	r3, [r4, #0]
 8007b6a:	89a3      	ldrh	r3, [r4, #12]
 8007b6c:	f043 0308 	orr.w	r3, r3, #8
 8007b70:	81a3      	strh	r3, [r4, #12]
 8007b72:	6923      	ldr	r3, [r4, #16]
 8007b74:	b94b      	cbnz	r3, 8007b8a <__swsetup_r+0x9a>
 8007b76:	89a3      	ldrh	r3, [r4, #12]
 8007b78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b80:	d003      	beq.n	8007b8a <__swsetup_r+0x9a>
 8007b82:	4621      	mov	r1, r4
 8007b84:	4630      	mov	r0, r6
 8007b86:	f000 fa09 	bl	8007f9c <__smakebuf_r>
 8007b8a:	89a0      	ldrh	r0, [r4, #12]
 8007b8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b90:	f010 0301 	ands.w	r3, r0, #1
 8007b94:	d00a      	beq.n	8007bac <__swsetup_r+0xbc>
 8007b96:	2300      	movs	r3, #0
 8007b98:	60a3      	str	r3, [r4, #8]
 8007b9a:	6963      	ldr	r3, [r4, #20]
 8007b9c:	425b      	negs	r3, r3
 8007b9e:	61a3      	str	r3, [r4, #24]
 8007ba0:	6923      	ldr	r3, [r4, #16]
 8007ba2:	b943      	cbnz	r3, 8007bb6 <__swsetup_r+0xc6>
 8007ba4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007ba8:	d1ba      	bne.n	8007b20 <__swsetup_r+0x30>
 8007baa:	bd70      	pop	{r4, r5, r6, pc}
 8007bac:	0781      	lsls	r1, r0, #30
 8007bae:	bf58      	it	pl
 8007bb0:	6963      	ldrpl	r3, [r4, #20]
 8007bb2:	60a3      	str	r3, [r4, #8]
 8007bb4:	e7f4      	b.n	8007ba0 <__swsetup_r+0xb0>
 8007bb6:	2000      	movs	r0, #0
 8007bb8:	e7f7      	b.n	8007baa <__swsetup_r+0xba>
 8007bba:	bf00      	nop
 8007bbc:	20000018 	.word	0x20000018
 8007bc0:	08009988 	.word	0x08009988
 8007bc4:	080099a8 	.word	0x080099a8
 8007bc8:	08009968 	.word	0x08009968

08007bcc <abort>:
 8007bcc:	b508      	push	{r3, lr}
 8007bce:	2006      	movs	r0, #6
 8007bd0:	f000 fa58 	bl	8008084 <raise>
 8007bd4:	2001      	movs	r0, #1
 8007bd6:	f7fc f8eb 	bl	8003db0 <_exit>
	...

08007bdc <__sflush_r>:
 8007bdc:	898a      	ldrh	r2, [r1, #12]
 8007bde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007be2:	4605      	mov	r5, r0
 8007be4:	0710      	lsls	r0, r2, #28
 8007be6:	460c      	mov	r4, r1
 8007be8:	d458      	bmi.n	8007c9c <__sflush_r+0xc0>
 8007bea:	684b      	ldr	r3, [r1, #4]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	dc05      	bgt.n	8007bfc <__sflush_r+0x20>
 8007bf0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	dc02      	bgt.n	8007bfc <__sflush_r+0x20>
 8007bf6:	2000      	movs	r0, #0
 8007bf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bfc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007bfe:	2e00      	cmp	r6, #0
 8007c00:	d0f9      	beq.n	8007bf6 <__sflush_r+0x1a>
 8007c02:	2300      	movs	r3, #0
 8007c04:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c08:	682f      	ldr	r7, [r5, #0]
 8007c0a:	602b      	str	r3, [r5, #0]
 8007c0c:	d032      	beq.n	8007c74 <__sflush_r+0x98>
 8007c0e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c10:	89a3      	ldrh	r3, [r4, #12]
 8007c12:	075a      	lsls	r2, r3, #29
 8007c14:	d505      	bpl.n	8007c22 <__sflush_r+0x46>
 8007c16:	6863      	ldr	r3, [r4, #4]
 8007c18:	1ac0      	subs	r0, r0, r3
 8007c1a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c1c:	b10b      	cbz	r3, 8007c22 <__sflush_r+0x46>
 8007c1e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c20:	1ac0      	subs	r0, r0, r3
 8007c22:	2300      	movs	r3, #0
 8007c24:	4602      	mov	r2, r0
 8007c26:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c28:	6a21      	ldr	r1, [r4, #32]
 8007c2a:	4628      	mov	r0, r5
 8007c2c:	47b0      	blx	r6
 8007c2e:	1c43      	adds	r3, r0, #1
 8007c30:	89a3      	ldrh	r3, [r4, #12]
 8007c32:	d106      	bne.n	8007c42 <__sflush_r+0x66>
 8007c34:	6829      	ldr	r1, [r5, #0]
 8007c36:	291d      	cmp	r1, #29
 8007c38:	d82c      	bhi.n	8007c94 <__sflush_r+0xb8>
 8007c3a:	4a2a      	ldr	r2, [pc, #168]	; (8007ce4 <__sflush_r+0x108>)
 8007c3c:	40ca      	lsrs	r2, r1
 8007c3e:	07d6      	lsls	r6, r2, #31
 8007c40:	d528      	bpl.n	8007c94 <__sflush_r+0xb8>
 8007c42:	2200      	movs	r2, #0
 8007c44:	6062      	str	r2, [r4, #4]
 8007c46:	04d9      	lsls	r1, r3, #19
 8007c48:	6922      	ldr	r2, [r4, #16]
 8007c4a:	6022      	str	r2, [r4, #0]
 8007c4c:	d504      	bpl.n	8007c58 <__sflush_r+0x7c>
 8007c4e:	1c42      	adds	r2, r0, #1
 8007c50:	d101      	bne.n	8007c56 <__sflush_r+0x7a>
 8007c52:	682b      	ldr	r3, [r5, #0]
 8007c54:	b903      	cbnz	r3, 8007c58 <__sflush_r+0x7c>
 8007c56:	6560      	str	r0, [r4, #84]	; 0x54
 8007c58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c5a:	602f      	str	r7, [r5, #0]
 8007c5c:	2900      	cmp	r1, #0
 8007c5e:	d0ca      	beq.n	8007bf6 <__sflush_r+0x1a>
 8007c60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c64:	4299      	cmp	r1, r3
 8007c66:	d002      	beq.n	8007c6e <__sflush_r+0x92>
 8007c68:	4628      	mov	r0, r5
 8007c6a:	f7ff fb11 	bl	8007290 <_free_r>
 8007c6e:	2000      	movs	r0, #0
 8007c70:	6360      	str	r0, [r4, #52]	; 0x34
 8007c72:	e7c1      	b.n	8007bf8 <__sflush_r+0x1c>
 8007c74:	6a21      	ldr	r1, [r4, #32]
 8007c76:	2301      	movs	r3, #1
 8007c78:	4628      	mov	r0, r5
 8007c7a:	47b0      	blx	r6
 8007c7c:	1c41      	adds	r1, r0, #1
 8007c7e:	d1c7      	bne.n	8007c10 <__sflush_r+0x34>
 8007c80:	682b      	ldr	r3, [r5, #0]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d0c4      	beq.n	8007c10 <__sflush_r+0x34>
 8007c86:	2b1d      	cmp	r3, #29
 8007c88:	d001      	beq.n	8007c8e <__sflush_r+0xb2>
 8007c8a:	2b16      	cmp	r3, #22
 8007c8c:	d101      	bne.n	8007c92 <__sflush_r+0xb6>
 8007c8e:	602f      	str	r7, [r5, #0]
 8007c90:	e7b1      	b.n	8007bf6 <__sflush_r+0x1a>
 8007c92:	89a3      	ldrh	r3, [r4, #12]
 8007c94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c98:	81a3      	strh	r3, [r4, #12]
 8007c9a:	e7ad      	b.n	8007bf8 <__sflush_r+0x1c>
 8007c9c:	690f      	ldr	r7, [r1, #16]
 8007c9e:	2f00      	cmp	r7, #0
 8007ca0:	d0a9      	beq.n	8007bf6 <__sflush_r+0x1a>
 8007ca2:	0793      	lsls	r3, r2, #30
 8007ca4:	680e      	ldr	r6, [r1, #0]
 8007ca6:	bf08      	it	eq
 8007ca8:	694b      	ldreq	r3, [r1, #20]
 8007caa:	600f      	str	r7, [r1, #0]
 8007cac:	bf18      	it	ne
 8007cae:	2300      	movne	r3, #0
 8007cb0:	eba6 0807 	sub.w	r8, r6, r7
 8007cb4:	608b      	str	r3, [r1, #8]
 8007cb6:	f1b8 0f00 	cmp.w	r8, #0
 8007cba:	dd9c      	ble.n	8007bf6 <__sflush_r+0x1a>
 8007cbc:	6a21      	ldr	r1, [r4, #32]
 8007cbe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007cc0:	4643      	mov	r3, r8
 8007cc2:	463a      	mov	r2, r7
 8007cc4:	4628      	mov	r0, r5
 8007cc6:	47b0      	blx	r6
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	dc06      	bgt.n	8007cda <__sflush_r+0xfe>
 8007ccc:	89a3      	ldrh	r3, [r4, #12]
 8007cce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cd2:	81a3      	strh	r3, [r4, #12]
 8007cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007cd8:	e78e      	b.n	8007bf8 <__sflush_r+0x1c>
 8007cda:	4407      	add	r7, r0
 8007cdc:	eba8 0800 	sub.w	r8, r8, r0
 8007ce0:	e7e9      	b.n	8007cb6 <__sflush_r+0xda>
 8007ce2:	bf00      	nop
 8007ce4:	20400001 	.word	0x20400001

08007ce8 <_fflush_r>:
 8007ce8:	b538      	push	{r3, r4, r5, lr}
 8007cea:	690b      	ldr	r3, [r1, #16]
 8007cec:	4605      	mov	r5, r0
 8007cee:	460c      	mov	r4, r1
 8007cf0:	b913      	cbnz	r3, 8007cf8 <_fflush_r+0x10>
 8007cf2:	2500      	movs	r5, #0
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	bd38      	pop	{r3, r4, r5, pc}
 8007cf8:	b118      	cbz	r0, 8007d02 <_fflush_r+0x1a>
 8007cfa:	6983      	ldr	r3, [r0, #24]
 8007cfc:	b90b      	cbnz	r3, 8007d02 <_fflush_r+0x1a>
 8007cfe:	f000 f887 	bl	8007e10 <__sinit>
 8007d02:	4b14      	ldr	r3, [pc, #80]	; (8007d54 <_fflush_r+0x6c>)
 8007d04:	429c      	cmp	r4, r3
 8007d06:	d11b      	bne.n	8007d40 <_fflush_r+0x58>
 8007d08:	686c      	ldr	r4, [r5, #4]
 8007d0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d0ef      	beq.n	8007cf2 <_fflush_r+0xa>
 8007d12:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d14:	07d0      	lsls	r0, r2, #31
 8007d16:	d404      	bmi.n	8007d22 <_fflush_r+0x3a>
 8007d18:	0599      	lsls	r1, r3, #22
 8007d1a:	d402      	bmi.n	8007d22 <_fflush_r+0x3a>
 8007d1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d1e:	f000 f915 	bl	8007f4c <__retarget_lock_acquire_recursive>
 8007d22:	4628      	mov	r0, r5
 8007d24:	4621      	mov	r1, r4
 8007d26:	f7ff ff59 	bl	8007bdc <__sflush_r>
 8007d2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d2c:	07da      	lsls	r2, r3, #31
 8007d2e:	4605      	mov	r5, r0
 8007d30:	d4e0      	bmi.n	8007cf4 <_fflush_r+0xc>
 8007d32:	89a3      	ldrh	r3, [r4, #12]
 8007d34:	059b      	lsls	r3, r3, #22
 8007d36:	d4dd      	bmi.n	8007cf4 <_fflush_r+0xc>
 8007d38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d3a:	f000 f908 	bl	8007f4e <__retarget_lock_release_recursive>
 8007d3e:	e7d9      	b.n	8007cf4 <_fflush_r+0xc>
 8007d40:	4b05      	ldr	r3, [pc, #20]	; (8007d58 <_fflush_r+0x70>)
 8007d42:	429c      	cmp	r4, r3
 8007d44:	d101      	bne.n	8007d4a <_fflush_r+0x62>
 8007d46:	68ac      	ldr	r4, [r5, #8]
 8007d48:	e7df      	b.n	8007d0a <_fflush_r+0x22>
 8007d4a:	4b04      	ldr	r3, [pc, #16]	; (8007d5c <_fflush_r+0x74>)
 8007d4c:	429c      	cmp	r4, r3
 8007d4e:	bf08      	it	eq
 8007d50:	68ec      	ldreq	r4, [r5, #12]
 8007d52:	e7da      	b.n	8007d0a <_fflush_r+0x22>
 8007d54:	08009988 	.word	0x08009988
 8007d58:	080099a8 	.word	0x080099a8
 8007d5c:	08009968 	.word	0x08009968

08007d60 <std>:
 8007d60:	2300      	movs	r3, #0
 8007d62:	b510      	push	{r4, lr}
 8007d64:	4604      	mov	r4, r0
 8007d66:	e9c0 3300 	strd	r3, r3, [r0]
 8007d6a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d6e:	6083      	str	r3, [r0, #8]
 8007d70:	8181      	strh	r1, [r0, #12]
 8007d72:	6643      	str	r3, [r0, #100]	; 0x64
 8007d74:	81c2      	strh	r2, [r0, #14]
 8007d76:	6183      	str	r3, [r0, #24]
 8007d78:	4619      	mov	r1, r3
 8007d7a:	2208      	movs	r2, #8
 8007d7c:	305c      	adds	r0, #92	; 0x5c
 8007d7e:	f7ff fa09 	bl	8007194 <memset>
 8007d82:	4b05      	ldr	r3, [pc, #20]	; (8007d98 <std+0x38>)
 8007d84:	6263      	str	r3, [r4, #36]	; 0x24
 8007d86:	4b05      	ldr	r3, [pc, #20]	; (8007d9c <std+0x3c>)
 8007d88:	62a3      	str	r3, [r4, #40]	; 0x28
 8007d8a:	4b05      	ldr	r3, [pc, #20]	; (8007da0 <std+0x40>)
 8007d8c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007d8e:	4b05      	ldr	r3, [pc, #20]	; (8007da4 <std+0x44>)
 8007d90:	6224      	str	r4, [r4, #32]
 8007d92:	6323      	str	r3, [r4, #48]	; 0x30
 8007d94:	bd10      	pop	{r4, pc}
 8007d96:	bf00      	nop
 8007d98:	080080bd 	.word	0x080080bd
 8007d9c:	080080df 	.word	0x080080df
 8007da0:	08008117 	.word	0x08008117
 8007da4:	0800813b 	.word	0x0800813b

08007da8 <_cleanup_r>:
 8007da8:	4901      	ldr	r1, [pc, #4]	; (8007db0 <_cleanup_r+0x8>)
 8007daa:	f000 b8af 	b.w	8007f0c <_fwalk_reent>
 8007dae:	bf00      	nop
 8007db0:	08007ce9 	.word	0x08007ce9

08007db4 <__sfmoreglue>:
 8007db4:	b570      	push	{r4, r5, r6, lr}
 8007db6:	2268      	movs	r2, #104	; 0x68
 8007db8:	1e4d      	subs	r5, r1, #1
 8007dba:	4355      	muls	r5, r2
 8007dbc:	460e      	mov	r6, r1
 8007dbe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007dc2:	f7ff fad1 	bl	8007368 <_malloc_r>
 8007dc6:	4604      	mov	r4, r0
 8007dc8:	b140      	cbz	r0, 8007ddc <__sfmoreglue+0x28>
 8007dca:	2100      	movs	r1, #0
 8007dcc:	e9c0 1600 	strd	r1, r6, [r0]
 8007dd0:	300c      	adds	r0, #12
 8007dd2:	60a0      	str	r0, [r4, #8]
 8007dd4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007dd8:	f7ff f9dc 	bl	8007194 <memset>
 8007ddc:	4620      	mov	r0, r4
 8007dde:	bd70      	pop	{r4, r5, r6, pc}

08007de0 <__sfp_lock_acquire>:
 8007de0:	4801      	ldr	r0, [pc, #4]	; (8007de8 <__sfp_lock_acquire+0x8>)
 8007de2:	f000 b8b3 	b.w	8007f4c <__retarget_lock_acquire_recursive>
 8007de6:	bf00      	nop
 8007de8:	20003a39 	.word	0x20003a39

08007dec <__sfp_lock_release>:
 8007dec:	4801      	ldr	r0, [pc, #4]	; (8007df4 <__sfp_lock_release+0x8>)
 8007dee:	f000 b8ae 	b.w	8007f4e <__retarget_lock_release_recursive>
 8007df2:	bf00      	nop
 8007df4:	20003a39 	.word	0x20003a39

08007df8 <__sinit_lock_acquire>:
 8007df8:	4801      	ldr	r0, [pc, #4]	; (8007e00 <__sinit_lock_acquire+0x8>)
 8007dfa:	f000 b8a7 	b.w	8007f4c <__retarget_lock_acquire_recursive>
 8007dfe:	bf00      	nop
 8007e00:	20003a3a 	.word	0x20003a3a

08007e04 <__sinit_lock_release>:
 8007e04:	4801      	ldr	r0, [pc, #4]	; (8007e0c <__sinit_lock_release+0x8>)
 8007e06:	f000 b8a2 	b.w	8007f4e <__retarget_lock_release_recursive>
 8007e0a:	bf00      	nop
 8007e0c:	20003a3a 	.word	0x20003a3a

08007e10 <__sinit>:
 8007e10:	b510      	push	{r4, lr}
 8007e12:	4604      	mov	r4, r0
 8007e14:	f7ff fff0 	bl	8007df8 <__sinit_lock_acquire>
 8007e18:	69a3      	ldr	r3, [r4, #24]
 8007e1a:	b11b      	cbz	r3, 8007e24 <__sinit+0x14>
 8007e1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e20:	f7ff bff0 	b.w	8007e04 <__sinit_lock_release>
 8007e24:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007e28:	6523      	str	r3, [r4, #80]	; 0x50
 8007e2a:	4b13      	ldr	r3, [pc, #76]	; (8007e78 <__sinit+0x68>)
 8007e2c:	4a13      	ldr	r2, [pc, #76]	; (8007e7c <__sinit+0x6c>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	62a2      	str	r2, [r4, #40]	; 0x28
 8007e32:	42a3      	cmp	r3, r4
 8007e34:	bf04      	itt	eq
 8007e36:	2301      	moveq	r3, #1
 8007e38:	61a3      	streq	r3, [r4, #24]
 8007e3a:	4620      	mov	r0, r4
 8007e3c:	f000 f820 	bl	8007e80 <__sfp>
 8007e40:	6060      	str	r0, [r4, #4]
 8007e42:	4620      	mov	r0, r4
 8007e44:	f000 f81c 	bl	8007e80 <__sfp>
 8007e48:	60a0      	str	r0, [r4, #8]
 8007e4a:	4620      	mov	r0, r4
 8007e4c:	f000 f818 	bl	8007e80 <__sfp>
 8007e50:	2200      	movs	r2, #0
 8007e52:	60e0      	str	r0, [r4, #12]
 8007e54:	2104      	movs	r1, #4
 8007e56:	6860      	ldr	r0, [r4, #4]
 8007e58:	f7ff ff82 	bl	8007d60 <std>
 8007e5c:	68a0      	ldr	r0, [r4, #8]
 8007e5e:	2201      	movs	r2, #1
 8007e60:	2109      	movs	r1, #9
 8007e62:	f7ff ff7d 	bl	8007d60 <std>
 8007e66:	68e0      	ldr	r0, [r4, #12]
 8007e68:	2202      	movs	r2, #2
 8007e6a:	2112      	movs	r1, #18
 8007e6c:	f7ff ff78 	bl	8007d60 <std>
 8007e70:	2301      	movs	r3, #1
 8007e72:	61a3      	str	r3, [r4, #24]
 8007e74:	e7d2      	b.n	8007e1c <__sinit+0xc>
 8007e76:	bf00      	nop
 8007e78:	08009880 	.word	0x08009880
 8007e7c:	08007da9 	.word	0x08007da9

08007e80 <__sfp>:
 8007e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e82:	4607      	mov	r7, r0
 8007e84:	f7ff ffac 	bl	8007de0 <__sfp_lock_acquire>
 8007e88:	4b1e      	ldr	r3, [pc, #120]	; (8007f04 <__sfp+0x84>)
 8007e8a:	681e      	ldr	r6, [r3, #0]
 8007e8c:	69b3      	ldr	r3, [r6, #24]
 8007e8e:	b913      	cbnz	r3, 8007e96 <__sfp+0x16>
 8007e90:	4630      	mov	r0, r6
 8007e92:	f7ff ffbd 	bl	8007e10 <__sinit>
 8007e96:	3648      	adds	r6, #72	; 0x48
 8007e98:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007e9c:	3b01      	subs	r3, #1
 8007e9e:	d503      	bpl.n	8007ea8 <__sfp+0x28>
 8007ea0:	6833      	ldr	r3, [r6, #0]
 8007ea2:	b30b      	cbz	r3, 8007ee8 <__sfp+0x68>
 8007ea4:	6836      	ldr	r6, [r6, #0]
 8007ea6:	e7f7      	b.n	8007e98 <__sfp+0x18>
 8007ea8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007eac:	b9d5      	cbnz	r5, 8007ee4 <__sfp+0x64>
 8007eae:	4b16      	ldr	r3, [pc, #88]	; (8007f08 <__sfp+0x88>)
 8007eb0:	60e3      	str	r3, [r4, #12]
 8007eb2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007eb6:	6665      	str	r5, [r4, #100]	; 0x64
 8007eb8:	f000 f847 	bl	8007f4a <__retarget_lock_init_recursive>
 8007ebc:	f7ff ff96 	bl	8007dec <__sfp_lock_release>
 8007ec0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007ec4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007ec8:	6025      	str	r5, [r4, #0]
 8007eca:	61a5      	str	r5, [r4, #24]
 8007ecc:	2208      	movs	r2, #8
 8007ece:	4629      	mov	r1, r5
 8007ed0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007ed4:	f7ff f95e 	bl	8007194 <memset>
 8007ed8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007edc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007ee0:	4620      	mov	r0, r4
 8007ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ee4:	3468      	adds	r4, #104	; 0x68
 8007ee6:	e7d9      	b.n	8007e9c <__sfp+0x1c>
 8007ee8:	2104      	movs	r1, #4
 8007eea:	4638      	mov	r0, r7
 8007eec:	f7ff ff62 	bl	8007db4 <__sfmoreglue>
 8007ef0:	4604      	mov	r4, r0
 8007ef2:	6030      	str	r0, [r6, #0]
 8007ef4:	2800      	cmp	r0, #0
 8007ef6:	d1d5      	bne.n	8007ea4 <__sfp+0x24>
 8007ef8:	f7ff ff78 	bl	8007dec <__sfp_lock_release>
 8007efc:	230c      	movs	r3, #12
 8007efe:	603b      	str	r3, [r7, #0]
 8007f00:	e7ee      	b.n	8007ee0 <__sfp+0x60>
 8007f02:	bf00      	nop
 8007f04:	08009880 	.word	0x08009880
 8007f08:	ffff0001 	.word	0xffff0001

08007f0c <_fwalk_reent>:
 8007f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f10:	4606      	mov	r6, r0
 8007f12:	4688      	mov	r8, r1
 8007f14:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007f18:	2700      	movs	r7, #0
 8007f1a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007f1e:	f1b9 0901 	subs.w	r9, r9, #1
 8007f22:	d505      	bpl.n	8007f30 <_fwalk_reent+0x24>
 8007f24:	6824      	ldr	r4, [r4, #0]
 8007f26:	2c00      	cmp	r4, #0
 8007f28:	d1f7      	bne.n	8007f1a <_fwalk_reent+0xe>
 8007f2a:	4638      	mov	r0, r7
 8007f2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f30:	89ab      	ldrh	r3, [r5, #12]
 8007f32:	2b01      	cmp	r3, #1
 8007f34:	d907      	bls.n	8007f46 <_fwalk_reent+0x3a>
 8007f36:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007f3a:	3301      	adds	r3, #1
 8007f3c:	d003      	beq.n	8007f46 <_fwalk_reent+0x3a>
 8007f3e:	4629      	mov	r1, r5
 8007f40:	4630      	mov	r0, r6
 8007f42:	47c0      	blx	r8
 8007f44:	4307      	orrs	r7, r0
 8007f46:	3568      	adds	r5, #104	; 0x68
 8007f48:	e7e9      	b.n	8007f1e <_fwalk_reent+0x12>

08007f4a <__retarget_lock_init_recursive>:
 8007f4a:	4770      	bx	lr

08007f4c <__retarget_lock_acquire_recursive>:
 8007f4c:	4770      	bx	lr

08007f4e <__retarget_lock_release_recursive>:
 8007f4e:	4770      	bx	lr

08007f50 <__swhatbuf_r>:
 8007f50:	b570      	push	{r4, r5, r6, lr}
 8007f52:	460e      	mov	r6, r1
 8007f54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f58:	2900      	cmp	r1, #0
 8007f5a:	b096      	sub	sp, #88	; 0x58
 8007f5c:	4614      	mov	r4, r2
 8007f5e:	461d      	mov	r5, r3
 8007f60:	da08      	bge.n	8007f74 <__swhatbuf_r+0x24>
 8007f62:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007f66:	2200      	movs	r2, #0
 8007f68:	602a      	str	r2, [r5, #0]
 8007f6a:	061a      	lsls	r2, r3, #24
 8007f6c:	d410      	bmi.n	8007f90 <__swhatbuf_r+0x40>
 8007f6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f72:	e00e      	b.n	8007f92 <__swhatbuf_r+0x42>
 8007f74:	466a      	mov	r2, sp
 8007f76:	f000 f907 	bl	8008188 <_fstat_r>
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	dbf1      	blt.n	8007f62 <__swhatbuf_r+0x12>
 8007f7e:	9a01      	ldr	r2, [sp, #4]
 8007f80:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007f84:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007f88:	425a      	negs	r2, r3
 8007f8a:	415a      	adcs	r2, r3
 8007f8c:	602a      	str	r2, [r5, #0]
 8007f8e:	e7ee      	b.n	8007f6e <__swhatbuf_r+0x1e>
 8007f90:	2340      	movs	r3, #64	; 0x40
 8007f92:	2000      	movs	r0, #0
 8007f94:	6023      	str	r3, [r4, #0]
 8007f96:	b016      	add	sp, #88	; 0x58
 8007f98:	bd70      	pop	{r4, r5, r6, pc}
	...

08007f9c <__smakebuf_r>:
 8007f9c:	898b      	ldrh	r3, [r1, #12]
 8007f9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fa0:	079d      	lsls	r5, r3, #30
 8007fa2:	4606      	mov	r6, r0
 8007fa4:	460c      	mov	r4, r1
 8007fa6:	d507      	bpl.n	8007fb8 <__smakebuf_r+0x1c>
 8007fa8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007fac:	6023      	str	r3, [r4, #0]
 8007fae:	6123      	str	r3, [r4, #16]
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	6163      	str	r3, [r4, #20]
 8007fb4:	b002      	add	sp, #8
 8007fb6:	bd70      	pop	{r4, r5, r6, pc}
 8007fb8:	ab01      	add	r3, sp, #4
 8007fba:	466a      	mov	r2, sp
 8007fbc:	f7ff ffc8 	bl	8007f50 <__swhatbuf_r>
 8007fc0:	9900      	ldr	r1, [sp, #0]
 8007fc2:	4605      	mov	r5, r0
 8007fc4:	4630      	mov	r0, r6
 8007fc6:	f7ff f9cf 	bl	8007368 <_malloc_r>
 8007fca:	b948      	cbnz	r0, 8007fe0 <__smakebuf_r+0x44>
 8007fcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fd0:	059a      	lsls	r2, r3, #22
 8007fd2:	d4ef      	bmi.n	8007fb4 <__smakebuf_r+0x18>
 8007fd4:	f023 0303 	bic.w	r3, r3, #3
 8007fd8:	f043 0302 	orr.w	r3, r3, #2
 8007fdc:	81a3      	strh	r3, [r4, #12]
 8007fde:	e7e3      	b.n	8007fa8 <__smakebuf_r+0xc>
 8007fe0:	4b0d      	ldr	r3, [pc, #52]	; (8008018 <__smakebuf_r+0x7c>)
 8007fe2:	62b3      	str	r3, [r6, #40]	; 0x28
 8007fe4:	89a3      	ldrh	r3, [r4, #12]
 8007fe6:	6020      	str	r0, [r4, #0]
 8007fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fec:	81a3      	strh	r3, [r4, #12]
 8007fee:	9b00      	ldr	r3, [sp, #0]
 8007ff0:	6163      	str	r3, [r4, #20]
 8007ff2:	9b01      	ldr	r3, [sp, #4]
 8007ff4:	6120      	str	r0, [r4, #16]
 8007ff6:	b15b      	cbz	r3, 8008010 <__smakebuf_r+0x74>
 8007ff8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ffc:	4630      	mov	r0, r6
 8007ffe:	f000 f8d5 	bl	80081ac <_isatty_r>
 8008002:	b128      	cbz	r0, 8008010 <__smakebuf_r+0x74>
 8008004:	89a3      	ldrh	r3, [r4, #12]
 8008006:	f023 0303 	bic.w	r3, r3, #3
 800800a:	f043 0301 	orr.w	r3, r3, #1
 800800e:	81a3      	strh	r3, [r4, #12]
 8008010:	89a0      	ldrh	r0, [r4, #12]
 8008012:	4305      	orrs	r5, r0
 8008014:	81a5      	strh	r5, [r4, #12]
 8008016:	e7cd      	b.n	8007fb4 <__smakebuf_r+0x18>
 8008018:	08007da9 	.word	0x08007da9

0800801c <__malloc_lock>:
 800801c:	4801      	ldr	r0, [pc, #4]	; (8008024 <__malloc_lock+0x8>)
 800801e:	f7ff bf95 	b.w	8007f4c <__retarget_lock_acquire_recursive>
 8008022:	bf00      	nop
 8008024:	20003a38 	.word	0x20003a38

08008028 <__malloc_unlock>:
 8008028:	4801      	ldr	r0, [pc, #4]	; (8008030 <__malloc_unlock+0x8>)
 800802a:	f7ff bf90 	b.w	8007f4e <__retarget_lock_release_recursive>
 800802e:	bf00      	nop
 8008030:	20003a38 	.word	0x20003a38

08008034 <_raise_r>:
 8008034:	291f      	cmp	r1, #31
 8008036:	b538      	push	{r3, r4, r5, lr}
 8008038:	4604      	mov	r4, r0
 800803a:	460d      	mov	r5, r1
 800803c:	d904      	bls.n	8008048 <_raise_r+0x14>
 800803e:	2316      	movs	r3, #22
 8008040:	6003      	str	r3, [r0, #0]
 8008042:	f04f 30ff 	mov.w	r0, #4294967295
 8008046:	bd38      	pop	{r3, r4, r5, pc}
 8008048:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800804a:	b112      	cbz	r2, 8008052 <_raise_r+0x1e>
 800804c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008050:	b94b      	cbnz	r3, 8008066 <_raise_r+0x32>
 8008052:	4620      	mov	r0, r4
 8008054:	f000 f830 	bl	80080b8 <_getpid_r>
 8008058:	462a      	mov	r2, r5
 800805a:	4601      	mov	r1, r0
 800805c:	4620      	mov	r0, r4
 800805e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008062:	f000 b817 	b.w	8008094 <_kill_r>
 8008066:	2b01      	cmp	r3, #1
 8008068:	d00a      	beq.n	8008080 <_raise_r+0x4c>
 800806a:	1c59      	adds	r1, r3, #1
 800806c:	d103      	bne.n	8008076 <_raise_r+0x42>
 800806e:	2316      	movs	r3, #22
 8008070:	6003      	str	r3, [r0, #0]
 8008072:	2001      	movs	r0, #1
 8008074:	e7e7      	b.n	8008046 <_raise_r+0x12>
 8008076:	2400      	movs	r4, #0
 8008078:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800807c:	4628      	mov	r0, r5
 800807e:	4798      	blx	r3
 8008080:	2000      	movs	r0, #0
 8008082:	e7e0      	b.n	8008046 <_raise_r+0x12>

08008084 <raise>:
 8008084:	4b02      	ldr	r3, [pc, #8]	; (8008090 <raise+0xc>)
 8008086:	4601      	mov	r1, r0
 8008088:	6818      	ldr	r0, [r3, #0]
 800808a:	f7ff bfd3 	b.w	8008034 <_raise_r>
 800808e:	bf00      	nop
 8008090:	20000018 	.word	0x20000018

08008094 <_kill_r>:
 8008094:	b538      	push	{r3, r4, r5, lr}
 8008096:	4d07      	ldr	r5, [pc, #28]	; (80080b4 <_kill_r+0x20>)
 8008098:	2300      	movs	r3, #0
 800809a:	4604      	mov	r4, r0
 800809c:	4608      	mov	r0, r1
 800809e:	4611      	mov	r1, r2
 80080a0:	602b      	str	r3, [r5, #0]
 80080a2:	f7fb fe75 	bl	8003d90 <_kill>
 80080a6:	1c43      	adds	r3, r0, #1
 80080a8:	d102      	bne.n	80080b0 <_kill_r+0x1c>
 80080aa:	682b      	ldr	r3, [r5, #0]
 80080ac:	b103      	cbz	r3, 80080b0 <_kill_r+0x1c>
 80080ae:	6023      	str	r3, [r4, #0]
 80080b0:	bd38      	pop	{r3, r4, r5, pc}
 80080b2:	bf00      	nop
 80080b4:	20003a3c 	.word	0x20003a3c

080080b8 <_getpid_r>:
 80080b8:	f7fb be62 	b.w	8003d80 <_getpid>

080080bc <__sread>:
 80080bc:	b510      	push	{r4, lr}
 80080be:	460c      	mov	r4, r1
 80080c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080c4:	f000 f894 	bl	80081f0 <_read_r>
 80080c8:	2800      	cmp	r0, #0
 80080ca:	bfab      	itete	ge
 80080cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80080ce:	89a3      	ldrhlt	r3, [r4, #12]
 80080d0:	181b      	addge	r3, r3, r0
 80080d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80080d6:	bfac      	ite	ge
 80080d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80080da:	81a3      	strhlt	r3, [r4, #12]
 80080dc:	bd10      	pop	{r4, pc}

080080de <__swrite>:
 80080de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080e2:	461f      	mov	r7, r3
 80080e4:	898b      	ldrh	r3, [r1, #12]
 80080e6:	05db      	lsls	r3, r3, #23
 80080e8:	4605      	mov	r5, r0
 80080ea:	460c      	mov	r4, r1
 80080ec:	4616      	mov	r6, r2
 80080ee:	d505      	bpl.n	80080fc <__swrite+0x1e>
 80080f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080f4:	2302      	movs	r3, #2
 80080f6:	2200      	movs	r2, #0
 80080f8:	f000 f868 	bl	80081cc <_lseek_r>
 80080fc:	89a3      	ldrh	r3, [r4, #12]
 80080fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008102:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008106:	81a3      	strh	r3, [r4, #12]
 8008108:	4632      	mov	r2, r6
 800810a:	463b      	mov	r3, r7
 800810c:	4628      	mov	r0, r5
 800810e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008112:	f000 b817 	b.w	8008144 <_write_r>

08008116 <__sseek>:
 8008116:	b510      	push	{r4, lr}
 8008118:	460c      	mov	r4, r1
 800811a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800811e:	f000 f855 	bl	80081cc <_lseek_r>
 8008122:	1c43      	adds	r3, r0, #1
 8008124:	89a3      	ldrh	r3, [r4, #12]
 8008126:	bf15      	itete	ne
 8008128:	6560      	strne	r0, [r4, #84]	; 0x54
 800812a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800812e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008132:	81a3      	strheq	r3, [r4, #12]
 8008134:	bf18      	it	ne
 8008136:	81a3      	strhne	r3, [r4, #12]
 8008138:	bd10      	pop	{r4, pc}

0800813a <__sclose>:
 800813a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800813e:	f000 b813 	b.w	8008168 <_close_r>
	...

08008144 <_write_r>:
 8008144:	b538      	push	{r3, r4, r5, lr}
 8008146:	4d07      	ldr	r5, [pc, #28]	; (8008164 <_write_r+0x20>)
 8008148:	4604      	mov	r4, r0
 800814a:	4608      	mov	r0, r1
 800814c:	4611      	mov	r1, r2
 800814e:	2200      	movs	r2, #0
 8008150:	602a      	str	r2, [r5, #0]
 8008152:	461a      	mov	r2, r3
 8008154:	f7fb fe53 	bl	8003dfe <_write>
 8008158:	1c43      	adds	r3, r0, #1
 800815a:	d102      	bne.n	8008162 <_write_r+0x1e>
 800815c:	682b      	ldr	r3, [r5, #0]
 800815e:	b103      	cbz	r3, 8008162 <_write_r+0x1e>
 8008160:	6023      	str	r3, [r4, #0]
 8008162:	bd38      	pop	{r3, r4, r5, pc}
 8008164:	20003a3c 	.word	0x20003a3c

08008168 <_close_r>:
 8008168:	b538      	push	{r3, r4, r5, lr}
 800816a:	4d06      	ldr	r5, [pc, #24]	; (8008184 <_close_r+0x1c>)
 800816c:	2300      	movs	r3, #0
 800816e:	4604      	mov	r4, r0
 8008170:	4608      	mov	r0, r1
 8008172:	602b      	str	r3, [r5, #0]
 8008174:	f7fb fe5f 	bl	8003e36 <_close>
 8008178:	1c43      	adds	r3, r0, #1
 800817a:	d102      	bne.n	8008182 <_close_r+0x1a>
 800817c:	682b      	ldr	r3, [r5, #0]
 800817e:	b103      	cbz	r3, 8008182 <_close_r+0x1a>
 8008180:	6023      	str	r3, [r4, #0]
 8008182:	bd38      	pop	{r3, r4, r5, pc}
 8008184:	20003a3c 	.word	0x20003a3c

08008188 <_fstat_r>:
 8008188:	b538      	push	{r3, r4, r5, lr}
 800818a:	4d07      	ldr	r5, [pc, #28]	; (80081a8 <_fstat_r+0x20>)
 800818c:	2300      	movs	r3, #0
 800818e:	4604      	mov	r4, r0
 8008190:	4608      	mov	r0, r1
 8008192:	4611      	mov	r1, r2
 8008194:	602b      	str	r3, [r5, #0]
 8008196:	f7fb fe5a 	bl	8003e4e <_fstat>
 800819a:	1c43      	adds	r3, r0, #1
 800819c:	d102      	bne.n	80081a4 <_fstat_r+0x1c>
 800819e:	682b      	ldr	r3, [r5, #0]
 80081a0:	b103      	cbz	r3, 80081a4 <_fstat_r+0x1c>
 80081a2:	6023      	str	r3, [r4, #0]
 80081a4:	bd38      	pop	{r3, r4, r5, pc}
 80081a6:	bf00      	nop
 80081a8:	20003a3c 	.word	0x20003a3c

080081ac <_isatty_r>:
 80081ac:	b538      	push	{r3, r4, r5, lr}
 80081ae:	4d06      	ldr	r5, [pc, #24]	; (80081c8 <_isatty_r+0x1c>)
 80081b0:	2300      	movs	r3, #0
 80081b2:	4604      	mov	r4, r0
 80081b4:	4608      	mov	r0, r1
 80081b6:	602b      	str	r3, [r5, #0]
 80081b8:	f7fb fe59 	bl	8003e6e <_isatty>
 80081bc:	1c43      	adds	r3, r0, #1
 80081be:	d102      	bne.n	80081c6 <_isatty_r+0x1a>
 80081c0:	682b      	ldr	r3, [r5, #0]
 80081c2:	b103      	cbz	r3, 80081c6 <_isatty_r+0x1a>
 80081c4:	6023      	str	r3, [r4, #0]
 80081c6:	bd38      	pop	{r3, r4, r5, pc}
 80081c8:	20003a3c 	.word	0x20003a3c

080081cc <_lseek_r>:
 80081cc:	b538      	push	{r3, r4, r5, lr}
 80081ce:	4d07      	ldr	r5, [pc, #28]	; (80081ec <_lseek_r+0x20>)
 80081d0:	4604      	mov	r4, r0
 80081d2:	4608      	mov	r0, r1
 80081d4:	4611      	mov	r1, r2
 80081d6:	2200      	movs	r2, #0
 80081d8:	602a      	str	r2, [r5, #0]
 80081da:	461a      	mov	r2, r3
 80081dc:	f7fb fe52 	bl	8003e84 <_lseek>
 80081e0:	1c43      	adds	r3, r0, #1
 80081e2:	d102      	bne.n	80081ea <_lseek_r+0x1e>
 80081e4:	682b      	ldr	r3, [r5, #0]
 80081e6:	b103      	cbz	r3, 80081ea <_lseek_r+0x1e>
 80081e8:	6023      	str	r3, [r4, #0]
 80081ea:	bd38      	pop	{r3, r4, r5, pc}
 80081ec:	20003a3c 	.word	0x20003a3c

080081f0 <_read_r>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	4d07      	ldr	r5, [pc, #28]	; (8008210 <_read_r+0x20>)
 80081f4:	4604      	mov	r4, r0
 80081f6:	4608      	mov	r0, r1
 80081f8:	4611      	mov	r1, r2
 80081fa:	2200      	movs	r2, #0
 80081fc:	602a      	str	r2, [r5, #0]
 80081fe:	461a      	mov	r2, r3
 8008200:	f7fb fde0 	bl	8003dc4 <_read>
 8008204:	1c43      	adds	r3, r0, #1
 8008206:	d102      	bne.n	800820e <_read_r+0x1e>
 8008208:	682b      	ldr	r3, [r5, #0]
 800820a:	b103      	cbz	r3, 800820e <_read_r+0x1e>
 800820c:	6023      	str	r3, [r4, #0]
 800820e:	bd38      	pop	{r3, r4, r5, pc}
 8008210:	20003a3c 	.word	0x20003a3c

08008214 <pow>:
 8008214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008216:	ed2d 8b02 	vpush	{d8}
 800821a:	eeb0 8a40 	vmov.f32	s16, s0
 800821e:	eef0 8a60 	vmov.f32	s17, s1
 8008222:	ec55 4b11 	vmov	r4, r5, d1
 8008226:	f000 f893 	bl	8008350 <__ieee754_pow>
 800822a:	4622      	mov	r2, r4
 800822c:	462b      	mov	r3, r5
 800822e:	4620      	mov	r0, r4
 8008230:	4629      	mov	r1, r5
 8008232:	ec57 6b10 	vmov	r6, r7, d0
 8008236:	f7f8 fc71 	bl	8000b1c <__aeabi_dcmpun>
 800823a:	2800      	cmp	r0, #0
 800823c:	d13b      	bne.n	80082b6 <pow+0xa2>
 800823e:	ec51 0b18 	vmov	r0, r1, d8
 8008242:	2200      	movs	r2, #0
 8008244:	2300      	movs	r3, #0
 8008246:	f7f8 fc37 	bl	8000ab8 <__aeabi_dcmpeq>
 800824a:	b1b8      	cbz	r0, 800827c <pow+0x68>
 800824c:	2200      	movs	r2, #0
 800824e:	2300      	movs	r3, #0
 8008250:	4620      	mov	r0, r4
 8008252:	4629      	mov	r1, r5
 8008254:	f7f8 fc30 	bl	8000ab8 <__aeabi_dcmpeq>
 8008258:	2800      	cmp	r0, #0
 800825a:	d146      	bne.n	80082ea <pow+0xd6>
 800825c:	ec45 4b10 	vmov	d0, r4, r5
 8008260:	f000 fe8f 	bl	8008f82 <finite>
 8008264:	b338      	cbz	r0, 80082b6 <pow+0xa2>
 8008266:	2200      	movs	r2, #0
 8008268:	2300      	movs	r3, #0
 800826a:	4620      	mov	r0, r4
 800826c:	4629      	mov	r1, r5
 800826e:	f7f8 fc2d 	bl	8000acc <__aeabi_dcmplt>
 8008272:	b300      	cbz	r0, 80082b6 <pow+0xa2>
 8008274:	f7fe ff64 	bl	8007140 <__errno>
 8008278:	2322      	movs	r3, #34	; 0x22
 800827a:	e01b      	b.n	80082b4 <pow+0xa0>
 800827c:	ec47 6b10 	vmov	d0, r6, r7
 8008280:	f000 fe7f 	bl	8008f82 <finite>
 8008284:	b9e0      	cbnz	r0, 80082c0 <pow+0xac>
 8008286:	eeb0 0a48 	vmov.f32	s0, s16
 800828a:	eef0 0a68 	vmov.f32	s1, s17
 800828e:	f000 fe78 	bl	8008f82 <finite>
 8008292:	b1a8      	cbz	r0, 80082c0 <pow+0xac>
 8008294:	ec45 4b10 	vmov	d0, r4, r5
 8008298:	f000 fe73 	bl	8008f82 <finite>
 800829c:	b180      	cbz	r0, 80082c0 <pow+0xac>
 800829e:	4632      	mov	r2, r6
 80082a0:	463b      	mov	r3, r7
 80082a2:	4630      	mov	r0, r6
 80082a4:	4639      	mov	r1, r7
 80082a6:	f7f8 fc39 	bl	8000b1c <__aeabi_dcmpun>
 80082aa:	2800      	cmp	r0, #0
 80082ac:	d0e2      	beq.n	8008274 <pow+0x60>
 80082ae:	f7fe ff47 	bl	8007140 <__errno>
 80082b2:	2321      	movs	r3, #33	; 0x21
 80082b4:	6003      	str	r3, [r0, #0]
 80082b6:	ecbd 8b02 	vpop	{d8}
 80082ba:	ec47 6b10 	vmov	d0, r6, r7
 80082be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082c0:	2200      	movs	r2, #0
 80082c2:	2300      	movs	r3, #0
 80082c4:	4630      	mov	r0, r6
 80082c6:	4639      	mov	r1, r7
 80082c8:	f7f8 fbf6 	bl	8000ab8 <__aeabi_dcmpeq>
 80082cc:	2800      	cmp	r0, #0
 80082ce:	d0f2      	beq.n	80082b6 <pow+0xa2>
 80082d0:	eeb0 0a48 	vmov.f32	s0, s16
 80082d4:	eef0 0a68 	vmov.f32	s1, s17
 80082d8:	f000 fe53 	bl	8008f82 <finite>
 80082dc:	2800      	cmp	r0, #0
 80082de:	d0ea      	beq.n	80082b6 <pow+0xa2>
 80082e0:	ec45 4b10 	vmov	d0, r4, r5
 80082e4:	f000 fe4d 	bl	8008f82 <finite>
 80082e8:	e7c3      	b.n	8008272 <pow+0x5e>
 80082ea:	4f01      	ldr	r7, [pc, #4]	; (80082f0 <pow+0xdc>)
 80082ec:	2600      	movs	r6, #0
 80082ee:	e7e2      	b.n	80082b6 <pow+0xa2>
 80082f0:	3ff00000 	.word	0x3ff00000

080082f4 <sqrt>:
 80082f4:	b538      	push	{r3, r4, r5, lr}
 80082f6:	ed2d 8b02 	vpush	{d8}
 80082fa:	ec55 4b10 	vmov	r4, r5, d0
 80082fe:	f000 fd55 	bl	8008dac <__ieee754_sqrt>
 8008302:	4622      	mov	r2, r4
 8008304:	462b      	mov	r3, r5
 8008306:	4620      	mov	r0, r4
 8008308:	4629      	mov	r1, r5
 800830a:	eeb0 8a40 	vmov.f32	s16, s0
 800830e:	eef0 8a60 	vmov.f32	s17, s1
 8008312:	f7f8 fc03 	bl	8000b1c <__aeabi_dcmpun>
 8008316:	b990      	cbnz	r0, 800833e <sqrt+0x4a>
 8008318:	2200      	movs	r2, #0
 800831a:	2300      	movs	r3, #0
 800831c:	4620      	mov	r0, r4
 800831e:	4629      	mov	r1, r5
 8008320:	f7f8 fbd4 	bl	8000acc <__aeabi_dcmplt>
 8008324:	b158      	cbz	r0, 800833e <sqrt+0x4a>
 8008326:	f7fe ff0b 	bl	8007140 <__errno>
 800832a:	2321      	movs	r3, #33	; 0x21
 800832c:	6003      	str	r3, [r0, #0]
 800832e:	2200      	movs	r2, #0
 8008330:	2300      	movs	r3, #0
 8008332:	4610      	mov	r0, r2
 8008334:	4619      	mov	r1, r3
 8008336:	f7f8 fa81 	bl	800083c <__aeabi_ddiv>
 800833a:	ec41 0b18 	vmov	d8, r0, r1
 800833e:	eeb0 0a48 	vmov.f32	s0, s16
 8008342:	eef0 0a68 	vmov.f32	s1, s17
 8008346:	ecbd 8b02 	vpop	{d8}
 800834a:	bd38      	pop	{r3, r4, r5, pc}
 800834c:	0000      	movs	r0, r0
	...

08008350 <__ieee754_pow>:
 8008350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008354:	ed2d 8b06 	vpush	{d8-d10}
 8008358:	b089      	sub	sp, #36	; 0x24
 800835a:	ed8d 1b00 	vstr	d1, [sp]
 800835e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8008362:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8008366:	ea58 0102 	orrs.w	r1, r8, r2
 800836a:	ec57 6b10 	vmov	r6, r7, d0
 800836e:	d115      	bne.n	800839c <__ieee754_pow+0x4c>
 8008370:	19b3      	adds	r3, r6, r6
 8008372:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8008376:	4152      	adcs	r2, r2
 8008378:	4299      	cmp	r1, r3
 800837a:	4b89      	ldr	r3, [pc, #548]	; (80085a0 <__ieee754_pow+0x250>)
 800837c:	4193      	sbcs	r3, r2
 800837e:	f080 84d2 	bcs.w	8008d26 <__ieee754_pow+0x9d6>
 8008382:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008386:	4630      	mov	r0, r6
 8008388:	4639      	mov	r1, r7
 800838a:	f7f7 ff77 	bl	800027c <__adddf3>
 800838e:	ec41 0b10 	vmov	d0, r0, r1
 8008392:	b009      	add	sp, #36	; 0x24
 8008394:	ecbd 8b06 	vpop	{d8-d10}
 8008398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800839c:	4b81      	ldr	r3, [pc, #516]	; (80085a4 <__ieee754_pow+0x254>)
 800839e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80083a2:	429c      	cmp	r4, r3
 80083a4:	ee10 aa10 	vmov	sl, s0
 80083a8:	463d      	mov	r5, r7
 80083aa:	dc06      	bgt.n	80083ba <__ieee754_pow+0x6a>
 80083ac:	d101      	bne.n	80083b2 <__ieee754_pow+0x62>
 80083ae:	2e00      	cmp	r6, #0
 80083b0:	d1e7      	bne.n	8008382 <__ieee754_pow+0x32>
 80083b2:	4598      	cmp	r8, r3
 80083b4:	dc01      	bgt.n	80083ba <__ieee754_pow+0x6a>
 80083b6:	d10f      	bne.n	80083d8 <__ieee754_pow+0x88>
 80083b8:	b172      	cbz	r2, 80083d8 <__ieee754_pow+0x88>
 80083ba:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80083be:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80083c2:	ea55 050a 	orrs.w	r5, r5, sl
 80083c6:	d1dc      	bne.n	8008382 <__ieee754_pow+0x32>
 80083c8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80083cc:	18db      	adds	r3, r3, r3
 80083ce:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80083d2:	4152      	adcs	r2, r2
 80083d4:	429d      	cmp	r5, r3
 80083d6:	e7d0      	b.n	800837a <__ieee754_pow+0x2a>
 80083d8:	2d00      	cmp	r5, #0
 80083da:	da3b      	bge.n	8008454 <__ieee754_pow+0x104>
 80083dc:	4b72      	ldr	r3, [pc, #456]	; (80085a8 <__ieee754_pow+0x258>)
 80083de:	4598      	cmp	r8, r3
 80083e0:	dc51      	bgt.n	8008486 <__ieee754_pow+0x136>
 80083e2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80083e6:	4598      	cmp	r8, r3
 80083e8:	f340 84ac 	ble.w	8008d44 <__ieee754_pow+0x9f4>
 80083ec:	ea4f 5328 	mov.w	r3, r8, asr #20
 80083f0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80083f4:	2b14      	cmp	r3, #20
 80083f6:	dd0f      	ble.n	8008418 <__ieee754_pow+0xc8>
 80083f8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80083fc:	fa22 f103 	lsr.w	r1, r2, r3
 8008400:	fa01 f303 	lsl.w	r3, r1, r3
 8008404:	4293      	cmp	r3, r2
 8008406:	f040 849d 	bne.w	8008d44 <__ieee754_pow+0x9f4>
 800840a:	f001 0101 	and.w	r1, r1, #1
 800840e:	f1c1 0302 	rsb	r3, r1, #2
 8008412:	9304      	str	r3, [sp, #16]
 8008414:	b182      	cbz	r2, 8008438 <__ieee754_pow+0xe8>
 8008416:	e05f      	b.n	80084d8 <__ieee754_pow+0x188>
 8008418:	2a00      	cmp	r2, #0
 800841a:	d15b      	bne.n	80084d4 <__ieee754_pow+0x184>
 800841c:	f1c3 0314 	rsb	r3, r3, #20
 8008420:	fa48 f103 	asr.w	r1, r8, r3
 8008424:	fa01 f303 	lsl.w	r3, r1, r3
 8008428:	4543      	cmp	r3, r8
 800842a:	f040 8488 	bne.w	8008d3e <__ieee754_pow+0x9ee>
 800842e:	f001 0101 	and.w	r1, r1, #1
 8008432:	f1c1 0302 	rsb	r3, r1, #2
 8008436:	9304      	str	r3, [sp, #16]
 8008438:	4b5c      	ldr	r3, [pc, #368]	; (80085ac <__ieee754_pow+0x25c>)
 800843a:	4598      	cmp	r8, r3
 800843c:	d132      	bne.n	80084a4 <__ieee754_pow+0x154>
 800843e:	f1b9 0f00 	cmp.w	r9, #0
 8008442:	f280 8478 	bge.w	8008d36 <__ieee754_pow+0x9e6>
 8008446:	4959      	ldr	r1, [pc, #356]	; (80085ac <__ieee754_pow+0x25c>)
 8008448:	4632      	mov	r2, r6
 800844a:	463b      	mov	r3, r7
 800844c:	2000      	movs	r0, #0
 800844e:	f7f8 f9f5 	bl	800083c <__aeabi_ddiv>
 8008452:	e79c      	b.n	800838e <__ieee754_pow+0x3e>
 8008454:	2300      	movs	r3, #0
 8008456:	9304      	str	r3, [sp, #16]
 8008458:	2a00      	cmp	r2, #0
 800845a:	d13d      	bne.n	80084d8 <__ieee754_pow+0x188>
 800845c:	4b51      	ldr	r3, [pc, #324]	; (80085a4 <__ieee754_pow+0x254>)
 800845e:	4598      	cmp	r8, r3
 8008460:	d1ea      	bne.n	8008438 <__ieee754_pow+0xe8>
 8008462:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008466:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800846a:	ea53 030a 	orrs.w	r3, r3, sl
 800846e:	f000 845a 	beq.w	8008d26 <__ieee754_pow+0x9d6>
 8008472:	4b4f      	ldr	r3, [pc, #316]	; (80085b0 <__ieee754_pow+0x260>)
 8008474:	429c      	cmp	r4, r3
 8008476:	dd08      	ble.n	800848a <__ieee754_pow+0x13a>
 8008478:	f1b9 0f00 	cmp.w	r9, #0
 800847c:	f2c0 8457 	blt.w	8008d2e <__ieee754_pow+0x9de>
 8008480:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008484:	e783      	b.n	800838e <__ieee754_pow+0x3e>
 8008486:	2302      	movs	r3, #2
 8008488:	e7e5      	b.n	8008456 <__ieee754_pow+0x106>
 800848a:	f1b9 0f00 	cmp.w	r9, #0
 800848e:	f04f 0000 	mov.w	r0, #0
 8008492:	f04f 0100 	mov.w	r1, #0
 8008496:	f6bf af7a 	bge.w	800838e <__ieee754_pow+0x3e>
 800849a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800849e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80084a2:	e774      	b.n	800838e <__ieee754_pow+0x3e>
 80084a4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80084a8:	d106      	bne.n	80084b8 <__ieee754_pow+0x168>
 80084aa:	4632      	mov	r2, r6
 80084ac:	463b      	mov	r3, r7
 80084ae:	4630      	mov	r0, r6
 80084b0:	4639      	mov	r1, r7
 80084b2:	f7f8 f899 	bl	80005e8 <__aeabi_dmul>
 80084b6:	e76a      	b.n	800838e <__ieee754_pow+0x3e>
 80084b8:	4b3e      	ldr	r3, [pc, #248]	; (80085b4 <__ieee754_pow+0x264>)
 80084ba:	4599      	cmp	r9, r3
 80084bc:	d10c      	bne.n	80084d8 <__ieee754_pow+0x188>
 80084be:	2d00      	cmp	r5, #0
 80084c0:	db0a      	blt.n	80084d8 <__ieee754_pow+0x188>
 80084c2:	ec47 6b10 	vmov	d0, r6, r7
 80084c6:	b009      	add	sp, #36	; 0x24
 80084c8:	ecbd 8b06 	vpop	{d8-d10}
 80084cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d0:	f000 bc6c 	b.w	8008dac <__ieee754_sqrt>
 80084d4:	2300      	movs	r3, #0
 80084d6:	9304      	str	r3, [sp, #16]
 80084d8:	ec47 6b10 	vmov	d0, r6, r7
 80084dc:	f000 fd48 	bl	8008f70 <fabs>
 80084e0:	ec51 0b10 	vmov	r0, r1, d0
 80084e4:	f1ba 0f00 	cmp.w	sl, #0
 80084e8:	d129      	bne.n	800853e <__ieee754_pow+0x1ee>
 80084ea:	b124      	cbz	r4, 80084f6 <__ieee754_pow+0x1a6>
 80084ec:	4b2f      	ldr	r3, [pc, #188]	; (80085ac <__ieee754_pow+0x25c>)
 80084ee:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d123      	bne.n	800853e <__ieee754_pow+0x1ee>
 80084f6:	f1b9 0f00 	cmp.w	r9, #0
 80084fa:	da05      	bge.n	8008508 <__ieee754_pow+0x1b8>
 80084fc:	4602      	mov	r2, r0
 80084fe:	460b      	mov	r3, r1
 8008500:	2000      	movs	r0, #0
 8008502:	492a      	ldr	r1, [pc, #168]	; (80085ac <__ieee754_pow+0x25c>)
 8008504:	f7f8 f99a 	bl	800083c <__aeabi_ddiv>
 8008508:	2d00      	cmp	r5, #0
 800850a:	f6bf af40 	bge.w	800838e <__ieee754_pow+0x3e>
 800850e:	9b04      	ldr	r3, [sp, #16]
 8008510:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008514:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008518:	4323      	orrs	r3, r4
 800851a:	d108      	bne.n	800852e <__ieee754_pow+0x1de>
 800851c:	4602      	mov	r2, r0
 800851e:	460b      	mov	r3, r1
 8008520:	4610      	mov	r0, r2
 8008522:	4619      	mov	r1, r3
 8008524:	f7f7 fea8 	bl	8000278 <__aeabi_dsub>
 8008528:	4602      	mov	r2, r0
 800852a:	460b      	mov	r3, r1
 800852c:	e78f      	b.n	800844e <__ieee754_pow+0xfe>
 800852e:	9b04      	ldr	r3, [sp, #16]
 8008530:	2b01      	cmp	r3, #1
 8008532:	f47f af2c 	bne.w	800838e <__ieee754_pow+0x3e>
 8008536:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800853a:	4619      	mov	r1, r3
 800853c:	e727      	b.n	800838e <__ieee754_pow+0x3e>
 800853e:	0feb      	lsrs	r3, r5, #31
 8008540:	3b01      	subs	r3, #1
 8008542:	9306      	str	r3, [sp, #24]
 8008544:	9a06      	ldr	r2, [sp, #24]
 8008546:	9b04      	ldr	r3, [sp, #16]
 8008548:	4313      	orrs	r3, r2
 800854a:	d102      	bne.n	8008552 <__ieee754_pow+0x202>
 800854c:	4632      	mov	r2, r6
 800854e:	463b      	mov	r3, r7
 8008550:	e7e6      	b.n	8008520 <__ieee754_pow+0x1d0>
 8008552:	4b19      	ldr	r3, [pc, #100]	; (80085b8 <__ieee754_pow+0x268>)
 8008554:	4598      	cmp	r8, r3
 8008556:	f340 80fb 	ble.w	8008750 <__ieee754_pow+0x400>
 800855a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800855e:	4598      	cmp	r8, r3
 8008560:	4b13      	ldr	r3, [pc, #76]	; (80085b0 <__ieee754_pow+0x260>)
 8008562:	dd0c      	ble.n	800857e <__ieee754_pow+0x22e>
 8008564:	429c      	cmp	r4, r3
 8008566:	dc0f      	bgt.n	8008588 <__ieee754_pow+0x238>
 8008568:	f1b9 0f00 	cmp.w	r9, #0
 800856c:	da0f      	bge.n	800858e <__ieee754_pow+0x23e>
 800856e:	2000      	movs	r0, #0
 8008570:	b009      	add	sp, #36	; 0x24
 8008572:	ecbd 8b06 	vpop	{d8-d10}
 8008576:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800857a:	f000 bcf0 	b.w	8008f5e <__math_oflow>
 800857e:	429c      	cmp	r4, r3
 8008580:	dbf2      	blt.n	8008568 <__ieee754_pow+0x218>
 8008582:	4b0a      	ldr	r3, [pc, #40]	; (80085ac <__ieee754_pow+0x25c>)
 8008584:	429c      	cmp	r4, r3
 8008586:	dd19      	ble.n	80085bc <__ieee754_pow+0x26c>
 8008588:	f1b9 0f00 	cmp.w	r9, #0
 800858c:	dcef      	bgt.n	800856e <__ieee754_pow+0x21e>
 800858e:	2000      	movs	r0, #0
 8008590:	b009      	add	sp, #36	; 0x24
 8008592:	ecbd 8b06 	vpop	{d8-d10}
 8008596:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800859a:	f000 bcd7 	b.w	8008f4c <__math_uflow>
 800859e:	bf00      	nop
 80085a0:	fff00000 	.word	0xfff00000
 80085a4:	7ff00000 	.word	0x7ff00000
 80085a8:	433fffff 	.word	0x433fffff
 80085ac:	3ff00000 	.word	0x3ff00000
 80085b0:	3fefffff 	.word	0x3fefffff
 80085b4:	3fe00000 	.word	0x3fe00000
 80085b8:	41e00000 	.word	0x41e00000
 80085bc:	4b60      	ldr	r3, [pc, #384]	; (8008740 <__ieee754_pow+0x3f0>)
 80085be:	2200      	movs	r2, #0
 80085c0:	f7f7 fe5a 	bl	8000278 <__aeabi_dsub>
 80085c4:	a354      	add	r3, pc, #336	; (adr r3, 8008718 <__ieee754_pow+0x3c8>)
 80085c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ca:	4604      	mov	r4, r0
 80085cc:	460d      	mov	r5, r1
 80085ce:	f7f8 f80b 	bl	80005e8 <__aeabi_dmul>
 80085d2:	a353      	add	r3, pc, #332	; (adr r3, 8008720 <__ieee754_pow+0x3d0>)
 80085d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085d8:	4606      	mov	r6, r0
 80085da:	460f      	mov	r7, r1
 80085dc:	4620      	mov	r0, r4
 80085de:	4629      	mov	r1, r5
 80085e0:	f7f8 f802 	bl	80005e8 <__aeabi_dmul>
 80085e4:	4b57      	ldr	r3, [pc, #348]	; (8008744 <__ieee754_pow+0x3f4>)
 80085e6:	4682      	mov	sl, r0
 80085e8:	468b      	mov	fp, r1
 80085ea:	2200      	movs	r2, #0
 80085ec:	4620      	mov	r0, r4
 80085ee:	4629      	mov	r1, r5
 80085f0:	f7f7 fffa 	bl	80005e8 <__aeabi_dmul>
 80085f4:	4602      	mov	r2, r0
 80085f6:	460b      	mov	r3, r1
 80085f8:	a14b      	add	r1, pc, #300	; (adr r1, 8008728 <__ieee754_pow+0x3d8>)
 80085fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80085fe:	f7f7 fe3b 	bl	8000278 <__aeabi_dsub>
 8008602:	4622      	mov	r2, r4
 8008604:	462b      	mov	r3, r5
 8008606:	f7f7 ffef 	bl	80005e8 <__aeabi_dmul>
 800860a:	4602      	mov	r2, r0
 800860c:	460b      	mov	r3, r1
 800860e:	2000      	movs	r0, #0
 8008610:	494d      	ldr	r1, [pc, #308]	; (8008748 <__ieee754_pow+0x3f8>)
 8008612:	f7f7 fe31 	bl	8000278 <__aeabi_dsub>
 8008616:	4622      	mov	r2, r4
 8008618:	4680      	mov	r8, r0
 800861a:	4689      	mov	r9, r1
 800861c:	462b      	mov	r3, r5
 800861e:	4620      	mov	r0, r4
 8008620:	4629      	mov	r1, r5
 8008622:	f7f7 ffe1 	bl	80005e8 <__aeabi_dmul>
 8008626:	4602      	mov	r2, r0
 8008628:	460b      	mov	r3, r1
 800862a:	4640      	mov	r0, r8
 800862c:	4649      	mov	r1, r9
 800862e:	f7f7 ffdb 	bl	80005e8 <__aeabi_dmul>
 8008632:	a33f      	add	r3, pc, #252	; (adr r3, 8008730 <__ieee754_pow+0x3e0>)
 8008634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008638:	f7f7 ffd6 	bl	80005e8 <__aeabi_dmul>
 800863c:	4602      	mov	r2, r0
 800863e:	460b      	mov	r3, r1
 8008640:	4650      	mov	r0, sl
 8008642:	4659      	mov	r1, fp
 8008644:	f7f7 fe18 	bl	8000278 <__aeabi_dsub>
 8008648:	4602      	mov	r2, r0
 800864a:	460b      	mov	r3, r1
 800864c:	4680      	mov	r8, r0
 800864e:	4689      	mov	r9, r1
 8008650:	4630      	mov	r0, r6
 8008652:	4639      	mov	r1, r7
 8008654:	f7f7 fe12 	bl	800027c <__adddf3>
 8008658:	2000      	movs	r0, #0
 800865a:	4632      	mov	r2, r6
 800865c:	463b      	mov	r3, r7
 800865e:	4604      	mov	r4, r0
 8008660:	460d      	mov	r5, r1
 8008662:	f7f7 fe09 	bl	8000278 <__aeabi_dsub>
 8008666:	4602      	mov	r2, r0
 8008668:	460b      	mov	r3, r1
 800866a:	4640      	mov	r0, r8
 800866c:	4649      	mov	r1, r9
 800866e:	f7f7 fe03 	bl	8000278 <__aeabi_dsub>
 8008672:	9b04      	ldr	r3, [sp, #16]
 8008674:	9a06      	ldr	r2, [sp, #24]
 8008676:	3b01      	subs	r3, #1
 8008678:	4313      	orrs	r3, r2
 800867a:	4682      	mov	sl, r0
 800867c:	468b      	mov	fp, r1
 800867e:	f040 81e7 	bne.w	8008a50 <__ieee754_pow+0x700>
 8008682:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8008738 <__ieee754_pow+0x3e8>
 8008686:	eeb0 8a47 	vmov.f32	s16, s14
 800868a:	eef0 8a67 	vmov.f32	s17, s15
 800868e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008692:	2600      	movs	r6, #0
 8008694:	4632      	mov	r2, r6
 8008696:	463b      	mov	r3, r7
 8008698:	e9dd 0100 	ldrd	r0, r1, [sp]
 800869c:	f7f7 fdec 	bl	8000278 <__aeabi_dsub>
 80086a0:	4622      	mov	r2, r4
 80086a2:	462b      	mov	r3, r5
 80086a4:	f7f7 ffa0 	bl	80005e8 <__aeabi_dmul>
 80086a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086ac:	4680      	mov	r8, r0
 80086ae:	4689      	mov	r9, r1
 80086b0:	4650      	mov	r0, sl
 80086b2:	4659      	mov	r1, fp
 80086b4:	f7f7 ff98 	bl	80005e8 <__aeabi_dmul>
 80086b8:	4602      	mov	r2, r0
 80086ba:	460b      	mov	r3, r1
 80086bc:	4640      	mov	r0, r8
 80086be:	4649      	mov	r1, r9
 80086c0:	f7f7 fddc 	bl	800027c <__adddf3>
 80086c4:	4632      	mov	r2, r6
 80086c6:	463b      	mov	r3, r7
 80086c8:	4680      	mov	r8, r0
 80086ca:	4689      	mov	r9, r1
 80086cc:	4620      	mov	r0, r4
 80086ce:	4629      	mov	r1, r5
 80086d0:	f7f7 ff8a 	bl	80005e8 <__aeabi_dmul>
 80086d4:	460b      	mov	r3, r1
 80086d6:	4604      	mov	r4, r0
 80086d8:	460d      	mov	r5, r1
 80086da:	4602      	mov	r2, r0
 80086dc:	4649      	mov	r1, r9
 80086de:	4640      	mov	r0, r8
 80086e0:	f7f7 fdcc 	bl	800027c <__adddf3>
 80086e4:	4b19      	ldr	r3, [pc, #100]	; (800874c <__ieee754_pow+0x3fc>)
 80086e6:	4299      	cmp	r1, r3
 80086e8:	ec45 4b19 	vmov	d9, r4, r5
 80086ec:	4606      	mov	r6, r0
 80086ee:	460f      	mov	r7, r1
 80086f0:	468b      	mov	fp, r1
 80086f2:	f340 82f1 	ble.w	8008cd8 <__ieee754_pow+0x988>
 80086f6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80086fa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80086fe:	4303      	orrs	r3, r0
 8008700:	f000 81e4 	beq.w	8008acc <__ieee754_pow+0x77c>
 8008704:	ec51 0b18 	vmov	r0, r1, d8
 8008708:	2200      	movs	r2, #0
 800870a:	2300      	movs	r3, #0
 800870c:	f7f8 f9de 	bl	8000acc <__aeabi_dcmplt>
 8008710:	3800      	subs	r0, #0
 8008712:	bf18      	it	ne
 8008714:	2001      	movne	r0, #1
 8008716:	e72b      	b.n	8008570 <__ieee754_pow+0x220>
 8008718:	60000000 	.word	0x60000000
 800871c:	3ff71547 	.word	0x3ff71547
 8008720:	f85ddf44 	.word	0xf85ddf44
 8008724:	3e54ae0b 	.word	0x3e54ae0b
 8008728:	55555555 	.word	0x55555555
 800872c:	3fd55555 	.word	0x3fd55555
 8008730:	652b82fe 	.word	0x652b82fe
 8008734:	3ff71547 	.word	0x3ff71547
 8008738:	00000000 	.word	0x00000000
 800873c:	bff00000 	.word	0xbff00000
 8008740:	3ff00000 	.word	0x3ff00000
 8008744:	3fd00000 	.word	0x3fd00000
 8008748:	3fe00000 	.word	0x3fe00000
 800874c:	408fffff 	.word	0x408fffff
 8008750:	4bd5      	ldr	r3, [pc, #852]	; (8008aa8 <__ieee754_pow+0x758>)
 8008752:	402b      	ands	r3, r5
 8008754:	2200      	movs	r2, #0
 8008756:	b92b      	cbnz	r3, 8008764 <__ieee754_pow+0x414>
 8008758:	4bd4      	ldr	r3, [pc, #848]	; (8008aac <__ieee754_pow+0x75c>)
 800875a:	f7f7 ff45 	bl	80005e8 <__aeabi_dmul>
 800875e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008762:	460c      	mov	r4, r1
 8008764:	1523      	asrs	r3, r4, #20
 8008766:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800876a:	4413      	add	r3, r2
 800876c:	9305      	str	r3, [sp, #20]
 800876e:	4bd0      	ldr	r3, [pc, #832]	; (8008ab0 <__ieee754_pow+0x760>)
 8008770:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008774:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008778:	429c      	cmp	r4, r3
 800877a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800877e:	dd08      	ble.n	8008792 <__ieee754_pow+0x442>
 8008780:	4bcc      	ldr	r3, [pc, #816]	; (8008ab4 <__ieee754_pow+0x764>)
 8008782:	429c      	cmp	r4, r3
 8008784:	f340 8162 	ble.w	8008a4c <__ieee754_pow+0x6fc>
 8008788:	9b05      	ldr	r3, [sp, #20]
 800878a:	3301      	adds	r3, #1
 800878c:	9305      	str	r3, [sp, #20]
 800878e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008792:	2400      	movs	r4, #0
 8008794:	00e3      	lsls	r3, r4, #3
 8008796:	9307      	str	r3, [sp, #28]
 8008798:	4bc7      	ldr	r3, [pc, #796]	; (8008ab8 <__ieee754_pow+0x768>)
 800879a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800879e:	ed93 7b00 	vldr	d7, [r3]
 80087a2:	4629      	mov	r1, r5
 80087a4:	ec53 2b17 	vmov	r2, r3, d7
 80087a8:	eeb0 9a47 	vmov.f32	s18, s14
 80087ac:	eef0 9a67 	vmov.f32	s19, s15
 80087b0:	4682      	mov	sl, r0
 80087b2:	f7f7 fd61 	bl	8000278 <__aeabi_dsub>
 80087b6:	4652      	mov	r2, sl
 80087b8:	4606      	mov	r6, r0
 80087ba:	460f      	mov	r7, r1
 80087bc:	462b      	mov	r3, r5
 80087be:	ec51 0b19 	vmov	r0, r1, d9
 80087c2:	f7f7 fd5b 	bl	800027c <__adddf3>
 80087c6:	4602      	mov	r2, r0
 80087c8:	460b      	mov	r3, r1
 80087ca:	2000      	movs	r0, #0
 80087cc:	49bb      	ldr	r1, [pc, #748]	; (8008abc <__ieee754_pow+0x76c>)
 80087ce:	f7f8 f835 	bl	800083c <__aeabi_ddiv>
 80087d2:	ec41 0b1a 	vmov	d10, r0, r1
 80087d6:	4602      	mov	r2, r0
 80087d8:	460b      	mov	r3, r1
 80087da:	4630      	mov	r0, r6
 80087dc:	4639      	mov	r1, r7
 80087de:	f7f7 ff03 	bl	80005e8 <__aeabi_dmul>
 80087e2:	2300      	movs	r3, #0
 80087e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80087e8:	9302      	str	r3, [sp, #8]
 80087ea:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80087ee:	46ab      	mov	fp, r5
 80087f0:	106d      	asrs	r5, r5, #1
 80087f2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80087f6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80087fa:	ec41 0b18 	vmov	d8, r0, r1
 80087fe:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8008802:	2200      	movs	r2, #0
 8008804:	4640      	mov	r0, r8
 8008806:	4649      	mov	r1, r9
 8008808:	4614      	mov	r4, r2
 800880a:	461d      	mov	r5, r3
 800880c:	f7f7 feec 	bl	80005e8 <__aeabi_dmul>
 8008810:	4602      	mov	r2, r0
 8008812:	460b      	mov	r3, r1
 8008814:	4630      	mov	r0, r6
 8008816:	4639      	mov	r1, r7
 8008818:	f7f7 fd2e 	bl	8000278 <__aeabi_dsub>
 800881c:	ec53 2b19 	vmov	r2, r3, d9
 8008820:	4606      	mov	r6, r0
 8008822:	460f      	mov	r7, r1
 8008824:	4620      	mov	r0, r4
 8008826:	4629      	mov	r1, r5
 8008828:	f7f7 fd26 	bl	8000278 <__aeabi_dsub>
 800882c:	4602      	mov	r2, r0
 800882e:	460b      	mov	r3, r1
 8008830:	4650      	mov	r0, sl
 8008832:	4659      	mov	r1, fp
 8008834:	f7f7 fd20 	bl	8000278 <__aeabi_dsub>
 8008838:	4642      	mov	r2, r8
 800883a:	464b      	mov	r3, r9
 800883c:	f7f7 fed4 	bl	80005e8 <__aeabi_dmul>
 8008840:	4602      	mov	r2, r0
 8008842:	460b      	mov	r3, r1
 8008844:	4630      	mov	r0, r6
 8008846:	4639      	mov	r1, r7
 8008848:	f7f7 fd16 	bl	8000278 <__aeabi_dsub>
 800884c:	ec53 2b1a 	vmov	r2, r3, d10
 8008850:	f7f7 feca 	bl	80005e8 <__aeabi_dmul>
 8008854:	ec53 2b18 	vmov	r2, r3, d8
 8008858:	ec41 0b19 	vmov	d9, r0, r1
 800885c:	ec51 0b18 	vmov	r0, r1, d8
 8008860:	f7f7 fec2 	bl	80005e8 <__aeabi_dmul>
 8008864:	a37c      	add	r3, pc, #496	; (adr r3, 8008a58 <__ieee754_pow+0x708>)
 8008866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800886a:	4604      	mov	r4, r0
 800886c:	460d      	mov	r5, r1
 800886e:	f7f7 febb 	bl	80005e8 <__aeabi_dmul>
 8008872:	a37b      	add	r3, pc, #492	; (adr r3, 8008a60 <__ieee754_pow+0x710>)
 8008874:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008878:	f7f7 fd00 	bl	800027c <__adddf3>
 800887c:	4622      	mov	r2, r4
 800887e:	462b      	mov	r3, r5
 8008880:	f7f7 feb2 	bl	80005e8 <__aeabi_dmul>
 8008884:	a378      	add	r3, pc, #480	; (adr r3, 8008a68 <__ieee754_pow+0x718>)
 8008886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800888a:	f7f7 fcf7 	bl	800027c <__adddf3>
 800888e:	4622      	mov	r2, r4
 8008890:	462b      	mov	r3, r5
 8008892:	f7f7 fea9 	bl	80005e8 <__aeabi_dmul>
 8008896:	a376      	add	r3, pc, #472	; (adr r3, 8008a70 <__ieee754_pow+0x720>)
 8008898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800889c:	f7f7 fcee 	bl	800027c <__adddf3>
 80088a0:	4622      	mov	r2, r4
 80088a2:	462b      	mov	r3, r5
 80088a4:	f7f7 fea0 	bl	80005e8 <__aeabi_dmul>
 80088a8:	a373      	add	r3, pc, #460	; (adr r3, 8008a78 <__ieee754_pow+0x728>)
 80088aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ae:	f7f7 fce5 	bl	800027c <__adddf3>
 80088b2:	4622      	mov	r2, r4
 80088b4:	462b      	mov	r3, r5
 80088b6:	f7f7 fe97 	bl	80005e8 <__aeabi_dmul>
 80088ba:	a371      	add	r3, pc, #452	; (adr r3, 8008a80 <__ieee754_pow+0x730>)
 80088bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088c0:	f7f7 fcdc 	bl	800027c <__adddf3>
 80088c4:	4622      	mov	r2, r4
 80088c6:	4606      	mov	r6, r0
 80088c8:	460f      	mov	r7, r1
 80088ca:	462b      	mov	r3, r5
 80088cc:	4620      	mov	r0, r4
 80088ce:	4629      	mov	r1, r5
 80088d0:	f7f7 fe8a 	bl	80005e8 <__aeabi_dmul>
 80088d4:	4602      	mov	r2, r0
 80088d6:	460b      	mov	r3, r1
 80088d8:	4630      	mov	r0, r6
 80088da:	4639      	mov	r1, r7
 80088dc:	f7f7 fe84 	bl	80005e8 <__aeabi_dmul>
 80088e0:	4642      	mov	r2, r8
 80088e2:	4604      	mov	r4, r0
 80088e4:	460d      	mov	r5, r1
 80088e6:	464b      	mov	r3, r9
 80088e8:	ec51 0b18 	vmov	r0, r1, d8
 80088ec:	f7f7 fcc6 	bl	800027c <__adddf3>
 80088f0:	ec53 2b19 	vmov	r2, r3, d9
 80088f4:	f7f7 fe78 	bl	80005e8 <__aeabi_dmul>
 80088f8:	4622      	mov	r2, r4
 80088fa:	462b      	mov	r3, r5
 80088fc:	f7f7 fcbe 	bl	800027c <__adddf3>
 8008900:	4642      	mov	r2, r8
 8008902:	4682      	mov	sl, r0
 8008904:	468b      	mov	fp, r1
 8008906:	464b      	mov	r3, r9
 8008908:	4640      	mov	r0, r8
 800890a:	4649      	mov	r1, r9
 800890c:	f7f7 fe6c 	bl	80005e8 <__aeabi_dmul>
 8008910:	4b6b      	ldr	r3, [pc, #428]	; (8008ac0 <__ieee754_pow+0x770>)
 8008912:	2200      	movs	r2, #0
 8008914:	4606      	mov	r6, r0
 8008916:	460f      	mov	r7, r1
 8008918:	f7f7 fcb0 	bl	800027c <__adddf3>
 800891c:	4652      	mov	r2, sl
 800891e:	465b      	mov	r3, fp
 8008920:	f7f7 fcac 	bl	800027c <__adddf3>
 8008924:	2000      	movs	r0, #0
 8008926:	4604      	mov	r4, r0
 8008928:	460d      	mov	r5, r1
 800892a:	4602      	mov	r2, r0
 800892c:	460b      	mov	r3, r1
 800892e:	4640      	mov	r0, r8
 8008930:	4649      	mov	r1, r9
 8008932:	f7f7 fe59 	bl	80005e8 <__aeabi_dmul>
 8008936:	4b62      	ldr	r3, [pc, #392]	; (8008ac0 <__ieee754_pow+0x770>)
 8008938:	4680      	mov	r8, r0
 800893a:	4689      	mov	r9, r1
 800893c:	2200      	movs	r2, #0
 800893e:	4620      	mov	r0, r4
 8008940:	4629      	mov	r1, r5
 8008942:	f7f7 fc99 	bl	8000278 <__aeabi_dsub>
 8008946:	4632      	mov	r2, r6
 8008948:	463b      	mov	r3, r7
 800894a:	f7f7 fc95 	bl	8000278 <__aeabi_dsub>
 800894e:	4602      	mov	r2, r0
 8008950:	460b      	mov	r3, r1
 8008952:	4650      	mov	r0, sl
 8008954:	4659      	mov	r1, fp
 8008956:	f7f7 fc8f 	bl	8000278 <__aeabi_dsub>
 800895a:	ec53 2b18 	vmov	r2, r3, d8
 800895e:	f7f7 fe43 	bl	80005e8 <__aeabi_dmul>
 8008962:	4622      	mov	r2, r4
 8008964:	4606      	mov	r6, r0
 8008966:	460f      	mov	r7, r1
 8008968:	462b      	mov	r3, r5
 800896a:	ec51 0b19 	vmov	r0, r1, d9
 800896e:	f7f7 fe3b 	bl	80005e8 <__aeabi_dmul>
 8008972:	4602      	mov	r2, r0
 8008974:	460b      	mov	r3, r1
 8008976:	4630      	mov	r0, r6
 8008978:	4639      	mov	r1, r7
 800897a:	f7f7 fc7f 	bl	800027c <__adddf3>
 800897e:	4606      	mov	r6, r0
 8008980:	460f      	mov	r7, r1
 8008982:	4602      	mov	r2, r0
 8008984:	460b      	mov	r3, r1
 8008986:	4640      	mov	r0, r8
 8008988:	4649      	mov	r1, r9
 800898a:	f7f7 fc77 	bl	800027c <__adddf3>
 800898e:	a33e      	add	r3, pc, #248	; (adr r3, 8008a88 <__ieee754_pow+0x738>)
 8008990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008994:	2000      	movs	r0, #0
 8008996:	4604      	mov	r4, r0
 8008998:	460d      	mov	r5, r1
 800899a:	f7f7 fe25 	bl	80005e8 <__aeabi_dmul>
 800899e:	4642      	mov	r2, r8
 80089a0:	ec41 0b18 	vmov	d8, r0, r1
 80089a4:	464b      	mov	r3, r9
 80089a6:	4620      	mov	r0, r4
 80089a8:	4629      	mov	r1, r5
 80089aa:	f7f7 fc65 	bl	8000278 <__aeabi_dsub>
 80089ae:	4602      	mov	r2, r0
 80089b0:	460b      	mov	r3, r1
 80089b2:	4630      	mov	r0, r6
 80089b4:	4639      	mov	r1, r7
 80089b6:	f7f7 fc5f 	bl	8000278 <__aeabi_dsub>
 80089ba:	a335      	add	r3, pc, #212	; (adr r3, 8008a90 <__ieee754_pow+0x740>)
 80089bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089c0:	f7f7 fe12 	bl	80005e8 <__aeabi_dmul>
 80089c4:	a334      	add	r3, pc, #208	; (adr r3, 8008a98 <__ieee754_pow+0x748>)
 80089c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ca:	4606      	mov	r6, r0
 80089cc:	460f      	mov	r7, r1
 80089ce:	4620      	mov	r0, r4
 80089d0:	4629      	mov	r1, r5
 80089d2:	f7f7 fe09 	bl	80005e8 <__aeabi_dmul>
 80089d6:	4602      	mov	r2, r0
 80089d8:	460b      	mov	r3, r1
 80089da:	4630      	mov	r0, r6
 80089dc:	4639      	mov	r1, r7
 80089de:	f7f7 fc4d 	bl	800027c <__adddf3>
 80089e2:	9a07      	ldr	r2, [sp, #28]
 80089e4:	4b37      	ldr	r3, [pc, #220]	; (8008ac4 <__ieee754_pow+0x774>)
 80089e6:	4413      	add	r3, r2
 80089e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ec:	f7f7 fc46 	bl	800027c <__adddf3>
 80089f0:	4682      	mov	sl, r0
 80089f2:	9805      	ldr	r0, [sp, #20]
 80089f4:	468b      	mov	fp, r1
 80089f6:	f7f7 fd8d 	bl	8000514 <__aeabi_i2d>
 80089fa:	9a07      	ldr	r2, [sp, #28]
 80089fc:	4b32      	ldr	r3, [pc, #200]	; (8008ac8 <__ieee754_pow+0x778>)
 80089fe:	4413      	add	r3, r2
 8008a00:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008a04:	4606      	mov	r6, r0
 8008a06:	460f      	mov	r7, r1
 8008a08:	4652      	mov	r2, sl
 8008a0a:	465b      	mov	r3, fp
 8008a0c:	ec51 0b18 	vmov	r0, r1, d8
 8008a10:	f7f7 fc34 	bl	800027c <__adddf3>
 8008a14:	4642      	mov	r2, r8
 8008a16:	464b      	mov	r3, r9
 8008a18:	f7f7 fc30 	bl	800027c <__adddf3>
 8008a1c:	4632      	mov	r2, r6
 8008a1e:	463b      	mov	r3, r7
 8008a20:	f7f7 fc2c 	bl	800027c <__adddf3>
 8008a24:	2000      	movs	r0, #0
 8008a26:	4632      	mov	r2, r6
 8008a28:	463b      	mov	r3, r7
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	460d      	mov	r5, r1
 8008a2e:	f7f7 fc23 	bl	8000278 <__aeabi_dsub>
 8008a32:	4642      	mov	r2, r8
 8008a34:	464b      	mov	r3, r9
 8008a36:	f7f7 fc1f 	bl	8000278 <__aeabi_dsub>
 8008a3a:	ec53 2b18 	vmov	r2, r3, d8
 8008a3e:	f7f7 fc1b 	bl	8000278 <__aeabi_dsub>
 8008a42:	4602      	mov	r2, r0
 8008a44:	460b      	mov	r3, r1
 8008a46:	4650      	mov	r0, sl
 8008a48:	4659      	mov	r1, fp
 8008a4a:	e610      	b.n	800866e <__ieee754_pow+0x31e>
 8008a4c:	2401      	movs	r4, #1
 8008a4e:	e6a1      	b.n	8008794 <__ieee754_pow+0x444>
 8008a50:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8008aa0 <__ieee754_pow+0x750>
 8008a54:	e617      	b.n	8008686 <__ieee754_pow+0x336>
 8008a56:	bf00      	nop
 8008a58:	4a454eef 	.word	0x4a454eef
 8008a5c:	3fca7e28 	.word	0x3fca7e28
 8008a60:	93c9db65 	.word	0x93c9db65
 8008a64:	3fcd864a 	.word	0x3fcd864a
 8008a68:	a91d4101 	.word	0xa91d4101
 8008a6c:	3fd17460 	.word	0x3fd17460
 8008a70:	518f264d 	.word	0x518f264d
 8008a74:	3fd55555 	.word	0x3fd55555
 8008a78:	db6fabff 	.word	0xdb6fabff
 8008a7c:	3fdb6db6 	.word	0x3fdb6db6
 8008a80:	33333303 	.word	0x33333303
 8008a84:	3fe33333 	.word	0x3fe33333
 8008a88:	e0000000 	.word	0xe0000000
 8008a8c:	3feec709 	.word	0x3feec709
 8008a90:	dc3a03fd 	.word	0xdc3a03fd
 8008a94:	3feec709 	.word	0x3feec709
 8008a98:	145b01f5 	.word	0x145b01f5
 8008a9c:	be3e2fe0 	.word	0xbe3e2fe0
 8008aa0:	00000000 	.word	0x00000000
 8008aa4:	3ff00000 	.word	0x3ff00000
 8008aa8:	7ff00000 	.word	0x7ff00000
 8008aac:	43400000 	.word	0x43400000
 8008ab0:	0003988e 	.word	0x0003988e
 8008ab4:	000bb679 	.word	0x000bb679
 8008ab8:	080099c8 	.word	0x080099c8
 8008abc:	3ff00000 	.word	0x3ff00000
 8008ac0:	40080000 	.word	0x40080000
 8008ac4:	080099e8 	.word	0x080099e8
 8008ac8:	080099d8 	.word	0x080099d8
 8008acc:	a3b5      	add	r3, pc, #724	; (adr r3, 8008da4 <__ieee754_pow+0xa54>)
 8008ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad2:	4640      	mov	r0, r8
 8008ad4:	4649      	mov	r1, r9
 8008ad6:	f7f7 fbd1 	bl	800027c <__adddf3>
 8008ada:	4622      	mov	r2, r4
 8008adc:	ec41 0b1a 	vmov	d10, r0, r1
 8008ae0:	462b      	mov	r3, r5
 8008ae2:	4630      	mov	r0, r6
 8008ae4:	4639      	mov	r1, r7
 8008ae6:	f7f7 fbc7 	bl	8000278 <__aeabi_dsub>
 8008aea:	4602      	mov	r2, r0
 8008aec:	460b      	mov	r3, r1
 8008aee:	ec51 0b1a 	vmov	r0, r1, d10
 8008af2:	f7f8 f809 	bl	8000b08 <__aeabi_dcmpgt>
 8008af6:	2800      	cmp	r0, #0
 8008af8:	f47f ae04 	bne.w	8008704 <__ieee754_pow+0x3b4>
 8008afc:	4aa4      	ldr	r2, [pc, #656]	; (8008d90 <__ieee754_pow+0xa40>)
 8008afe:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008b02:	4293      	cmp	r3, r2
 8008b04:	f340 8108 	ble.w	8008d18 <__ieee754_pow+0x9c8>
 8008b08:	151b      	asrs	r3, r3, #20
 8008b0a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8008b0e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8008b12:	fa4a f303 	asr.w	r3, sl, r3
 8008b16:	445b      	add	r3, fp
 8008b18:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8008b1c:	4e9d      	ldr	r6, [pc, #628]	; (8008d94 <__ieee754_pow+0xa44>)
 8008b1e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8008b22:	4116      	asrs	r6, r2
 8008b24:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8008b28:	2000      	movs	r0, #0
 8008b2a:	ea23 0106 	bic.w	r1, r3, r6
 8008b2e:	f1c2 0214 	rsb	r2, r2, #20
 8008b32:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8008b36:	fa4a fa02 	asr.w	sl, sl, r2
 8008b3a:	f1bb 0f00 	cmp.w	fp, #0
 8008b3e:	4602      	mov	r2, r0
 8008b40:	460b      	mov	r3, r1
 8008b42:	4620      	mov	r0, r4
 8008b44:	4629      	mov	r1, r5
 8008b46:	bfb8      	it	lt
 8008b48:	f1ca 0a00 	rsblt	sl, sl, #0
 8008b4c:	f7f7 fb94 	bl	8000278 <__aeabi_dsub>
 8008b50:	ec41 0b19 	vmov	d9, r0, r1
 8008b54:	4642      	mov	r2, r8
 8008b56:	464b      	mov	r3, r9
 8008b58:	ec51 0b19 	vmov	r0, r1, d9
 8008b5c:	f7f7 fb8e 	bl	800027c <__adddf3>
 8008b60:	a37b      	add	r3, pc, #492	; (adr r3, 8008d50 <__ieee754_pow+0xa00>)
 8008b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b66:	2000      	movs	r0, #0
 8008b68:	4604      	mov	r4, r0
 8008b6a:	460d      	mov	r5, r1
 8008b6c:	f7f7 fd3c 	bl	80005e8 <__aeabi_dmul>
 8008b70:	ec53 2b19 	vmov	r2, r3, d9
 8008b74:	4606      	mov	r6, r0
 8008b76:	460f      	mov	r7, r1
 8008b78:	4620      	mov	r0, r4
 8008b7a:	4629      	mov	r1, r5
 8008b7c:	f7f7 fb7c 	bl	8000278 <__aeabi_dsub>
 8008b80:	4602      	mov	r2, r0
 8008b82:	460b      	mov	r3, r1
 8008b84:	4640      	mov	r0, r8
 8008b86:	4649      	mov	r1, r9
 8008b88:	f7f7 fb76 	bl	8000278 <__aeabi_dsub>
 8008b8c:	a372      	add	r3, pc, #456	; (adr r3, 8008d58 <__ieee754_pow+0xa08>)
 8008b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b92:	f7f7 fd29 	bl	80005e8 <__aeabi_dmul>
 8008b96:	a372      	add	r3, pc, #456	; (adr r3, 8008d60 <__ieee754_pow+0xa10>)
 8008b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b9c:	4680      	mov	r8, r0
 8008b9e:	4689      	mov	r9, r1
 8008ba0:	4620      	mov	r0, r4
 8008ba2:	4629      	mov	r1, r5
 8008ba4:	f7f7 fd20 	bl	80005e8 <__aeabi_dmul>
 8008ba8:	4602      	mov	r2, r0
 8008baa:	460b      	mov	r3, r1
 8008bac:	4640      	mov	r0, r8
 8008bae:	4649      	mov	r1, r9
 8008bb0:	f7f7 fb64 	bl	800027c <__adddf3>
 8008bb4:	4604      	mov	r4, r0
 8008bb6:	460d      	mov	r5, r1
 8008bb8:	4602      	mov	r2, r0
 8008bba:	460b      	mov	r3, r1
 8008bbc:	4630      	mov	r0, r6
 8008bbe:	4639      	mov	r1, r7
 8008bc0:	f7f7 fb5c 	bl	800027c <__adddf3>
 8008bc4:	4632      	mov	r2, r6
 8008bc6:	463b      	mov	r3, r7
 8008bc8:	4680      	mov	r8, r0
 8008bca:	4689      	mov	r9, r1
 8008bcc:	f7f7 fb54 	bl	8000278 <__aeabi_dsub>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	460b      	mov	r3, r1
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	4629      	mov	r1, r5
 8008bd8:	f7f7 fb4e 	bl	8000278 <__aeabi_dsub>
 8008bdc:	4642      	mov	r2, r8
 8008bde:	4606      	mov	r6, r0
 8008be0:	460f      	mov	r7, r1
 8008be2:	464b      	mov	r3, r9
 8008be4:	4640      	mov	r0, r8
 8008be6:	4649      	mov	r1, r9
 8008be8:	f7f7 fcfe 	bl	80005e8 <__aeabi_dmul>
 8008bec:	a35e      	add	r3, pc, #376	; (adr r3, 8008d68 <__ieee754_pow+0xa18>)
 8008bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bf2:	4604      	mov	r4, r0
 8008bf4:	460d      	mov	r5, r1
 8008bf6:	f7f7 fcf7 	bl	80005e8 <__aeabi_dmul>
 8008bfa:	a35d      	add	r3, pc, #372	; (adr r3, 8008d70 <__ieee754_pow+0xa20>)
 8008bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c00:	f7f7 fb3a 	bl	8000278 <__aeabi_dsub>
 8008c04:	4622      	mov	r2, r4
 8008c06:	462b      	mov	r3, r5
 8008c08:	f7f7 fcee 	bl	80005e8 <__aeabi_dmul>
 8008c0c:	a35a      	add	r3, pc, #360	; (adr r3, 8008d78 <__ieee754_pow+0xa28>)
 8008c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c12:	f7f7 fb33 	bl	800027c <__adddf3>
 8008c16:	4622      	mov	r2, r4
 8008c18:	462b      	mov	r3, r5
 8008c1a:	f7f7 fce5 	bl	80005e8 <__aeabi_dmul>
 8008c1e:	a358      	add	r3, pc, #352	; (adr r3, 8008d80 <__ieee754_pow+0xa30>)
 8008c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c24:	f7f7 fb28 	bl	8000278 <__aeabi_dsub>
 8008c28:	4622      	mov	r2, r4
 8008c2a:	462b      	mov	r3, r5
 8008c2c:	f7f7 fcdc 	bl	80005e8 <__aeabi_dmul>
 8008c30:	a355      	add	r3, pc, #340	; (adr r3, 8008d88 <__ieee754_pow+0xa38>)
 8008c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c36:	f7f7 fb21 	bl	800027c <__adddf3>
 8008c3a:	4622      	mov	r2, r4
 8008c3c:	462b      	mov	r3, r5
 8008c3e:	f7f7 fcd3 	bl	80005e8 <__aeabi_dmul>
 8008c42:	4602      	mov	r2, r0
 8008c44:	460b      	mov	r3, r1
 8008c46:	4640      	mov	r0, r8
 8008c48:	4649      	mov	r1, r9
 8008c4a:	f7f7 fb15 	bl	8000278 <__aeabi_dsub>
 8008c4e:	4604      	mov	r4, r0
 8008c50:	460d      	mov	r5, r1
 8008c52:	4602      	mov	r2, r0
 8008c54:	460b      	mov	r3, r1
 8008c56:	4640      	mov	r0, r8
 8008c58:	4649      	mov	r1, r9
 8008c5a:	f7f7 fcc5 	bl	80005e8 <__aeabi_dmul>
 8008c5e:	2200      	movs	r2, #0
 8008c60:	ec41 0b19 	vmov	d9, r0, r1
 8008c64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008c68:	4620      	mov	r0, r4
 8008c6a:	4629      	mov	r1, r5
 8008c6c:	f7f7 fb04 	bl	8000278 <__aeabi_dsub>
 8008c70:	4602      	mov	r2, r0
 8008c72:	460b      	mov	r3, r1
 8008c74:	ec51 0b19 	vmov	r0, r1, d9
 8008c78:	f7f7 fde0 	bl	800083c <__aeabi_ddiv>
 8008c7c:	4632      	mov	r2, r6
 8008c7e:	4604      	mov	r4, r0
 8008c80:	460d      	mov	r5, r1
 8008c82:	463b      	mov	r3, r7
 8008c84:	4640      	mov	r0, r8
 8008c86:	4649      	mov	r1, r9
 8008c88:	f7f7 fcae 	bl	80005e8 <__aeabi_dmul>
 8008c8c:	4632      	mov	r2, r6
 8008c8e:	463b      	mov	r3, r7
 8008c90:	f7f7 faf4 	bl	800027c <__adddf3>
 8008c94:	4602      	mov	r2, r0
 8008c96:	460b      	mov	r3, r1
 8008c98:	4620      	mov	r0, r4
 8008c9a:	4629      	mov	r1, r5
 8008c9c:	f7f7 faec 	bl	8000278 <__aeabi_dsub>
 8008ca0:	4642      	mov	r2, r8
 8008ca2:	464b      	mov	r3, r9
 8008ca4:	f7f7 fae8 	bl	8000278 <__aeabi_dsub>
 8008ca8:	460b      	mov	r3, r1
 8008caa:	4602      	mov	r2, r0
 8008cac:	493a      	ldr	r1, [pc, #232]	; (8008d98 <__ieee754_pow+0xa48>)
 8008cae:	2000      	movs	r0, #0
 8008cb0:	f7f7 fae2 	bl	8000278 <__aeabi_dsub>
 8008cb4:	ec41 0b10 	vmov	d0, r0, r1
 8008cb8:	ee10 3a90 	vmov	r3, s1
 8008cbc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8008cc0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008cc4:	da2b      	bge.n	8008d1e <__ieee754_pow+0x9ce>
 8008cc6:	4650      	mov	r0, sl
 8008cc8:	f000 f966 	bl	8008f98 <scalbn>
 8008ccc:	ec51 0b10 	vmov	r0, r1, d0
 8008cd0:	ec53 2b18 	vmov	r2, r3, d8
 8008cd4:	f7ff bbed 	b.w	80084b2 <__ieee754_pow+0x162>
 8008cd8:	4b30      	ldr	r3, [pc, #192]	; (8008d9c <__ieee754_pow+0xa4c>)
 8008cda:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008cde:	429e      	cmp	r6, r3
 8008ce0:	f77f af0c 	ble.w	8008afc <__ieee754_pow+0x7ac>
 8008ce4:	4b2e      	ldr	r3, [pc, #184]	; (8008da0 <__ieee754_pow+0xa50>)
 8008ce6:	440b      	add	r3, r1
 8008ce8:	4303      	orrs	r3, r0
 8008cea:	d009      	beq.n	8008d00 <__ieee754_pow+0x9b0>
 8008cec:	ec51 0b18 	vmov	r0, r1, d8
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	2300      	movs	r3, #0
 8008cf4:	f7f7 feea 	bl	8000acc <__aeabi_dcmplt>
 8008cf8:	3800      	subs	r0, #0
 8008cfa:	bf18      	it	ne
 8008cfc:	2001      	movne	r0, #1
 8008cfe:	e447      	b.n	8008590 <__ieee754_pow+0x240>
 8008d00:	4622      	mov	r2, r4
 8008d02:	462b      	mov	r3, r5
 8008d04:	f7f7 fab8 	bl	8000278 <__aeabi_dsub>
 8008d08:	4642      	mov	r2, r8
 8008d0a:	464b      	mov	r3, r9
 8008d0c:	f7f7 fef2 	bl	8000af4 <__aeabi_dcmpge>
 8008d10:	2800      	cmp	r0, #0
 8008d12:	f43f aef3 	beq.w	8008afc <__ieee754_pow+0x7ac>
 8008d16:	e7e9      	b.n	8008cec <__ieee754_pow+0x99c>
 8008d18:	f04f 0a00 	mov.w	sl, #0
 8008d1c:	e71a      	b.n	8008b54 <__ieee754_pow+0x804>
 8008d1e:	ec51 0b10 	vmov	r0, r1, d0
 8008d22:	4619      	mov	r1, r3
 8008d24:	e7d4      	b.n	8008cd0 <__ieee754_pow+0x980>
 8008d26:	491c      	ldr	r1, [pc, #112]	; (8008d98 <__ieee754_pow+0xa48>)
 8008d28:	2000      	movs	r0, #0
 8008d2a:	f7ff bb30 	b.w	800838e <__ieee754_pow+0x3e>
 8008d2e:	2000      	movs	r0, #0
 8008d30:	2100      	movs	r1, #0
 8008d32:	f7ff bb2c 	b.w	800838e <__ieee754_pow+0x3e>
 8008d36:	4630      	mov	r0, r6
 8008d38:	4639      	mov	r1, r7
 8008d3a:	f7ff bb28 	b.w	800838e <__ieee754_pow+0x3e>
 8008d3e:	9204      	str	r2, [sp, #16]
 8008d40:	f7ff bb7a 	b.w	8008438 <__ieee754_pow+0xe8>
 8008d44:	2300      	movs	r3, #0
 8008d46:	f7ff bb64 	b.w	8008412 <__ieee754_pow+0xc2>
 8008d4a:	bf00      	nop
 8008d4c:	f3af 8000 	nop.w
 8008d50:	00000000 	.word	0x00000000
 8008d54:	3fe62e43 	.word	0x3fe62e43
 8008d58:	fefa39ef 	.word	0xfefa39ef
 8008d5c:	3fe62e42 	.word	0x3fe62e42
 8008d60:	0ca86c39 	.word	0x0ca86c39
 8008d64:	be205c61 	.word	0xbe205c61
 8008d68:	72bea4d0 	.word	0x72bea4d0
 8008d6c:	3e663769 	.word	0x3e663769
 8008d70:	c5d26bf1 	.word	0xc5d26bf1
 8008d74:	3ebbbd41 	.word	0x3ebbbd41
 8008d78:	af25de2c 	.word	0xaf25de2c
 8008d7c:	3f11566a 	.word	0x3f11566a
 8008d80:	16bebd93 	.word	0x16bebd93
 8008d84:	3f66c16c 	.word	0x3f66c16c
 8008d88:	5555553e 	.word	0x5555553e
 8008d8c:	3fc55555 	.word	0x3fc55555
 8008d90:	3fe00000 	.word	0x3fe00000
 8008d94:	000fffff 	.word	0x000fffff
 8008d98:	3ff00000 	.word	0x3ff00000
 8008d9c:	4090cbff 	.word	0x4090cbff
 8008da0:	3f6f3400 	.word	0x3f6f3400
 8008da4:	652b82fe 	.word	0x652b82fe
 8008da8:	3c971547 	.word	0x3c971547

08008dac <__ieee754_sqrt>:
 8008dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008db0:	ec55 4b10 	vmov	r4, r5, d0
 8008db4:	4e55      	ldr	r6, [pc, #340]	; (8008f0c <__ieee754_sqrt+0x160>)
 8008db6:	43ae      	bics	r6, r5
 8008db8:	ee10 0a10 	vmov	r0, s0
 8008dbc:	ee10 3a10 	vmov	r3, s0
 8008dc0:	462a      	mov	r2, r5
 8008dc2:	4629      	mov	r1, r5
 8008dc4:	d110      	bne.n	8008de8 <__ieee754_sqrt+0x3c>
 8008dc6:	ee10 2a10 	vmov	r2, s0
 8008dca:	462b      	mov	r3, r5
 8008dcc:	f7f7 fc0c 	bl	80005e8 <__aeabi_dmul>
 8008dd0:	4602      	mov	r2, r0
 8008dd2:	460b      	mov	r3, r1
 8008dd4:	4620      	mov	r0, r4
 8008dd6:	4629      	mov	r1, r5
 8008dd8:	f7f7 fa50 	bl	800027c <__adddf3>
 8008ddc:	4604      	mov	r4, r0
 8008dde:	460d      	mov	r5, r1
 8008de0:	ec45 4b10 	vmov	d0, r4, r5
 8008de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008de8:	2d00      	cmp	r5, #0
 8008dea:	dc10      	bgt.n	8008e0e <__ieee754_sqrt+0x62>
 8008dec:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008df0:	4330      	orrs	r0, r6
 8008df2:	d0f5      	beq.n	8008de0 <__ieee754_sqrt+0x34>
 8008df4:	b15d      	cbz	r5, 8008e0e <__ieee754_sqrt+0x62>
 8008df6:	ee10 2a10 	vmov	r2, s0
 8008dfa:	462b      	mov	r3, r5
 8008dfc:	ee10 0a10 	vmov	r0, s0
 8008e00:	f7f7 fa3a 	bl	8000278 <__aeabi_dsub>
 8008e04:	4602      	mov	r2, r0
 8008e06:	460b      	mov	r3, r1
 8008e08:	f7f7 fd18 	bl	800083c <__aeabi_ddiv>
 8008e0c:	e7e6      	b.n	8008ddc <__ieee754_sqrt+0x30>
 8008e0e:	1512      	asrs	r2, r2, #20
 8008e10:	d074      	beq.n	8008efc <__ieee754_sqrt+0x150>
 8008e12:	07d4      	lsls	r4, r2, #31
 8008e14:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008e18:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8008e1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008e20:	bf5e      	ittt	pl
 8008e22:	0fda      	lsrpl	r2, r3, #31
 8008e24:	005b      	lslpl	r3, r3, #1
 8008e26:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8008e2a:	2400      	movs	r4, #0
 8008e2c:	0fda      	lsrs	r2, r3, #31
 8008e2e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8008e32:	107f      	asrs	r7, r7, #1
 8008e34:	005b      	lsls	r3, r3, #1
 8008e36:	2516      	movs	r5, #22
 8008e38:	4620      	mov	r0, r4
 8008e3a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008e3e:	1886      	adds	r6, r0, r2
 8008e40:	428e      	cmp	r6, r1
 8008e42:	bfde      	ittt	le
 8008e44:	1b89      	suble	r1, r1, r6
 8008e46:	18b0      	addle	r0, r6, r2
 8008e48:	18a4      	addle	r4, r4, r2
 8008e4a:	0049      	lsls	r1, r1, #1
 8008e4c:	3d01      	subs	r5, #1
 8008e4e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8008e52:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8008e56:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008e5a:	d1f0      	bne.n	8008e3e <__ieee754_sqrt+0x92>
 8008e5c:	462a      	mov	r2, r5
 8008e5e:	f04f 0e20 	mov.w	lr, #32
 8008e62:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008e66:	4281      	cmp	r1, r0
 8008e68:	eb06 0c05 	add.w	ip, r6, r5
 8008e6c:	dc02      	bgt.n	8008e74 <__ieee754_sqrt+0xc8>
 8008e6e:	d113      	bne.n	8008e98 <__ieee754_sqrt+0xec>
 8008e70:	459c      	cmp	ip, r3
 8008e72:	d811      	bhi.n	8008e98 <__ieee754_sqrt+0xec>
 8008e74:	f1bc 0f00 	cmp.w	ip, #0
 8008e78:	eb0c 0506 	add.w	r5, ip, r6
 8008e7c:	da43      	bge.n	8008f06 <__ieee754_sqrt+0x15a>
 8008e7e:	2d00      	cmp	r5, #0
 8008e80:	db41      	blt.n	8008f06 <__ieee754_sqrt+0x15a>
 8008e82:	f100 0801 	add.w	r8, r0, #1
 8008e86:	1a09      	subs	r1, r1, r0
 8008e88:	459c      	cmp	ip, r3
 8008e8a:	bf88      	it	hi
 8008e8c:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8008e90:	eba3 030c 	sub.w	r3, r3, ip
 8008e94:	4432      	add	r2, r6
 8008e96:	4640      	mov	r0, r8
 8008e98:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8008e9c:	f1be 0e01 	subs.w	lr, lr, #1
 8008ea0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8008ea4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008ea8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008eac:	d1db      	bne.n	8008e66 <__ieee754_sqrt+0xba>
 8008eae:	430b      	orrs	r3, r1
 8008eb0:	d006      	beq.n	8008ec0 <__ieee754_sqrt+0x114>
 8008eb2:	1c50      	adds	r0, r2, #1
 8008eb4:	bf13      	iteet	ne
 8008eb6:	3201      	addne	r2, #1
 8008eb8:	3401      	addeq	r4, #1
 8008eba:	4672      	moveq	r2, lr
 8008ebc:	f022 0201 	bicne.w	r2, r2, #1
 8008ec0:	1063      	asrs	r3, r4, #1
 8008ec2:	0852      	lsrs	r2, r2, #1
 8008ec4:	07e1      	lsls	r1, r4, #31
 8008ec6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008eca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008ece:	bf48      	it	mi
 8008ed0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8008ed4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008ed8:	4614      	mov	r4, r2
 8008eda:	e781      	b.n	8008de0 <__ieee754_sqrt+0x34>
 8008edc:	0ad9      	lsrs	r1, r3, #11
 8008ede:	3815      	subs	r0, #21
 8008ee0:	055b      	lsls	r3, r3, #21
 8008ee2:	2900      	cmp	r1, #0
 8008ee4:	d0fa      	beq.n	8008edc <__ieee754_sqrt+0x130>
 8008ee6:	02cd      	lsls	r5, r1, #11
 8008ee8:	d50a      	bpl.n	8008f00 <__ieee754_sqrt+0x154>
 8008eea:	f1c2 0420 	rsb	r4, r2, #32
 8008eee:	fa23 f404 	lsr.w	r4, r3, r4
 8008ef2:	1e55      	subs	r5, r2, #1
 8008ef4:	4093      	lsls	r3, r2
 8008ef6:	4321      	orrs	r1, r4
 8008ef8:	1b42      	subs	r2, r0, r5
 8008efa:	e78a      	b.n	8008e12 <__ieee754_sqrt+0x66>
 8008efc:	4610      	mov	r0, r2
 8008efe:	e7f0      	b.n	8008ee2 <__ieee754_sqrt+0x136>
 8008f00:	0049      	lsls	r1, r1, #1
 8008f02:	3201      	adds	r2, #1
 8008f04:	e7ef      	b.n	8008ee6 <__ieee754_sqrt+0x13a>
 8008f06:	4680      	mov	r8, r0
 8008f08:	e7bd      	b.n	8008e86 <__ieee754_sqrt+0xda>
 8008f0a:	bf00      	nop
 8008f0c:	7ff00000 	.word	0x7ff00000

08008f10 <with_errno>:
 8008f10:	b570      	push	{r4, r5, r6, lr}
 8008f12:	4604      	mov	r4, r0
 8008f14:	460d      	mov	r5, r1
 8008f16:	4616      	mov	r6, r2
 8008f18:	f7fe f912 	bl	8007140 <__errno>
 8008f1c:	4629      	mov	r1, r5
 8008f1e:	6006      	str	r6, [r0, #0]
 8008f20:	4620      	mov	r0, r4
 8008f22:	bd70      	pop	{r4, r5, r6, pc}

08008f24 <xflow>:
 8008f24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008f26:	4614      	mov	r4, r2
 8008f28:	461d      	mov	r5, r3
 8008f2a:	b108      	cbz	r0, 8008f30 <xflow+0xc>
 8008f2c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008f30:	e9cd 2300 	strd	r2, r3, [sp]
 8008f34:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f38:	4620      	mov	r0, r4
 8008f3a:	4629      	mov	r1, r5
 8008f3c:	f7f7 fb54 	bl	80005e8 <__aeabi_dmul>
 8008f40:	2222      	movs	r2, #34	; 0x22
 8008f42:	b003      	add	sp, #12
 8008f44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f48:	f7ff bfe2 	b.w	8008f10 <with_errno>

08008f4c <__math_uflow>:
 8008f4c:	b508      	push	{r3, lr}
 8008f4e:	2200      	movs	r2, #0
 8008f50:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008f54:	f7ff ffe6 	bl	8008f24 <xflow>
 8008f58:	ec41 0b10 	vmov	d0, r0, r1
 8008f5c:	bd08      	pop	{r3, pc}

08008f5e <__math_oflow>:
 8008f5e:	b508      	push	{r3, lr}
 8008f60:	2200      	movs	r2, #0
 8008f62:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8008f66:	f7ff ffdd 	bl	8008f24 <xflow>
 8008f6a:	ec41 0b10 	vmov	d0, r0, r1
 8008f6e:	bd08      	pop	{r3, pc}

08008f70 <fabs>:
 8008f70:	ec51 0b10 	vmov	r0, r1, d0
 8008f74:	ee10 2a10 	vmov	r2, s0
 8008f78:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008f7c:	ec43 2b10 	vmov	d0, r2, r3
 8008f80:	4770      	bx	lr

08008f82 <finite>:
 8008f82:	b082      	sub	sp, #8
 8008f84:	ed8d 0b00 	vstr	d0, [sp]
 8008f88:	9801      	ldr	r0, [sp, #4]
 8008f8a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8008f8e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8008f92:	0fc0      	lsrs	r0, r0, #31
 8008f94:	b002      	add	sp, #8
 8008f96:	4770      	bx	lr

08008f98 <scalbn>:
 8008f98:	b570      	push	{r4, r5, r6, lr}
 8008f9a:	ec55 4b10 	vmov	r4, r5, d0
 8008f9e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008fa2:	4606      	mov	r6, r0
 8008fa4:	462b      	mov	r3, r5
 8008fa6:	b99a      	cbnz	r2, 8008fd0 <scalbn+0x38>
 8008fa8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008fac:	4323      	orrs	r3, r4
 8008fae:	d036      	beq.n	800901e <scalbn+0x86>
 8008fb0:	4b39      	ldr	r3, [pc, #228]	; (8009098 <scalbn+0x100>)
 8008fb2:	4629      	mov	r1, r5
 8008fb4:	ee10 0a10 	vmov	r0, s0
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f7f7 fb15 	bl	80005e8 <__aeabi_dmul>
 8008fbe:	4b37      	ldr	r3, [pc, #220]	; (800909c <scalbn+0x104>)
 8008fc0:	429e      	cmp	r6, r3
 8008fc2:	4604      	mov	r4, r0
 8008fc4:	460d      	mov	r5, r1
 8008fc6:	da10      	bge.n	8008fea <scalbn+0x52>
 8008fc8:	a32b      	add	r3, pc, #172	; (adr r3, 8009078 <scalbn+0xe0>)
 8008fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fce:	e03a      	b.n	8009046 <scalbn+0xae>
 8008fd0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008fd4:	428a      	cmp	r2, r1
 8008fd6:	d10c      	bne.n	8008ff2 <scalbn+0x5a>
 8008fd8:	ee10 2a10 	vmov	r2, s0
 8008fdc:	4620      	mov	r0, r4
 8008fde:	4629      	mov	r1, r5
 8008fe0:	f7f7 f94c 	bl	800027c <__adddf3>
 8008fe4:	4604      	mov	r4, r0
 8008fe6:	460d      	mov	r5, r1
 8008fe8:	e019      	b.n	800901e <scalbn+0x86>
 8008fea:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008fee:	460b      	mov	r3, r1
 8008ff0:	3a36      	subs	r2, #54	; 0x36
 8008ff2:	4432      	add	r2, r6
 8008ff4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008ff8:	428a      	cmp	r2, r1
 8008ffa:	dd08      	ble.n	800900e <scalbn+0x76>
 8008ffc:	2d00      	cmp	r5, #0
 8008ffe:	a120      	add	r1, pc, #128	; (adr r1, 8009080 <scalbn+0xe8>)
 8009000:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009004:	da1c      	bge.n	8009040 <scalbn+0xa8>
 8009006:	a120      	add	r1, pc, #128	; (adr r1, 8009088 <scalbn+0xf0>)
 8009008:	e9d1 0100 	ldrd	r0, r1, [r1]
 800900c:	e018      	b.n	8009040 <scalbn+0xa8>
 800900e:	2a00      	cmp	r2, #0
 8009010:	dd08      	ble.n	8009024 <scalbn+0x8c>
 8009012:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009016:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800901a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800901e:	ec45 4b10 	vmov	d0, r4, r5
 8009022:	bd70      	pop	{r4, r5, r6, pc}
 8009024:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009028:	da19      	bge.n	800905e <scalbn+0xc6>
 800902a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800902e:	429e      	cmp	r6, r3
 8009030:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8009034:	dd0a      	ble.n	800904c <scalbn+0xb4>
 8009036:	a112      	add	r1, pc, #72	; (adr r1, 8009080 <scalbn+0xe8>)
 8009038:	e9d1 0100 	ldrd	r0, r1, [r1]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d1e2      	bne.n	8009006 <scalbn+0x6e>
 8009040:	a30f      	add	r3, pc, #60	; (adr r3, 8009080 <scalbn+0xe8>)
 8009042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009046:	f7f7 facf 	bl	80005e8 <__aeabi_dmul>
 800904a:	e7cb      	b.n	8008fe4 <scalbn+0x4c>
 800904c:	a10a      	add	r1, pc, #40	; (adr r1, 8009078 <scalbn+0xe0>)
 800904e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d0b8      	beq.n	8008fc8 <scalbn+0x30>
 8009056:	a10e      	add	r1, pc, #56	; (adr r1, 8009090 <scalbn+0xf8>)
 8009058:	e9d1 0100 	ldrd	r0, r1, [r1]
 800905c:	e7b4      	b.n	8008fc8 <scalbn+0x30>
 800905e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009062:	3236      	adds	r2, #54	; 0x36
 8009064:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009068:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800906c:	4620      	mov	r0, r4
 800906e:	4b0c      	ldr	r3, [pc, #48]	; (80090a0 <scalbn+0x108>)
 8009070:	2200      	movs	r2, #0
 8009072:	e7e8      	b.n	8009046 <scalbn+0xae>
 8009074:	f3af 8000 	nop.w
 8009078:	c2f8f359 	.word	0xc2f8f359
 800907c:	01a56e1f 	.word	0x01a56e1f
 8009080:	8800759c 	.word	0x8800759c
 8009084:	7e37e43c 	.word	0x7e37e43c
 8009088:	8800759c 	.word	0x8800759c
 800908c:	fe37e43c 	.word	0xfe37e43c
 8009090:	c2f8f359 	.word	0xc2f8f359
 8009094:	81a56e1f 	.word	0x81a56e1f
 8009098:	43500000 	.word	0x43500000
 800909c:	ffff3cb0 	.word	0xffff3cb0
 80090a0:	3c900000 	.word	0x3c900000

080090a4 <_init>:
 80090a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090a6:	bf00      	nop
 80090a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090aa:	bc08      	pop	{r3}
 80090ac:	469e      	mov	lr, r3
 80090ae:	4770      	bx	lr

080090b0 <_fini>:
 80090b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090b2:	bf00      	nop
 80090b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80090b6:	bc08      	pop	{r3}
 80090b8:	469e      	mov	lr, r3
 80090ba:	4770      	bx	lr
