<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr3563412.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3563412.v</a>
defines: 
time_elapsed: 0.227s
ram usage: 27524 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpisc2js_3/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr3563412.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr3563412.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr3563412.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3563412.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr3563412.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3563412.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr3563412.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3563412.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpisc2js_3/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpisc2js_3/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpisc2js_3/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_test&#39;.
&#34;Error: \&#34;FloatTest.bsv\&#34;, line 234, column 24: (R0001)\n  Mutually exclusive rules (from the ME sets [RL_action_l234c24] and\n  [RL_action_l235c24, RL_action_l236c24, RL_action_l237c24, RL_action_l238c24,\n  RL_action_l239c24, RL_action_l240c24, RL_action_l241c24, RL_action_l242c24,\n  RL_action_l243c24, RL_action_l244c24, RL_action_l245c24, RL_action_l246c24,\n  RL_action_l247c24, RL_action_l248c24, RL_action_l249c24, RL_action_l250c24,\n  RL_action_l251c24, RL_action_l252c24, RL_action_l253c24, RL_action_l255c24,\n  RL_action_l256c24, RL_action_l257c24, RL_action_l258c24, RL_action_l259c24,\n  RL_action_l260c24, RL_action_l261c24, RL_action_l262c24, RL_action_l263c24,\n  RL_action_l264c24, RL_action_l265c24, RL_action_l266c24, RL_action_l267c24,\n  RL_action_l268c24, RL_action_l269c24, RL_action_l270c24, RL_action_l271c24,\n  RL_action_l272c24, RL_action_l273c24, RL_action_l274c24, RL_action_l276c24,\n  RL_action_l277c24, RL_action_l278c24, RL_action_l279c24, RL_action_l280c24,\n  RL_action_l281c24, RL_action_l282c24, RL_action_l283c24, RL_action_l284c24,\n  RL_action_l285c24, RL_action_l286c24, RL_action_l287c24, RL_action_l288c24,\n  RL_action_l289c24, RL_action_l290c24, RL_action_l291c24, RL_action_l292c24,\n  RL_action_l293c24, RL_action_l294c24, RL_action_l295c24, RL_action_l297c24,\n  RL_action_l298c24, RL_action_l299c24, RL_action_l300c24, RL_action_l301c24,\n  RL_action_l302c24, RL_action_l303c24, RL_action_l304c24, RL_action_l305c24,\n  RL_action_l306c24, RL_action_l307c24, RL_action_l308c24, RL_action_l309c24,\n  RL_action_l310c24, RL_action_l311c24, RL_action_l312c24, RL_action_l313c24,\n  RL_action_l314c24, RL_action_l315c24, RL_action_l316c24, RL_action_l318c24,\n  RL_action_l319c24, RL_action_l320c24, RL_action_l321c24, RL_action_l322c24,\n  RL_action_l323c24, RL_action_l324c24, RL_action_l326c24, RL_action_l327c24,\n  RL_action_l328c24, RL_action_l329c24, RL_action_l330c24, RL_action_l331c24,\n  RL_action_l332c24, RL_action_l333c24, RL_action_l334c24, RL_action_l335c24,\n  RL_action_l336c24, RL_action_l337c24, RL_action_l338c24, RL_action_l339c24,\n  RL_action_l340c24, RL_action_l341c24, RL_action_l342c24, RL_action_l343c24,\n  RL_action_l344c24, RL_action_l345c24, RL_action_l348c18, RL_action_l353c22,\n  RL_action_l354c22, RL_action_l355c22, RL_action_l356c22, RL_action_l357c22,\n  RL_action_l358c22, RL_action_l359c22, RL_action_l360c22, RL_action_l361c22,\n  RL_action_l362c22, RL_action_l363c22, RL_action_l364c22, RL_action_l365c22,\n  RL_action_l366c22, RL_action_l367c22, RL_action_l368c22, RL_action_l369c22,\n  RL_action_l370c22, RL_action_l371c22, RL_action_l372c22, RL_action_l374c22,\n  RL_action_l376c22, RL_action_l377c22, RL_action_l378c22, RL_action_l379c22,\n  RL_action_l381c22, RL_action_l383c22, RL_action_l384c22, RL_action_l386c22,\n  RL_action_l387c22, RL_action_l390c18, RL_action_l395c23, RL_action_l396c23,\n  RL_action_l398c23, RL_action_l399c23, RL_action_l400c23, RL_action_l401c23,\n  RL_action_l402c23, RL_action_l403c23, RL_action_l404c23, RL_action_l405c23,\n  RL_action_l406c23, RL_action_l407c23, RL_action_l408c23, RL_action_l409c23,\n  RL_action_l410c23, RL_action_l411c23, RL_action_l412c23, RL_action_l413c23,\n  RL_action_l414c23, RL_action_l415c23, RL_action_l416c23, RL_action_l417c23,\n  RL_action_l419c23, RL_action_l420c23, RL_action_l421c23, RL_action_l422c23,\n  RL_action_l423c23, RL_action_l424c23, RL_action_l425c23, RL_action_l426c23,\n  RL_action_l427c23, RL_action_l428c23, RL_action_l429c23, RL_action_l430c23,\n  RL_action_l431c23, RL_action_l432c23, RL_action_l433c23, RL_action_l434c23,\n  RL_action_l435c23, RL_action_l436c23, RL_action_l437c23, RL_action_l438c23,\n  RL_action_l441c18, RL_action_l446c28, RL_action_l447c28, RL_action_l448c28,\n  RL_action_l449c28, RL_action_l450c28, RL_action_l451c28, RL_action_l452c28,\n  RL_action_l453c28, RL_action_l455c28, RL_action_l456c28, RL_action_l457c28,\n  RL_action_l458c28, RL_action_l459c28, RL_action_l460c28, RL_action_l461c28,\n  RL_action_l462c28, RL_action_l463c28, RL_action_l464c28, RL_action_l465c28,\n  RL_action_l466c28, RL_action_l467c28, RL_action_l468c28, RL_action_l469c28,\n  RL_action_l470c28, RL_action_l471c28, RL_action_l472c28, RL_action_l473c28,\n  RL_action_l474c28, RL_action_l475c28, RL_action_l476c28, RL_action_l478c28,\n  RL_action_l479c28, RL_action_l481c28, RL_action_l484c18, RL_action_l489c21,\n  RL_action_l490c21, RL_action_l491c21, RL_action_l492c21, RL_action_l493c21,\n  RL_action_l494c21, RL_action_l495c21, RL_action_l496c21, RL_action_l497c21,\n  RL_action_l498c21, RL_action_l499c21, RL_action_l500c21, RL_action_l501c21,\n  RL_action_l502c21, RL_action_l503c21, RL_action_l504c21, RL_action_l505c21,\n  RL_action_l506c21, RL_action_l507c21, RL_action_l508c21, RL_action_l509c21,\n  RL_action_l510c21, RL_action_l512c21, RL_action_l513c21, RL_action_l514c21,\n  RL_action_l515c21, RL_action_l516c21, RL_action_l517c21, RL_action_l518c21,\n  RL_action_l519c21, RL_action_l520c21, RL_action_l521c21, RL_action_l522c21,\n  RL_action_l523c21, RL_action_l524c21, RL_action_l525c21, RL_action_l526c21,\n  RL_action_l527c21, RL_action_l528c21, RL_action_l529c21, RL_action_l530c21,\n  RL_action_l531c21, RL_action_l533c26, RL_action_l534c26, RL_action_l535c26,\n  RL_action_l536c26, RL_action_l537c26, RL_action_l538c26, RL_action_l539c26,\n  RL_action_l540c26, RL_action_l542c26, RL_action_l543c26, RL_action_l544c26,\n  RL_action_l545c26, RL_action_l546c26, RL_action_l547c26, RL_action_l548c26,\n  RL_action_l549c26, RL_action_l550c26, RL_action_l551c26, RL_action_l552c26,\n  RL_action_l553c26, RL_action_l554c26, RL_action_l555c26, RL_action_l556c26,\n  RL_action_l557c26, RL_action_l558c26, RL_action_l559c26, RL_action_l560c26,\n  RL_action_l561c26, RL_action_l562c26, RL_action_l563c26, RL_action_l565c26,\n  RL_action_l566c26, RL_action_l568c26, RL_action_l570c21, RL_action_l572c21,\n  RL_action_l574c26, RL_action_l576c26, RL_action_l577c26, RL_action_l579c26,\n  RL_action_l582c18, RL_action_l587c28, RL_action_l588c28, RL_action_l589c28,\n  RL_action_l590c28, RL_action_l591c28, RL_action_l592c28, RL_action_l593c28,\n  RL_action_l594c28, RL_action_l595c28, RL_action_l596c28, RL_action_l597c28,\n  RL_action_l598c28, RL_action_l599c28, RL_action_l600c28, RL_action_l601c28,\n  RL_action_l602c28, RL_action_l603c28, RL_action_l604c28, RL_action_l605c28,\n  RL_action_l606c28, RL_action_l607c28, RL_action_l609c28, RL_action_l610c28,\n  RL_action_l611c28, RL_action_l613c28, RL_action_l614c28, RL_action_l615c28,\n  RL_action_l616c28, RL_action_l617c28, RL_action_l618c28, RL_action_l619c28,\n  RL_action_l621c28, RL_action_l622c28, RL_action_l623c28, RL_action_l624c28,\n  RL_action_l625c28, RL_action_l626c28, RL_action_l627c28, RL_action_l628c28,\n  RL_action_l629c28, RL_action_l630c28, RL_action_l631c28, RL_action_l632c28,\n  RL_action_l633c28, RL_action_l634c28, RL_action_l635c28, RL_action_l636c28,\n  RL_action_l637c28, RL_action_l638c28, RL_action_l639c28, RL_action_l645c18,\n  RL_action_l647c7] ) fired in the same clock cycle.\nPASSED&#34;

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_test

2.2. Analyzing design hierarchy..
Top module:  \work_test
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_test ===

   Number of wires:                  0
   Number of wire bits:              0
   Number of public wires:           0
   Number of public wire bits:       0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_test&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr3563412.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3563412.v:1</a>.0-1.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_test&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr3563412.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr3563412.v:1</a>.0-1.0&#34; *)
module work_test();
endmodule

End of script. Logfile hash: a6c5ca6aa6, CPU: user 0.01s system 0.00s, MEM: 14.15 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1601632182610/work=/usr/local/src/conda/uhdm-integration-0.0_0149_ge59f12a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 63% 2x read_uhdm (0 sec), 7% 1x proc_dff (0 sec), ...

</pre>
</body>