// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1448\sampleModel1448_2_sub\Mysubsystem_43.v
// Created: 2024-06-10 03:44:24
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_43
// Source Path: sampleModel1448_2_sub/Subsystem/Mysubsystem_43
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_43
          (Out1);


  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk149_out1;  // uint8
  wire [7:0] cfblk53_out1;  // uint8


  assign cfblk149_out1 = 8'b00000000;



  assign cfblk53_out1 = (cfblk149_out1 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign Out1 = cfblk53_out1;

endmodule  // Mysubsystem_43

