{"vcs1":{"timestamp_begin":1762918130.177015119, "rt":1.45, "ut":1.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1762918131.702413751, "rt":0.35, "ut":0.20, "st":0.06}}
{"link":{"timestamp_begin":1762918132.108649596, "rt":0.30, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762918129.703625895}
{"VCS_COMP_START_TIME": 1762918129.703625895}
{"VCS_COMP_END_TIME": 1762931987.689143961}
{"VCS_USER_OPTIONS": "-full64 -R -gui -debug_pp -sverilog +v2k +define+DDR4_2G_X8 arch_package.sv proj_package.sv interface.sv StateTable.svp MemoryArray.svp ddr4_model.svp tb.sv"}
{"vcs1": {"peak_mem": 1967094}}
{"stitch_vcselab": {"peak_mem": 1967325}}
