
sim_seconds                                  0.095754                       # Number of seconds simulated
sim_ticks                                 95754347000                       # Number of ticks simulated
final_tick                                95754347000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 237338                       # Simulator instruction rate (inst/s)
host_op_rate                                   260576                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29896316                       # Simulator tick rate (ticks/s)
host_mem_usage                                 724616                       # Number of bytes of host memory used
host_seconds                                  3202.88                       # Real time elapsed on the host
sim_insts                                   760164651                       # Number of instructions simulated
sim_ops                                     834592836                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst           223040                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data           198336                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst            65856                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data           100288                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst            74560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data           100352                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst            28224                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data           107520                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.inst           105600                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu4.data           105472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.inst            76864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu5.data           103616                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.inst            77632                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu6.data           108608                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.inst            92160                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu7.data            73280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1641408                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst       223040                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst        65856                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst        74560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst        28224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu4.inst       105600                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu5.inst        76864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu6.inst        77632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu7.inst        92160                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          743936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       526336                       # Number of bytes written to this memory
system.physmem.bytes_written::total            526336                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst              3485                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              3099                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst              1029                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1567                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst              1165                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1568                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst               441                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data              1680                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.inst              1650                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu4.data              1648                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.inst              1201                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu5.data              1619                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.inst              1213                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu6.data              1697                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.inst              1440                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu7.data              1145                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25647                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8224                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8224                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst             2329294                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             2071300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              687760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             1047347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              778659                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             1048015                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst              294754                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data             1122873                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.inst             1102822                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu4.data             1101485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.inst              802721                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu5.data             1082102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.inst              810741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu6.data             1134236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.inst              962463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu7.data              765292                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                17141864                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst        2329294                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         687760                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         778659                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst         294754                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu4.inst        1102822                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu5.inst         802721                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu6.inst         810741                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu7.inst         962463                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            7769214                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5496732                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5496732                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5496732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst            2329294                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            2071300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             687760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            1047347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             778659                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            1048015                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst             294754                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data            1122873                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.inst            1102822                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu4.data            1101485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.inst             802721                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu5.data            1082102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.inst             810741                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu6.data            1134236                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.inst             962463                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu7.data             765292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               22638596                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               17929104                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         10996138                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           436560                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             9784564                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                8460132                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.464067                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                2227462                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             35479                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         543563                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            539516                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            4047                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         9816                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              236455                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    95754347000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                        95754348                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          29395546                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100635694                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   17929104                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          11227110                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     65788812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 877473                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                  21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          564                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                 14162099                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               124821                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          95623679                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.188170                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.931643                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                34194824     35.76%     35.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 9240519      9.66%     45.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                52188336     54.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            95623679                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.187241                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.050978                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                26980979                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles             10604327                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 46427437                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             11209480                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                401456                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             4809116                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                37593                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             111813310                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                66232                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                401456                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                29440554                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1160609                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles        288187                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 55140496                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              9192377                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             111262613                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               6994383                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 28498                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                  2793                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          139843810                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            513489475                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       141989989                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            122955860                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                16887950                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             14316                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          3023                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  9869986                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            14173479                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            8990890                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          4286928                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1249890                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 110194373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               4793                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                101108991                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1317634                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined       10747057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     42649879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           581                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     95623679                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.057364                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.612110                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           15328726     16.03%     16.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           59480915     62.20%     78.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20814038     21.77%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       95623679                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               58965154     94.05%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2258628      3.60%     97.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              1473471      2.35%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             78199767     77.34%     77.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              524484      0.52%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     77.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         11308      0.01%     77.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     77.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     77.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13768984     13.62%     91.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8604432      8.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             101108991                       # Type of FU issued
system.cpu0.iq.rate                          1.055921                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   62697253                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.620096                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         361856516                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        120947630                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    100781039                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             163806228                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         1854181                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       938016                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses          523                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         1488                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       511520                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads       118084                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           99                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                401456                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1134146                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                17302                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          110199223                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            80633                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             14173479                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts             8990890                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              2953                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                   411                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   91                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          1488                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        208820                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       213136                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              421956                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            100967382                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             13725680                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           141609                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           57                       # number of nop insts executed
system.cpu0.iew.exec_refs                    22310207                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                15737958                       # Number of branches executed
system.cpu0.iew.exec_stores                   8584527                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.054442                       # Inst execution rate
system.cpu0.iew.wb_sent                     100798536                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    100781055                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 71524203                       # num instructions producing a value
system.cpu0.iew.wb_consumers                164094270                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.052496                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.435873                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts       10747119                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           4212                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           399280                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     94103663                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.056836                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.013142                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     19530297     20.75%     20.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     61466879     65.32%     86.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8084571      8.59%     94.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2403936      2.55%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       954085      1.01%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       228337      0.24%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       490432      0.52%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       857345      0.91%     99.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        87781      0.09%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     94103663                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            88074366                       # Number of instructions committed
system.cpu0.commit.committedOps              99452109                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      21714833                       # Number of memory references committed
system.cpu0.commit.loads                     13235463                       # Number of loads committed
system.cpu0.commit.membars                       1757                       # Number of memory barriers committed
system.cpu0.commit.branches                  15606943                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 89923452                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             2534637                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        77222098     77.65%     77.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         503870      0.51%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        11308      0.01%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13235463     13.31%     91.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8479354      8.53%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         99452109                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                87781                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   204203807                       # The number of ROB reads
system.cpu0.rob.rob_writes                  221918503                       # The number of ROB writes
system.cpu0.timesIdled                          17163                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         130669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   88074366                       # Number of Instructions Simulated
system.cpu0.committedOps                     99452109                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.087199                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.087199                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.919795                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.919795                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               118785339                       # number of integer regfile reads
system.cpu0.int_regfile_writes               70108145                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1136                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                346755513                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                52863439                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               22042702                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  4409                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            54481                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          123.359485                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19561016                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            54608                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           358.207882                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       1609359500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   123.359485                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.963746                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.963746                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         39328067                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        39328067                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     11244750                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11244750                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data      8313338                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8313338                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1362                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1362                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data          970                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          970                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     19558088                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19558088                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     19558088                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19558088                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        58909                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        58909                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        16142                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        16142                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          378                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          378                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          343                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          343                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        75051                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         75051                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        75051                       # number of overall misses
system.cpu0.dcache.overall_misses::total        75051                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1032005000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1032005000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    399245980                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    399245980                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      3287000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3287000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      2681000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2681000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       424000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       424000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1431250980                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1431250980                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1431250980                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1431250980                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     11303659                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11303659                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data      8329480                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8329480                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1740                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1313                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1313                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     19633139                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19633139                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     19633139                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19633139                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.005211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005211                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.001938                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001938                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.217241                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.217241                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.261234                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.261234                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.003823                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003823                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.003823                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003823                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 17518.630430                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17518.630430                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 24733.365134                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24733.365134                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data  8695.767196                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8695.767196                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  7816.326531                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7816.326531                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 19070.378543                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19070.378543                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 19070.378543                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19070.378543                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          810                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        20518                       # number of writebacks
system.cpu0.dcache.writebacks::total            20518                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        12639                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12639                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         6948                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6948                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data           28                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           28                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        19587                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        19587                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        19587                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        19587                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        46270                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        46270                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         9194                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         9194                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          350                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          350                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          343                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          343                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        55464                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        55464                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        55464                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        55464                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    691920500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    691920500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    197617988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    197617988                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      1976000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1976000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      2064000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2064000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       350000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       350000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    889538488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    889538488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    889538488                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    889538488                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.004093                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004093                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.001104                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001104                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.201149                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.201149                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.261234                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.261234                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.002825                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002825                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.002825                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002825                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14953.976659                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14953.976659                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 21494.234066                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21494.234066                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data  5645.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5645.714286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  6017.492711                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6017.492711                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 16038.123612                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16038.123612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 16038.123612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16038.123612                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          1156825                       # number of replacements
system.cpu0.icache.tags.tagsinuse          127.991168                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12997115                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1156953                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            11.233918                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         44061500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   127.991168                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999931                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29481151                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29481151                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     12997115                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12997115                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     12997115                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12997115                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     12997115                       # number of overall hits
system.cpu0.icache.overall_hits::total       12997115                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      1164984                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1164984                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      1164984                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1164984                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      1164984                       # number of overall misses
system.cpu0.icache.overall_misses::total      1164984                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  17916956000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  17916956000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst  17916956000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  17916956000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst  17916956000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  17916956000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     14162099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14162099                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     14162099                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14162099                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     14162099                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14162099                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.082261                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.082261                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.082261                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.082261                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.082261                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.082261                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15379.572595                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15379.572595                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15379.572595                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15379.572595                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15379.572595                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15379.572595                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     8.285714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      1156825                       # number of writebacks
system.cpu0.icache.writebacks::total          1156825                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst         8031                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8031                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst         8031                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8031                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst         8031                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8031                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1156953                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1156953                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      1156953                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1156953                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      1156953                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1156953                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  15521178000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  15521178000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  15521178000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  15521178000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  15521178000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  15521178000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.081694                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.081694                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.081694                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.081694                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.081694                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.081694                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13415.564850                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13415.564850                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13415.564850                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13415.564850                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13415.564850                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13415.564850                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               14233016                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8169432                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           356328                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             7939526                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                6760303                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.147438                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1971201                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             34470                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         432211                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            429945                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            2266                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         2599                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON    95754347000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                        69217287                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          14367557                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      82155102                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   14233016                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           9161449                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     54438883                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 716363                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  98                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         4743                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                 11650240                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                91745                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          69169462                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.341260                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.876156                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                18774226     27.14%     27.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8016214     11.59%     38.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                42379022     61.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            69169462                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.205628                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.186916                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                12145162                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              9909897                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 36014441                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             10772960                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                327002                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             4253249                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                31514                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              91248048                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                54712                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                327002                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                14456164                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1003756                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        146440                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 44457544                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              8778556                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              90776733                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               6704431                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                 27977                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   362                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          116363997                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            422254486                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       118228576                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            101389623                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                14974370                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts              7057                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          1659                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  9428140                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            10955535                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6674129                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          4153639                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1326480                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  89867832                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               2759                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 81919881                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1144199                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        9353708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     37732003                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           341                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     69169462                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.184336                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.519962                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            4150307      6.00%      6.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48118429     69.57%     75.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           16900726     24.43%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       69169462                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               50918921     95.69%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1715961      3.22%     98.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               575162      1.08%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64447550     78.67%     78.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              483788      0.59%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc          5406      0.01%     79.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10658821     13.01%     92.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            6324316      7.72%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              81919881                       # Type of FU issued
system.cpu1.iq.rate                          1.183518                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   53210044                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.649538                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         287363466                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         99225571                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     81671574                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             135129925                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         1725043                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       717843                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          572                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         1283                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       466148                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        99963                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          107                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                327002                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 984474                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                 9930                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           89870748                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            61420                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             10955535                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             6674129                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              1621                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                   286                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                   73                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          1283                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        168107                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       176968                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              345075                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             81818053                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             10627373                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           101827                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                          157                       # number of nop insts executed
system.cpu1.iew.exec_refs                    16939290                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                12442100                       # Number of branches executed
system.cpu1.iew.exec_stores                   6311917                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.182047                       # Inst execution rate
system.cpu1.iew.wb_sent                      81680085                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     81671574                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 61101941                       # num instructions producing a value
system.cpu1.iew.wb_consumers                146394592                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.179930                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.417378                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        9353779                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           2418                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           325149                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     67863842                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.186447                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.024060                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      7421731     10.94%     10.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     50286546     74.10%     85.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6219854      9.17%     94.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1724851      2.54%     96.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       755598      1.11%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        97277      0.14%     98.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       462202      0.68%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       832177      1.23%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        63606      0.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     67863842                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            71325745                       # Number of instructions committed
system.cpu1.commit.committedOps              80516883                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      16445673                       # Number of memory references committed
system.cpu1.commit.loads                     10237692                       # Number of loads committed
system.cpu1.commit.membars                        961                       # Number of memory barriers committed
system.cpu1.commit.branches                  12332044                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 73630896                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             2287934                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        63601348     78.99%     78.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         464456      0.58%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.57% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10237692     12.71%     92.29% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       6207981      7.71%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         80516883                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                63606                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   157662000                       # The number of ROB reads
system.cpu1.rob.rob_writes                  181047048                       # The number of ROB writes
system.cpu1.timesIdled                           7889                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          47825                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    26537060                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   71325745                       # Number of Instructions Simulated
system.cpu1.committedOps                     80516883                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.970439                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.970439                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.030461                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.030461                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                97355404                       # number of integer regfile reads
system.cpu1.int_regfile_writes               58691327                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                280381493                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                42747552                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               16498140                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  2532                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements             6774                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           86.336479                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           14655400                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             6890                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          2127.053701                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      40888586500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    86.336479                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.674504                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.674504                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          116                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         29345769                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        29345769                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data      8452621                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8452621                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      6201675                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6201675                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          590                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          590                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          279                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          279                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     14654296                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14654296                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     14654296                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14654296                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         8961                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8961                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4189                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4189                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          287                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          287                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          293                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          293                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        13150                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13150                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        13150                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13150                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    217458000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    217458000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    132716482                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    132716482                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      2949000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2949000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      2046000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2046000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       565000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       565000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    350174482                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    350174482                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    350174482                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    350174482                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      8461582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8461582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      6205864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6205864                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          572                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     14667446                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14667446                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     14667446                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14667446                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.001059                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001059                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.000675                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000675                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.327252                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.327252                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.512238                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.512238                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.000897                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.000897                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.000897                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.000897                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 24267.157683                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24267.157683                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 31682.139413                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31682.139413                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10275.261324                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10275.261324                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  6982.935154                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6982.935154                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 26629.238175                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26629.238175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 26629.238175                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26629.238175                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          509                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    16.419355                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         3327                       # number of writebacks
system.cpu1.dcache.writebacks::total             3327                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         3512                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3512                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         1756                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1756                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           32                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         5268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5268                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         5268                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5268                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         5449                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5449                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2433                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2433                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data          255                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          255                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          293                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          293                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         7882                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7882                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         7882                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7882                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    113017000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    113017000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     68933988                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     68933988                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      1424500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1424500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      1563500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1563500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       453500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       453500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data    181950988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    181950988                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data    181950988                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    181950988                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.000644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000644                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.000392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000392                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.290764                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.290764                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.512238                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.512238                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.000537                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000537                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.000537                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000537                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20740.869884                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20740.869884                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 28332.917386                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28332.917386                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  5586.274510                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5586.274510                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  5336.177474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5336.177474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 23084.367927                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23084.367927                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 23084.367927                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23084.367927                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements           189582                       # number of replacements
system.cpu1.icache.tags.tagsinuse           92.361276                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11458227                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           189709                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            60.398964                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      40061388500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    92.361276                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.721572                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.721572                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         23490190                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        23490190                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     11458227                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11458227                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     11458227                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11458227                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     11458227                       # number of overall hits
system.cpu1.icache.overall_hits::total       11458227                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       192013                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       192013                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       192013                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        192013                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       192013                       # number of overall misses
system.cpu1.icache.overall_misses::total       192013                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   3219496000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3219496000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   3219496000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3219496000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   3219496000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3219496000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     11650240                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11650240                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     11650240                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11650240                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     11650240                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11650240                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.016481                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.016481                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.016481                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.016481                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.016481                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.016481                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16767.073063                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16767.073063                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16767.073063                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16767.073063                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16767.073063                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16767.073063                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks       189582                       # number of writebacks
system.cpu1.icache.writebacks::total           189582                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         2303                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2303                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst         2303                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2303                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst         2303                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2303                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       189710                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       189710                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       189710                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       189710                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       189710                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       189710                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   2814898500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2814898500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   2814898500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2814898500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   2814898500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2814898500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.016284                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.016284                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.016284                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.016284                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.016284                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.016284                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14837.902588                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14837.902588                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14837.902588                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14837.902588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14837.902588                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14837.902588                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               14228405                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          8143184                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           358490                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             7961038                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                6759809                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.911151                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1978871                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             34924                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         434110                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            431751                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            2359                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         2619                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON    95754347000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                        69216966                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          14383718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      82212357                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   14228405                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           9170431                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     54418365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 720285                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         4439                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                 11680622                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                91855                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          69166753                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.342603                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.875550                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                18722119     27.07%     27.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8025757     11.60%     38.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                42418877     61.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            69166753                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.205562                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.187749                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                12151899                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              9838941                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 36156397                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             10690583                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                328933                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             4267857                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                31638                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              91323292                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                54707                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                328933                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                14444692                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1014443                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles        137747                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 44535286                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              8705652                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              90851548                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents               6650981                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                 26956                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                   613                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          116359561                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            422637012                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       118361840                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            101294500                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                15065057                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts              6746                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts          1350                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  9350410                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            10965104                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6692685                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          4147742                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1012905                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  89938550                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               2243                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 81919412                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued          1159088                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        9436986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     38085431                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           295                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     69166753                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.184376                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.520242                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            4159376      6.01%      6.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           48095342     69.54%     75.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           16912035     24.45%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       69166753                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               50888747     95.64%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     95.64% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               1715152      3.22%     98.86% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               604394      1.14%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             64432306     78.65%     78.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              483771      0.59%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc          5406      0.01%     79.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     79.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.25% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10661841     13.02%     92.27% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            6336088      7.73%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              81919412                       # Type of FU issued
system.cpu2.iq.rate                          1.183516                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   53208293                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.649520                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         287372956                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         99379061                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     81673412                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             135127705                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         1727259                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       724457                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          424                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1300                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       478061                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        99326                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           71                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                328933                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 994913                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                 9784                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           89940928                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts            61576                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             10965104                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             6692685                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts              1312                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                   292                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    8                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1300                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        169600                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       177601                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              347201                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             81818040                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             10630967                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           101370                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                          135                       # number of nop insts executed
system.cpu2.iew.exec_refs                    16954509                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                12427764                       # Number of branches executed
system.cpu2.iew.exec_stores                   6323542                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.182052                       # Inst execution rate
system.cpu2.iew.wb_sent                      81681795                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     81673412                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 61089829                       # num instructions producing a value
system.cpu2.iew.wb_consumers                146358222                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      1.179962                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.417399                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        9437054                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls           1948                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           327281                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     67849566                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.186504                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.024595                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      7431555     10.95%     10.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     50261444     74.08%     85.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6216073      9.16%     94.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1726386      2.54%     96.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       758252      1.12%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        97368      0.14%     98.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       461960      0.68%     98.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       832773      1.23%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        63755      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     67849566                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            71303461                       # Number of instructions committed
system.cpu2.commit.committedOps              80503807                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      16455271                       # Number of memory references committed
system.cpu2.commit.loads                     10240647                       # Number of loads committed
system.cpu2.commit.membars                        766                       # Number of memory barriers committed
system.cpu2.commit.branches                  12318284                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 73642759                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             2292866                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        63578717     78.98%     78.98% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         464413      0.58%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     79.55% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     79.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       10240647     12.72%     92.28% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       6214624      7.72%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         80503807                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                63755                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   157720569                       # The number of ROB reads
system.cpu2.rob.rob_writes                  181198997                       # The number of ROB writes
system.cpu2.timesIdled                           7931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          50213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    26537381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   71303461                       # Number of Instructions Simulated
system.cpu2.committedOps                     80503807                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.970738                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.970738                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.030144                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.030144                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                97365892                       # number of integer regfile reads
system.cpu2.int_regfile_writes               58735349                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                280410278                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                42618542                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               16513112                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  2346                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements             7050                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           85.797314                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14664056                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             7169                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          2045.481378                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      40375723500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    85.797314                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.670292                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.670292                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         29362794                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        29362794                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data      8454702                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8454702                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      6208369                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6208369                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data          515                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          515                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          265                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          265                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     14663071                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14663071                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     14663071                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14663071                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         8917                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8917                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         4159                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4159                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          277                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          277                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          247                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          247                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        13076                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13076                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        13076                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13076                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    216456000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    216456000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    137271485                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    137271485                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data      2475000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2475000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      1651000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1651000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       377000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       377000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    353727485                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    353727485                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    353727485                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    353727485                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      8463619                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8463619                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      6212528                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6212528                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data          792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data          512                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          512                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     14676147                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14676147                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     14676147                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14676147                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.001054                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.001054                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.000669                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000669                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.349747                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.349747                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.482422                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.482422                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.000891                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000891                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.000891                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000891                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 24274.531793                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 24274.531793                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 33005.887233                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33005.887233                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  8935.018051                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8935.018051                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  6684.210526                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6684.210526                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 27051.658382                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 27051.658382                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 27051.658382                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 27051.658382                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          438                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               28                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    15.642857                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         3517                       # number of writebacks
system.cpu2.dcache.writebacks::total             3517                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         3426                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3426                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         1962                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1962                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data           23                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         5388                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5388                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         5388                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5388                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         5491                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5491                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         2197                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2197                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          254                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          254                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          247                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          247                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         7688                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7688                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         7688                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7688                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    116464000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    116464000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     65753991                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     65753991                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data      1417500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1417500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      1224000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1224000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       308500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       308500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    182217991                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    182217991                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    182217991                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    182217991                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.000649                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000649                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.000354                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000354                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.320707                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.320707                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.482422                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.482422                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.000524                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000524                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.000524                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000524                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 21209.979967                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21209.979967                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 29928.989986                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29928.989986                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5580.708661                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5580.708661                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  4955.465587                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4955.465587                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 23701.611733                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 23701.611733                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 23701.611733                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 23701.611733                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements           190041                       # number of replacements
system.cpu2.icache.tags.tagsinuse           92.504539                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11488342                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           190169                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            60.411224                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      26822442000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    92.504539                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.722692                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.722692                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23551415                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23551415                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     11488342                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11488342                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     11488342                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11488342                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     11488342                       # number of overall hits
system.cpu2.icache.overall_hits::total       11488342                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       192280                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       192280                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       192280                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        192280                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       192280                       # number of overall misses
system.cpu2.icache.overall_misses::total       192280                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   3203581000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3203581000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   3203581000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3203581000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   3203581000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3203581000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     11680622                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11680622                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     11680622                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11680622                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     11680622                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11680622                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.016461                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016461                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.016461                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016461                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.016461                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016461                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16661.020387                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16661.020387                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16661.020387                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16661.020387                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16661.020387                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16661.020387                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks       190041                       # number of writebacks
system.cpu2.icache.writebacks::total           190041                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst         2109                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2109                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst         2109                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2109                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst         2109                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2109                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       190171                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       190171                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       190171                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       190171                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       190171                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       190171                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   2799055000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2799055000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   2799055000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2799055000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   2799055000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2799055000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.016281                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.016281                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.016281                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.016281                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.016281                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.016281                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14718.621662                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14718.621662                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14718.621662                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14718.621662                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14718.621662                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14718.621662                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               14233249                       # Number of BP lookups
system.cpu3.branchPred.condPredicted          8132108                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           360470                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             7954877                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                6755529                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            84.923111                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1981916                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             35568                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         435695                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            433493                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            2202                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2575                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON    95754347000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                        69216668                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          14415677                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                      82276991                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   14233249                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           9170938                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     54399122                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 724139                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         6748                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                 11705328                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                92794                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples          69183716                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.343434                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.875217                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                18697528     27.03%     27.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8028637     11.60%     38.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                42457551     61.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            69183716                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.205633                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.188688                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                12170061                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              9788415                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 36279078                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             10615319                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                330843                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             4276880                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                31559                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts              91384970                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                54709                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                330843                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                14450198                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1022352                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles        143043                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 44594926                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              8642354                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts              90908798                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents               6601920                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                 27579                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                   431                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          116384045                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            422895694                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       118437026                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            101207875                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                15176166                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts              6937                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts          1536                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  9284663                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            10966997                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6703139                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          4153034                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1206196                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                  89990298                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               2428                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                 81915886                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued          1162566                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        9512488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     38346387                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           370                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples     69183716                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.184034                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.520835                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            4189190      6.06%      6.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           48073166     69.49%     75.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           16921360     24.46%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       69183716                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               50852405     95.66%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     95.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               1717784      3.23%     98.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               589891      1.11%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             64416107     78.64%     78.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              484123      0.59%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          5406      0.01%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.23% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10666443     13.02%     92.26% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            6343807      7.74%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              81915886                       # Type of FU issued
system.cpu3.iq.rate                          1.183471                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   53160080                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.648959                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         287338133                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes         99506470                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses     81666173                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             135075966                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         1729115                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       724962                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          489                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1269                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       484688                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads       100627                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           69                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                330843                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1002774                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                 9986                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts           89992897                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            62520                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             10966997                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts             6703139                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts              1499                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                   334                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                   26                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1269                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        168926                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       180462                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              349388                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts             81813535                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             10635542                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           102350                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                          171                       # number of nop insts executed
system.cpu3.iew.exec_refs                    16967021                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                12418064                       # Number of branches executed
system.cpu3.iew.exec_stores                   6331479                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.181992                       # Inst execution rate
system.cpu3.iew.wb_sent                      81674535                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                     81666173                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                 61071451                       # num instructions producing a value
system.cpu3.iew.wb_consumers                146279996                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      1.179863                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.417497                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        9512571                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls           2058                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           329244                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples     67856732                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.186032                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.024963                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      7463577     11.00%     11.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     50239056     74.04%     85.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6210919      9.15%     94.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1728954      2.55%     96.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       758178      1.12%     97.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        97165      0.14%     98.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       461981      0.68%     98.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       833157      1.23%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        63745      0.09%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     67856732                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts            71272975                       # Number of instructions committed
system.cpu3.commit.committedOps              80480238                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      16460486                       # Number of memory references committed
system.cpu3.commit.loads                     10242035                       # Number of loads committed
system.cpu3.commit.membars                        727                       # Number of memory barriers committed
system.cpu3.commit.branches                  12305902                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                 73639595                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             2296440                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        63549999     78.96%     78.96% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         464347      0.58%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         5406      0.01%     79.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     79.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.55% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       10242035     12.73%     92.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       6218451      7.73%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         80480238                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                63745                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   157780057                       # The number of ROB reads
system.cpu3.rob.rob_writes                  181312698                       # The number of ROB writes
system.cpu3.timesIdled                           7534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          32952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    26537679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                   71272975                       # Number of Instructions Simulated
system.cpu3.committedOps                     80480238                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.971149                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.971149                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.029708                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.029708                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                97359523                       # number of integer regfile reads
system.cpu3.int_regfile_writes               58761778                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                280412842                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                42524437                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               16523760                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                  3117                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements             7525                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           87.227432                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           14668366                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             7639                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1920.194528                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      41683921500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    87.227432                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.681464                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.681464                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          114                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         29374489                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        29374489                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data      8455614                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8455614                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data      6211521                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6211521                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data          598                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          598                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data          238                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          238                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     14667135                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14667135                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     14667135                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14667135                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         9406                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9406                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         4700                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4700                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          399                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          399                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          357                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          357                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        14106                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14106                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        14106                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14106                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    218383000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    218383000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    148717481                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    148717481                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      3458000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      3458000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      2465000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2465000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       562000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       562000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    367100481                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    367100481                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    367100481                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    367100481                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      8465020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8465020                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data      6216221                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6216221                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data          997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          997                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data          595                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          595                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     14681241                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14681241                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     14681241                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14681241                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.001111                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001111                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.000756                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000756                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.400201                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.400201                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.600000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.600000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.000961                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.000961                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.000961                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.000961                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 23217.414416                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 23217.414416                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 31642.017234                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 31642.017234                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  8666.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  8666.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  6904.761905                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6904.761905                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 26024.420885                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26024.420885                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 26024.420885                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26024.420885                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          539                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    14.972222                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         3874                       # number of writebacks
system.cpu3.dcache.writebacks::total             3874                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         3647                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3647                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         1853                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1853                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data           26                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         5500                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5500                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         5500                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5500                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         5759                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5759                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2847                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2847                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data          373                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          373                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          357                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          357                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         8606                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         8606                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         8606                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         8606                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    113297000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    113297000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     84118487                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     84118487                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      2084500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2084500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      1848000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1848000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data       457000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       457000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    197415487                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    197415487                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    197415487                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    197415487                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.000680                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.000680                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.000458                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000458                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.374122                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.374122                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.000586                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.000586                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.000586                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.000586                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 19673.033513                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 19673.033513                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 29546.360028                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 29546.360028                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  5588.471850                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5588.471850                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  5176.470588                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5176.470588                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 22939.285034                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22939.285034                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 22939.285034                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22939.285034                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements           189654                       # number of replacements
system.cpu3.icache.tags.tagsinuse           92.349451                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           11513397                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           189781                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            60.666753                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      40067720000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    92.349451                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.721480                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.721480                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         23600438                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        23600438                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     11513397                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11513397                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     11513397                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11513397                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     11513397                       # number of overall hits
system.cpu3.icache.overall_hits::total       11513397                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       191931                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       191931                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       191931                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        191931                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       191931                       # number of overall misses
system.cpu3.icache.overall_misses::total       191931                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   3188493000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3188493000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   3188493000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3188493000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   3188493000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3188493000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     11705328                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11705328                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     11705328                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11705328                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     11705328                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11705328                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.016397                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.016397                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.016397                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.016397                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.016397                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.016397                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 16612.704566                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16612.704566                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 16612.704566                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16612.704566                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 16612.704566                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16612.704566                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks       189654                       # number of writebacks
system.cpu3.icache.writebacks::total           189654                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst         2149                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2149                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst         2149                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2149                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst         2149                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2149                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       189782                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       189782                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       189782                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       189782                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       189782                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       189782                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   2789340500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   2789340500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   2789340500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   2789340500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   2789340500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   2789340500                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.016213                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.016213                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.016213                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.016213                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.016213                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.016213                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 14697.603039                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14697.603039                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 14697.603039                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14697.603039                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 14697.603039                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14697.603039                       # average overall mshr miss latency
system.cpu4.branchPred.lookups               26009396                       # Number of BP lookups
system.cpu4.branchPred.condPredicted         19578393                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect           417961                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups            14060823                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits               12828512                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            91.235854                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                2089351                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect             34917                       # Number of incorrect RAS predictions.
system.cpu4.branchPred.indirectLookups         523817                       # Number of indirect predictor lookups.
system.cpu4.branchPred.indirectHits            521739                       # Number of indirect target hits.
system.cpu4.branchPred.indirectMisses            2078                       # Number of indirect misses.
system.cpu4.branchPredindirectMispredicted         2603                       # Number of mispredicted indirect branches.
system.cpu4.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.pwrStateResidencyTicks::ON    95754347000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                        69216370                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles          15047713                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                     127699967                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                   26009396                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches          15439602                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                     53617704                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                 937171                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                 132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles         7161                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                 12378887                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes               118354                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples          69141295                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.998904                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.248517                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                16816561     24.32%     24.32% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                 3476766      5.03%     29.35% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                11813879     17.09%     46.44% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                37034089     53.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total            69141295                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.375769                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.844939                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                15115373                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              4261266                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                 47315674                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles              2011596                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                437386                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved             4355456                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                31409                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts             134017886                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                72102                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                437386                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                16298959                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 946273                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles       1500789                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                 48131407                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles              1826481                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts             133083125                       # Number of instructions processed by rename
system.cpu4.rename.IQFullEvents                913866                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                 73946                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.SQFullEvents                   737                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands          194919608                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups            616586896                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups       164217650                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps            177798623                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                17120979                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts             56087                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts         50689                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  3645149                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads            16709274                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores            6657153                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads           826216                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores          931959                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                 131484555                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded             100807                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                125398852                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued           860284                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined        9148533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined     29316778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved           334                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples     69141295                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.813661                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.889928                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0            7186825     10.39%     10.39% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1           13460761     19.47%     29.86% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2           33543036     48.51%     78.38% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3           14950673     21.62%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total       69141295                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu               28609895     81.34%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                    19      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMultAcc                0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMisc                   0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     81.34% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead               4447728     12.65%     93.98% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite              2116060      6.02%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu            101838978     81.21%     81.21% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              485160      0.39%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMultAcc              0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMisc                 0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.60% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead            16502429     13.16%     94.76% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite            6566879      5.24%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total             125398852                       # Type of FU issued
system.cpu4.iq.rate                          1.811694                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                   35173702                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.280495                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads         355972982                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes        140734918                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses    124992634                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses             160572554                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads         1755392                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads       947719                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses          313                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation         1034                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores       194462                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads        29110                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           48                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                437386                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                 929949                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                 6022                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts          131585635                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts            93865                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts             16709274                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts             6657153                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts             50626                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                   552                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                   10                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents          1034                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect        174757                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect       234630                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts              409387                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts            125154338                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts             16460496                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts           244511                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                          273                       # number of nop insts executed
system.cpu4.iew.exec_refs                    23010249                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                23057367                       # Number of branches executed
system.cpu4.iew.exec_stores                   6549753                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.808161                       # Inst execution rate
system.cpu4.iew.wb_sent                     125056511                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                    124992634                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                 86223741                       # num instructions producing a value
system.cpu4.iew.wb_consumers                183129204                       # num instructions consuming a value
system.cpu4.iew.wb_rate                      1.805825                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.470836                       # average fanout of values written-back
system.cpu4.commit.commitSquashedInsts        9148784                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls         100473                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts           386762                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples     67785721                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.806233                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.851728                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0     10211759     15.06%     15.06% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1     35023779     51.67%     66.73% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2      8352824     12.32%     79.06% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3      3207241      4.73%     83.79% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4      2529871      3.73%     87.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5      2964363      4.37%     91.89% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6      3648082      5.38%     97.27% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7       526528      0.78%     98.05% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8      1321274      1.95%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total     67785721                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts           112887750                       # Number of instructions committed
system.cpu4.commit.committedOps             122436829                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                      22224246                       # Number of memory references committed
system.cpu4.commit.loads                     15761555                       # Number of loads committed
system.cpu4.commit.membars                      50005                       # Number of memory barriers committed
system.cpu4.commit.branches                  22761568                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                105333926                       # Number of committed integer instructions.
system.cpu4.commit.function_calls             2393360                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu        99742851     81.46%     81.46% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         464326      0.38%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMultAcc            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMisc            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.84% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead       15761555     12.87%     94.72% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite       6462691      5.28%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total        122436829                       # Class of committed instruction
system.cpu4.commit.bw_lim_events              1321274                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                   197403746                       # The number of ROB reads
system.cpu4.rob.rob_writes                  264528421                       # The number of ROB writes
system.cpu4.timesIdled                           9689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                          75075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                    26537977                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                  112887750                       # Number of Instructions Simulated
system.cpu4.committedOps                    122436829                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.613143                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.613143                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.630940                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.630940                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads               145506393                       # number of integer regfile reads
system.cpu4.int_regfile_writes               76240516                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                428034605                       # number of cc regfile reads
system.cpu4.cc_regfile_writes               103807729                       # number of cc regfile writes
system.cpu4.misc_regfile_reads               22951893                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                  2471                       # number of misc regfile writes
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements             7352                       # number of replacements
system.cpu4.dcache.tags.tagsinuse           83.271789                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           20782327                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             7463                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          2784.714860                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle      36289607500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    83.271789                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.650561                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.650561                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          111                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         41601039                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        41601039                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::cpu4.data     14325351                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       14325351                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data      6456243                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6456243                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data          543                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          543                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::cpu4.data          285                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          285                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::cpu4.data     20781594                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        20781594                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data     20781594                       # number of overall hits
system.cpu4.dcache.overall_hits::total       20781594                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         9108                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9108                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         4331                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         4331                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data          309                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          309                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data          237                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          237                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data        13439                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13439                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data        13439                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13439                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data    236343000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    236343000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    136180987                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    136180987                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data      2647000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      2647000                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data      1594000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      1594000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data       342000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total       342000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    372523987                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    372523987                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    372523987                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    372523987                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data     14334459                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     14334459                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data      6460574                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6460574                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          852                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data          522                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          522                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data     20795033                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     20795033                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data     20795033                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     20795033                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.000635                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000635                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.000670                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000670                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.362676                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.362676                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data     0.454023                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.454023                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.000646                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000646                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.000646                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000646                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 25948.945982                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 25948.945982                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 31443.312630                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 31443.312630                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  8566.343042                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  8566.343042                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  6725.738397                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  6725.738397                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 27719.621028                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 27719.621028                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 27719.621028                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 27719.621028                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs          492                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    16.965517                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         3879                       # number of writebacks
system.cpu4.dcache.writebacks::total             3879                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         3504                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         3504                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         1930                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         1930                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::cpu4.data           30                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         5434                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         5434                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         5434                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         5434                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         5604                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5604                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         2401                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2401                       # number of WriteReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data          279                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          279                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data          237                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          237                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         8005                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         8005                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         8005                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         8005                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data    122750000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    122750000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     68200991                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     68200991                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data      1609500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      1609500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data      1185500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total      1185500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data       274000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total       274000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data    190950991                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    190950991                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data    190950991                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    190950991                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000391                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.000372                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000372                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.327465                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.327465                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data     0.454023                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.454023                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.000385                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000385                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.000385                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000385                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 21903.997145                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 21903.997145                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 28405.244065                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 28405.244065                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  5768.817204                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5768.817204                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  5002.109705                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  5002.109705                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 23853.965147                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 23853.965147                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 23853.965147                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 23853.965147                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements           187573                       # number of replacements
system.cpu4.icache.tags.tagsinuse           92.406052                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           12185596                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           187700                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            64.920597                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle      35706199000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    92.406052                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.721922                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.721922                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          127                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          100                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         24945475                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        24945475                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::cpu4.inst     12185596                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12185596                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst     12185596                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12185596                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst     12185596                       # number of overall hits
system.cpu4.icache.overall_hits::total       12185596                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst       193291                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       193291                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst       193291                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        193291                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst       193291                       # number of overall misses
system.cpu4.icache.overall_misses::total       193291                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst   3221077000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total   3221077000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst   3221077000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total   3221077000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst   3221077000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total   3221077000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst     12378887                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12378887                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst     12378887                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12378887                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst     12378887                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12378887                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.015615                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.015615                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.015615                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.015615                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.015615                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.015615                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 16664.392031                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 16664.392031                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 16664.392031                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 16664.392031                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 16664.392031                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 16664.392031                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs     5.500000                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks       187573                       # number of writebacks
system.cpu4.icache.writebacks::total           187573                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst         5590                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total         5590                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst         5590                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total         5590                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst         5590                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total         5590                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst       187701                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total       187701                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst       187701                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total       187701                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst       187701                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total       187701                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst   2794339000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total   2794339000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst   2794339000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total   2794339000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst   2794339000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total   2794339000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.015163                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.015163                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.015163                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.015163                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.015163                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.015163                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 14887.182274                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 14887.182274                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 14887.182274                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 14887.182274                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 14887.182274                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 14887.182274                       # average overall mshr miss latency
system.cpu5.branchPred.lookups               25892899                       # Number of BP lookups
system.cpu5.branchPred.condPredicted         19393200                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect           425122                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups            14126999                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits               12772888                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            90.414730                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                2109955                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect             36932                       # Number of incorrect RAS predictions.
system.cpu5.branchPred.indirectLookups         529136                       # Number of indirect predictor lookups.
system.cpu5.branchPred.indirectHits            527068                       # Number of indirect target hits.
system.cpu5.branchPred.indirectMisses            2068                       # Number of indirect misses.
system.cpu5.branchPredindirectMispredicted         2636                       # Number of mispredicted indirect branches.
system.cpu5.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.pwrStateResidencyTicks::ON    95754347000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                        69216072                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles          15146717                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                     127453105                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                   25892899                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches          15409911                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                     53531576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                 949721                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                 121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles         5324                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                 12481965                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes               118624                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples          69158598                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.996196                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.250137                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                16899806     24.44%     24.44% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                 3474608      5.02%     29.46% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                11773074     17.02%     46.48% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                37011110     53.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total            69158598                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.374088                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.841380                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                15185692                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              4221090                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                 47320742                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles              1987404                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                443670                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved             4407555                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                31415                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts             133923841                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                72106                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                443670                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                16359170                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 958327                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles       1480751                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                 48122427                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles              1794253                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts             132981175                       # Number of instructions processed by rename
system.cpu5.rename.IQFullEvents                897193                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                 73860                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.SQFullEvents                   768                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands          194213454                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups            616156665                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups       164233616                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps            176993896                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                17219552                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts             55470                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts         50068                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  3579918                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads            16712949                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores            6714296                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads           816178                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores          677276                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                 131372513                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded              99333                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                125222938                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued           861168                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined        9287884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined     29670664                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved           415                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples     69158598                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.810663                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.890496                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0            7213835     10.43%     10.43% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1           13566039     19.62%     30.05% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2           33479273     48.41%     78.46% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3           14899451     21.54%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total       69158598                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu               28271594     80.69%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                    13      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMultAcc                0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMisc                   0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     80.69% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead               4492420     12.82%     93.51% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite              2272653      6.49%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu            101618514     81.15%     81.15% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              485393      0.39%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMultAcc              0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMisc                 0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.54% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead            16491258     13.17%     94.71% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite            6622367      5.29%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total             125222938                       # Type of FU issued
system.cpu5.iq.rate                          1.809160                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                   35036680                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.279794                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads         355502320                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes        140760717                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses    124815730                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses             160259618                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads         1776347                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads       957006                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses          309                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation          996                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores       220542                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads        28984                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                443670                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                 942408                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                 6074                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts          131472064                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts            93727                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts             16712949                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts             6714296                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts             49958                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                   552                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    4                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents           996                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect        175730                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect       240979                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts              416709                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts            124976289                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts             16448567                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts           246647                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                          218                       # number of nop insts executed
system.cpu5.iew.exec_refs                    23051921                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                22955249                       # Number of branches executed
system.cpu5.iew.exec_stores                   6603354                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.805596                       # Inst execution rate
system.cpu5.iew.wb_sent                     124878964                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                    124815730                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                 85983594                       # num instructions producing a value
system.cpu5.iew.wb_consumers                182614553                       # num instructions consuming a value
system.cpu5.iew.wb_rate                      1.803277                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.470847                       # average fanout of values written-back
system.cpu5.commit.commitSquashedInsts        9288044                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls          98918                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts           393932                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples     67781846                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.802606                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.848666                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0     10264070     15.14%     15.14% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1     34954882     51.57%     66.71% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2      8394512     12.38%     79.10% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3      3245857      4.79%     83.89% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4      2547388      3.76%     87.64% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5      2917410      4.30%     91.95% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6      3601926      5.31%     97.26% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7       532081      0.78%     98.05% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8      1323720      1.95%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total     67781846                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts           112584174                       # Number of instructions committed
system.cpu5.commit.committedOps             122183962                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                      22249697                       # Number of memory references committed
system.cpu5.commit.loads                     15755943                       # Number of loads committed
system.cpu5.commit.membars                      49144                       # Number of memory barriers committed
system.cpu5.commit.branches                  22649801                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                105253453                       # Number of committed integer instructions.
system.cpu5.commit.function_calls             2420292                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu        99464935     81.41%     81.41% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         463924      0.38%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMultAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMisc            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.79% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead       15755943     12.90%     94.69% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite       6493754      5.31%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total        122183962                       # Class of committed instruction
system.cpu5.commit.bw_lim_events              1323720                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                   197295115                       # The number of ROB reads
system.cpu5.rob.rob_writes                  264322372                       # The number of ROB writes
system.cpu5.timesIdled                           8582                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                          57474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                    26538275                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                  112584174                       # Number of Instructions Simulated
system.cpu5.committedOps                    122183962                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.614794                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.614794                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.626561                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.626561                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads               145303848                       # number of integer regfile reads
system.cpu5.int_regfile_writes               76358182                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                427542690                       # number of cc regfile reads
system.cpu5.cc_regfile_writes               102922960                       # number of cc regfile writes
system.cpu5.misc_regfile_reads               22988593                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                  3221                       # number of misc regfile writes
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements             6774                       # number of replacements
system.cpu5.dcache.tags.tagsinuse           85.867762                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           20780400                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             6881                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          3019.968028                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle      36012699000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    85.867762                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.670842                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.670842                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          107                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           74                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         41596968                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        41596968                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::cpu5.data     14292667                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       14292667                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data      6487398                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6487398                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data          636                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          636                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::cpu5.data          270                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          270                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::cpu5.data     20780065                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20780065                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data     20780065                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20780065                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         8747                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         8747                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         4080                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         4080                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data          417                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          417                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data          347                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          347                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data        12827                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         12827                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data        12827                       # number of overall misses
system.cpu5.dcache.overall_misses::total        12827                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data    214758000                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    214758000                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    138043483                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    138043483                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data      3491000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      3491000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data      2372000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      2372000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data       487000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       487000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    352801483                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    352801483                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    352801483                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    352801483                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data     14301414                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     14301414                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data      6491478                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6491478                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data         1053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1053                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data          617                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          617                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data     20792892                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     20792892                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data     20792892                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     20792892                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.000612                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.000612                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.000629                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000629                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.396011                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.396011                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data     0.562399                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.562399                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.000617                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.000617                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.000617                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.000617                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 24552.189322                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 24552.189322                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 33834.187010                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 33834.187010                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  8371.702638                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  8371.702638                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  6835.734870                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  6835.734870                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 27504.598347                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 27504.598347                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 27504.598347                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 27504.598347                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs          537                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    16.272727                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         3372                       # number of writebacks
system.cpu5.dcache.writebacks::total             3372                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         3428                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         3428                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         1897                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1897                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::cpu5.data           47                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           47                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         5325                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5325                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         5325                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5325                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         5319                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         5319                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         2183                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         2183                       # number of WriteReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data          370                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          370                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data          347                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total          347                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         7502                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7502                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         7502                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7502                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data    111814000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    111814000                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     70166488                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     70166488                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data      2096500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      2096500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data      1765500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1765500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data       393500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       393500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data    181980488                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    181980488                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data    181980488                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    181980488                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.000372                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.351377                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.351377                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data     0.562399                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.562399                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.000361                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.000361                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.000361                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.000361                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 21021.620605                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 21021.620605                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 32142.229959                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 32142.229959                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  5666.216216                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5666.216216                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  5087.896254                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  5087.896254                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 24257.596374                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 24257.596374                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 24257.596374                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 24257.596374                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements           187193                       # number of replacements
system.cpu5.icache.tags.tagsinuse           92.395200                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           12288998                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           187321                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            65.603953                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle      35829343000                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    92.395200                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.721837                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.721837                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         25151251                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        25151251                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::cpu5.inst     12288998                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12288998                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst     12288998                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12288998                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst     12288998                       # number of overall hits
system.cpu5.icache.overall_hits::total       12288998                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst       192967                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       192967                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst       192967                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        192967                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst       192967                       # number of overall misses
system.cpu5.icache.overall_misses::total       192967                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst   3184249000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   3184249000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst   3184249000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   3184249000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst   3184249000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   3184249000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst     12481965                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12481965                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst     12481965                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12481965                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst     12481965                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12481965                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.015460                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.015460                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.015460                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.015460                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.015460                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.015460                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 16501.520985                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 16501.520985                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 16501.520985                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 16501.520985                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 16501.520985                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 16501.520985                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks       187193                       # number of writebacks
system.cpu5.icache.writebacks::total           187193                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst         5646                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         5646                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst         5646                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         5646                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst         5646                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         5646                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst       187321                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       187321                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst       187321                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       187321                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst       187321                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       187321                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst   2760967000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   2760967000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst   2760967000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   2760967000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst   2760967000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   2760967000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.015007                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.015007                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.015007                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.015007                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.015007                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.015007                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 14739.228383                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 14739.228383                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 14739.228383                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 14739.228383                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 14739.228383                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 14739.228383                       # average overall mshr miss latency
system.cpu6.branchPred.lookups               25964942                       # Number of BP lookups
system.cpu6.branchPred.condPredicted         19504762                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect           419341                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups            14147502                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits               12809015                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            90.539058                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                2096876                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect             35797                       # Number of incorrect RAS predictions.
system.cpu6.branchPred.indirectLookups         526137                       # Number of indirect predictor lookups.
system.cpu6.branchPred.indirectHits            524185                       # Number of indirect target hits.
system.cpu6.branchPred.indirectMisses            1952                       # Number of indirect misses.
system.cpu6.branchPredindirectMispredicted         2640                       # Number of mispredicted indirect branches.
system.cpu6.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.pwrStateResidencyTicks::ON    95754347000                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                        69215767                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles          15099265                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                     127618873                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                   25964942                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches          15430076                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                     53586158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                 939047                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                 121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles         2310                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                 12421139                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes               117069                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples          69157377                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.997782                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.249189                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                16853454     24.37%     24.37% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                 3475582      5.03%     29.40% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                11799237     17.06%     46.46% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                37029104     53.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total            69157377                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.375130                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.843783                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                15154256                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              4235335                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                 47326821                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles              2002584                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                438381                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved             4380162                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                31398                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts             134008728                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                72126                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                438381                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                16333799                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 952373                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles       1480617                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                 48137405                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles              1814802                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts             133071993                       # Number of instructions processed by rename
system.cpu6.rename.IQFullEvents                908555                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                 73407                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.SQFullEvents                  1108                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands          194662546                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups            616538283                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups       164256855                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps            177513143                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                17149403                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts             55209                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts         49818                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  3618705                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads            16713562                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores            6684636                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads           830667                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores          731398                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                 131470456                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded              99331                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                125357783                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued           860755                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined        9200008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined     29456001                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved           182                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples     69157377                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.812645                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.889950                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0            7189173     10.40%     10.40% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1           13511465     19.54%     29.93% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2           33523899     48.47%     78.41% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3           14932840     21.59%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total       69157377                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu               28446711     80.90%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                    12      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMultAcc                0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMisc                   0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     80.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead               4468396     12.71%     93.61% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite              2246282      6.39%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu            101770648     81.18%     81.18% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              485652      0.39%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMultAcc              0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMisc                 0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.57% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc          5406      0.00%     81.58% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     81.58% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.58% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.58% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead            16502202     13.16%     94.74% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite            6593875      5.26%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total             125357783                       # Type of FU issued
system.cpu6.iq.rate                          1.811116                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                   35161401                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.280488                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads         355895098                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes        140770867                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses    124953232                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses             160519184                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads         1764732                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads       947910                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses          339                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation         1082                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores       206676                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads        28816                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                438381                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                 935729                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                 5814                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts          131569939                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts            92681                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts             16713562                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts             6684636                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts             49773                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                   756                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                   55                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents          1082                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect        174616                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect       236848                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts              411464                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts            125112682                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts             16459598                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts           245100                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                          152                       # number of nop insts executed
system.cpu6.iew.exec_refs                    23034915                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                23020333                       # Number of branches executed
system.cpu6.iew.exec_stores                   6575317                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.807575                       # Inst execution rate
system.cpu6.iew.wb_sent                     125015898                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                    124953232                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                 86144020                       # num instructions producing a value
system.cpu6.iew.wb_consumers                182943032                       # num instructions consuming a value
system.cpu6.iew.wb_rate                      1.805271                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.470879                       # average fanout of values written-back
system.cpu6.commit.commitSquashedInsts        9200138                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls          99149                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts           388199                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples     67794310                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.805015                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.850545                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0     10224810     15.08%     15.08% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1     35008395     51.64%     66.72% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2      8369919     12.35%     79.07% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3      3228197      4.76%     83.83% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4      2537753      3.74%     87.57% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5      2944540      4.34%     91.92% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6      3626576      5.35%     97.27% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7       529173      0.78%     98.05% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8      1324947      1.95%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total     67794310                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts           112796026                       # Number of instructions committed
system.cpu6.commit.committedOps             122369779                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                      22243612                       # Number of memory references committed
system.cpu6.commit.loads                     15765652                       # Number of loads committed
system.cpu6.commit.membars                      49495                       # Number of memory barriers committed
system.cpu6.commit.branches                  22721267                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                105335947                       # Number of committed integer instructions.
system.cpu6.commit.function_calls             2406189                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu        99656416     81.44%     81.44% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         464345      0.38%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMultAcc            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMisc            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc         5406      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.82% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead       15765652     12.88%     94.71% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite       6477960      5.29%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total        122369779                       # Class of committed instruction
system.cpu6.commit.bw_lim_events              1324947                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                   197399518                       # The number of ROB reads
system.cpu6.rob.rob_writes                  264504538                       # The number of ROB writes
system.cpu6.timesIdled                           8969                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                          58390                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                    26538580                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                  112796026                       # Number of Instructions Simulated
system.cpu6.committedOps                    122369779                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.613637                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.613637                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.629629                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.629629                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads               145456474                       # number of integer regfile reads
system.cpu6.int_regfile_writes               76307223                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                427943331                       # number of cc regfile reads
system.cpu6.cc_regfile_writes               103458909                       # number of cc regfile writes
system.cpu6.misc_regfile_reads               22972863                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                  1217                       # number of misc regfile writes
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements             7252                       # number of replacements
system.cpu6.dcache.tags.tagsinuse           87.939543                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           20788300                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             7372                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs          2819.899620                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle      41878279000                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data    87.939543                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.687028                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.687028                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           88                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         41611441                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        41611441                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::cpu6.data     14315967                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       14315967                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data      6471477                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6471477                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data          407                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          407                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::cpu6.data          254                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          254                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::cpu6.data     20787444                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        20787444                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data     20787444                       # number of overall hits
system.cpu6.dcache.overall_hits::total       20787444                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         8777                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         8777                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         4690                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         4690                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data          102                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data          120                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data        13467                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         13467                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data        13467                       # number of overall misses
system.cpu6.dcache.overall_misses::total        13467                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data    226359000                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    226359000                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    153770480                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    153770480                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data      1035000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total      1035000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data       934000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total       934000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data        89000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        89000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    380129480                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    380129480                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    380129480                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    380129480                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data     14324744                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     14324744                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data      6476167                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6476167                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data     20800911                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     20800911                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data     20800911                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     20800911                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.000613                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.000613                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.000724                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000724                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.200393                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.200393                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data     0.320856                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.320856                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.000647                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.000647                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.000647                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.000647                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 25790.019369                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 25790.019369                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 32786.882729                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 32786.882729                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 10147.058824                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 10147.058824                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data  7783.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  7783.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 28226.737952                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 28226.737952                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 28226.737952                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 28226.737952                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          525                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    14.583333                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         3592                       # number of writebacks
system.cpu6.dcache.writebacks::total             3592                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         3310                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         3310                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         2284                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         2284                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::cpu6.data           22                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         5594                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5594                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         5594                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5594                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         5467                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         5467                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         2406                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2406                       # number of WriteReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data           80                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data          120                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total          120                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         7873                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7873                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         7873                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7873                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data    121255500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    121255500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     70445487                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     70445487                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data       482500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total       482500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data       707500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total       707500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data        74500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total        74500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data    191700987                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    191700987                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data    191700987                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    191700987                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.000372                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000372                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.157171                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.157171                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data     0.320856                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.320856                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.000378                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.000378                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.000378                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.000378                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 22179.531736                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 22179.531736                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 29279.088529                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 29279.088529                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  6031.250000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6031.250000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  5895.833333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  5895.833333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 24349.166391                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 24349.166391                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 24349.166391                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 24349.166391                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements           187582                       # number of replacements
system.cpu6.icache.tags.tagsinuse           92.415961                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           12227778                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           187710                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            65.141857                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle      35623184000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    92.415961                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.722000                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.722000                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         25029988                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        25029988                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::cpu6.inst     12227778                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12227778                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst     12227778                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12227778                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst     12227778                       # number of overall hits
system.cpu6.icache.overall_hits::total       12227778                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst       193361                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       193361                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst       193361                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        193361                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst       193361                       # number of overall misses
system.cpu6.icache.overall_misses::total       193361                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst   3201917000                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   3201917000                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst   3201917000                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   3201917000                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst   3201917000                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   3201917000                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst     12421139                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12421139                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst     12421139                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12421139                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst     12421139                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12421139                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.015567                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.015567                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.015567                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.015567                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.015567                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.015567                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 16559.269967                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 16559.269967                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 16559.269967                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 16559.269967                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 16559.269967                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 16559.269967                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    32.666667                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks       187582                       # number of writebacks
system.cpu6.icache.writebacks::total           187582                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst         5651                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total         5651                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst         5651                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total         5651                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst         5651                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total         5651                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst       187710                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       187710                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst       187710                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       187710                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst       187710                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       187710                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst   2777806500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total   2777806500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst   2777806500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total   2777806500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst   2777806500                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total   2777806500                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.015112                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.015112                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.015112                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.015112                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.015112                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.015112                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 14798.393799                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 14798.393799                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 14798.393799                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 14798.393799                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 14798.393799                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 14798.393799                       # average overall mshr miss latency
system.cpu7.branchPred.lookups               30677739                       # Number of BP lookups
system.cpu7.branchPred.condPredicted         25818273                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect           330259                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups            16254880                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits               15324557                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            94.276654                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                1601316                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect             23301                       # Number of incorrect RAS predictions.
system.cpu7.branchPred.indirectLookups         454267                       # Number of indirect predictor lookups.
system.cpu7.branchPred.indirectHits            452716                       # Number of indirect target hits.
system.cpu7.branchPred.indirectMisses            1551                       # Number of indirect misses.
system.cpu7.branchPredindirectMispredicted         1825                       # Number of mispredicted indirect branches.
system.cpu7.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.pwrStateResidencyTicks::ON    95754347000                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                        69215473                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles          11360281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                     137763181                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                   30677739                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches          17378589                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                     57380419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                 834253                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                  95                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles         4988                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                  9451909                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                78066                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples          69162909                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.099781                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.176604                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                13868301     20.05%     20.05% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                 3163290      4.57%     24.63% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                14330266     20.72%     45.34% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                37801052     54.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total            69162909                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.443221                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.990352                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                11779547                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              6449041                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                 47447380                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles              3090869                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                396072                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved             3107246                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                21242                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts             138825537                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                48756                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                396072                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                13523162                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                1051085                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles       2489950                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                 48786411                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles              2916229                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts             137833184                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents               1459389                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                 48583                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.SQFullEvents                   448                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands          219737173                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups            637253811                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups       164009963                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps            200747626                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                18989544                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts             90701                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts         87100                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  5986390                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads            17533701                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores            4692461                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads           704763                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores          422311                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                 136345777                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded             173593                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                129557575                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued           997678                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined        9870141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined     32557844                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved           317                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples     69162909                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.873223                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.883915                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0            7347477     10.62%     10.62% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            9916191     14.34%     24.96% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2           36056339     52.13%     77.09% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3           15842902     22.91%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total       69162909                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu               37624469     88.60%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     6      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMultAcc                0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMisc                   0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     88.60% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead               3223639      7.59%     96.20% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite              1615449      3.80%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu            107198810     82.74%     82.74% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              323807      0.25%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMultAcc              0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMisc                 0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc          3604      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     82.99% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead            17398283     13.43%     96.42% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite            4633071      3.58%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total             129557575                       # Type of FU issued
system.cpu7.iq.rate                          1.871801                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                   42463563                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.327758                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads         371739298                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes        146390225                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses    129234789                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses             172021138                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads         1165907                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads      1104230                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses          228                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation          717                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores       124060                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads        19343                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                396072                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                1039755                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                 4245                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts          136519570                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts            62577                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts             17533701                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts             4692461                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts             87022                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                   408                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                   35                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents           717                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect        115533                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect       209048                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts              324581                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts            129394554                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts             17370295                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts           163019                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                          200                       # number of nop insts executed
system.cpu7.iew.exec_refs                    21992205                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                26699188                       # Number of branches executed
system.cpu7.iew.exec_stores                   4621910                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.869445                       # Inst execution rate
system.cpu7.iew.wb_sent                     129330015                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                    129234789                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                 90659798                       # num instructions producing a value
system.cpu7.iew.wb_consumers                187428509                       # num instructions consuming a value
system.cpu7.iew.wb_rate                      1.867137                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.483703                       # average fanout of values written-back
system.cpu7.commit.commitSquashedInsts        9870310                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls         173276                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts           309205                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples     67735765                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.869754                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.919133                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      9571318     14.13%     14.13% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1     37212742     54.94%     69.07% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2      5879254      8.68%     77.75% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3      2242886      3.31%     81.06% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4      1737439      2.57%     83.62% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5      4780584      7.06%     90.68% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6      5022958      7.42%     98.10% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7       349775      0.52%     98.61% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8       938809      1.39%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total     67735765                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts           119920154                       # Number of instructions committed
system.cpu7.commit.committedOps             126649229                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                      20997872                       # Number of memory references committed
system.cpu7.commit.loads                     16429471                       # Number of loads committed
system.cpu7.commit.membars                      86409                       # Number of memory barriers committed
system.cpu7.commit.branches                  26398347                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                104226333                       # Number of committed integer instructions.
system.cpu7.commit.function_calls             1697504                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu       105338215     83.17%     83.17% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         309538      0.24%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc         3604      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead       16429471     12.97%     96.39% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite       4568401      3.61%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total        126649229                       # Class of committed instruction
system.cpu7.commit.bw_lim_events               938809                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                   202195631                       # The number of ROB reads
system.cpu7.rob.rob_writes                  274467406                       # The number of ROB writes
system.cpu7.timesIdled                           6289                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                          52564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                    26538874                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                  119920154                       # Number of Instructions Simulated
system.cpu7.committedOps                    126649229                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.577180                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.577180                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.732563                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.732563                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads               147985271                       # number of integer regfile reads
system.cpu7.int_regfile_writes               69201435                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                442413346                       # number of cc regfile reads
system.cpu7.cc_regfile_writes               134405046                       # number of cc regfile writes
system.cpu7.misc_regfile_reads               22326413                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                  2306                       # number of misc regfile writes
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements             4295                       # number of replacements
system.cpu7.dcache.tags.tagsinuse           79.086088                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           20515883                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             4405                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs          4657.408173                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle      36796286000                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data    79.086088                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.617860                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.617860                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         41055627                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        41055627                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::cpu7.data     15951241                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       15951241                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data      4564059                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       4564059                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data          453                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          453                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data          159                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          159                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data     20515300                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        20515300                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data     20515300                       # number of overall hits
system.cpu7.dcache.overall_hits::total       20515300                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         5916                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         5916                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         2794                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         2794                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data          302                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          302                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data          269                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          269                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         8710                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          8710                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         8710                       # number of overall misses
system.cpu7.dcache.overall_misses::total         8710                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data    159540000                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    159540000                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     87435990                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     87435990                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data      2732000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total      2732000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data      1916000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      1916000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::cpu7.data       374000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total       374000                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    246975990                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    246975990                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    246975990                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    246975990                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data     15957157                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     15957157                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data      4566853                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      4566853                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data          755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          755                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data          428                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          428                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data     20524010                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     20524010                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data     20524010                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     20524010                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.000371                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.000371                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.000612                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000612                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.628505                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.628505                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.000424                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.000424                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.000424                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.000424                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 26967.545639                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 26967.545639                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 31294.198282                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 31294.198282                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data  9046.357616                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  9046.357616                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data  7122.676580                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  7122.676580                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::cpu7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 28355.452354                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 28355.452354                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 28355.452354                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 28355.452354                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs          332                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    15.090909                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         2104                       # number of writebacks
system.cpu7.dcache.writebacks::total             2104                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         2376                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2376                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         1282                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         1282                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::cpu7.data           37                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         3658                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         3658                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         3658                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         3658                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         3540                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3540                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         1512                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         1512                       # number of WriteReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data          265                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          265                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data          269                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total          269                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         5052                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5052                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         5052                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5052                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data     80375500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     80375500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     43574993                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     43574993                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data      1516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      1516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data      1451000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      1451000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::cpu7.data       297000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total       297000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data    123950493                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    123950493                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data    123950493                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    123950493                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.000222                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.000222                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.000331                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000331                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.350993                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.350993                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.628505                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.628505                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.000246                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.000246                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.000246                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.000246                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 22704.943503                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 22704.943503                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 28819.439815                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 28819.439815                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  5720.754717                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5720.754717                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  5394.052045                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  5394.052045                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 24534.935273                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 24534.935273                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 24534.935273                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 24534.935273                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements           125060                       # number of replacements
system.cpu7.icache.tags.tagsinuse           92.406654                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            9322687                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           125188                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            74.469494                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle      35597783500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    92.406654                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.721927                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.721927                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         19029006                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        19029006                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::cpu7.inst      9322687                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        9322687                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      9322687                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         9322687                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      9322687                       # number of overall hits
system.cpu7.icache.overall_hits::total        9322687                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst       129222                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       129222                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst       129222                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        129222                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst       129222                       # number of overall misses
system.cpu7.icache.overall_misses::total       129222                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst   2195840000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total   2195840000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst   2195840000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total   2195840000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst   2195840000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total   2195840000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      9451909                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      9451909                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      9451909                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      9451909                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      9451909                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      9451909                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.013672                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.013672                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.013672                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.013672                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.013672                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.013672                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 16992.772129                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 16992.772129                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 16992.772129                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 16992.772129                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 16992.772129                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 16992.772129                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    14.333333                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks       125060                       # number of writebacks
system.cpu7.icache.writebacks::total           125060                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst         4034                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         4034                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst         4034                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         4034                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst         4034                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         4034                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst       125188                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total       125188                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst       125188                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total       125188                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst       125188                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total       125188                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst   1899136000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total   1899136000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst   1899136000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total   1899136000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst   1899136000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total   1899136000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.013245                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.013245                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.013245                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.013245                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.013245                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.013245                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 15170.271911                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 15170.271911                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 15170.271911                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 15170.271911                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 15170.271911                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 15170.271911                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     34933                       # number of replacements
system.l2.tags.tagsinuse                   996.151059                       # Cycle average of tags in use
system.l2.tags.total_refs                     3920462                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35957                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    109.031955                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               26647373000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      135.200690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       232.104789                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       161.749236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        19.266531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        25.479973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        20.681937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        32.540686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         6.352171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        28.871010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        50.056753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        45.636428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.inst        30.027505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data        41.447040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst        43.823958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data        35.835235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst        70.245279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data        16.831838                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.132032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.226665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.157958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.018815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.024883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.020197                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.031778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.006203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.028194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.048884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.044567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.inst        0.029324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.040476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.042797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.034995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.068599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.016437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972804                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          219                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15870429                       # Number of tag accesses
system.l2.tags.data_accesses                 15870429                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        44183                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44183                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1366375                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1366375                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data               34                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data               36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu4.data               13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu5.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu6.data               13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu7.data               30                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  170                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data             15                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data             10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data             13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu4.data              9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu5.data             13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data             10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu7.data             16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 93                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              7342                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              1267                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1279                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              1525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data              1511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data              1233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data              1423                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data               814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16394                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst        1153388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst         188605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst         188963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst         189301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu4.inst         185965                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu5.inst         186079                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu6.inst         186468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu7.inst         123683                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2402452                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data         44120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data          4009                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data          4224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data          4382                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu4.data          4259                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu5.data          3997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu6.data          4192                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu7.data          2408                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             71591                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst              1153388                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                51462                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               188605                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                 5276                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               188963                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 5503                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               189301                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 5907                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst               185965                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                 5770                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst               186079                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                 5230                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst               186468                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                 5615                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst               123683                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                 3222                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2490437                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst             1153388                       # number of overall hits
system.l2.overall_hits::cpu0.data               51462                       # number of overall hits
system.l2.overall_hits::cpu1.inst              188605                       # number of overall hits
system.l2.overall_hits::cpu1.data                5276                       # number of overall hits
system.l2.overall_hits::cpu2.inst              188963                       # number of overall hits
system.l2.overall_hits::cpu2.data                5503                       # number of overall hits
system.l2.overall_hits::cpu3.inst              189301                       # number of overall hits
system.l2.overall_hits::cpu3.data                5907                       # number of overall hits
system.l2.overall_hits::cpu4.inst              185965                       # number of overall hits
system.l2.overall_hits::cpu4.data                5770                       # number of overall hits
system.l2.overall_hits::cpu5.inst              186079                       # number of overall hits
system.l2.overall_hits::cpu5.data                5230                       # number of overall hits
system.l2.overall_hits::cpu6.inst              186468                       # number of overall hits
system.l2.overall_hits::cpu6.data                5615                       # number of overall hits
system.l2.overall_hits::cpu7.inst              123683                       # number of overall hits
system.l2.overall_hits::cpu7.data                3222                       # number of overall hits
system.l2.overall_hits::total                 2490437                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data             19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data              8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data              6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu4.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu5.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu6.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu7.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 62                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               35                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             783                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             753                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             971                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             744                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             836                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             493                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6940                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         3565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst         1105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         1204                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst          481                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu4.inst         1736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu5.inst         1242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu6.inst         1242                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu7.inst         1505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12080                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data         1558                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data          798                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data          828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data          717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu4.data          927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu5.data          802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu6.data          919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu7.data          674                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7223                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               3565                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               3123                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               1105                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1581                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               1204                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1581                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                481                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               1688                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst               1736                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data               1671                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst               1242                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data               1638                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst               1242                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data               1714                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst               1505                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data               1167                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26243                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              3565                       # number of overall misses
system.l2.overall_misses::cpu0.data              3123                       # number of overall misses
system.l2.overall_misses::cpu1.inst              1105                       # number of overall misses
system.l2.overall_misses::cpu1.data              1581                       # number of overall misses
system.l2.overall_misses::cpu2.inst              1204                       # number of overall misses
system.l2.overall_misses::cpu2.data              1581                       # number of overall misses
system.l2.overall_misses::cpu3.inst               481                       # number of overall misses
system.l2.overall_misses::cpu3.data              1688                       # number of overall misses
system.l2.overall_misses::cpu4.inst              1736                       # number of overall misses
system.l2.overall_misses::cpu4.data              1671                       # number of overall misses
system.l2.overall_misses::cpu5.inst              1242                       # number of overall misses
system.l2.overall_misses::cpu5.data              1638                       # number of overall misses
system.l2.overall_misses::cpu6.inst              1242                       # number of overall misses
system.l2.overall_misses::cpu6.data              1714                       # number of overall misses
system.l2.overall_misses::cpu7.inst              1505                       # number of overall misses
system.l2.overall_misses::cpu7.data              1167                       # number of overall misses
system.l2.overall_misses::total                 26243                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data       125500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data        94500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data       248000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu4.data        92500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu5.data        63000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       653000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data        63000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        31500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data        63000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu4.data        31500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu5.data        31500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu7.data        31500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       252000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     95716000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     47867500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     46056500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     59288000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     45534500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     51107500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     48646500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     30196000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     424412500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    218391000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst     67789500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst     74146500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst     29399500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu4.inst    106693500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu5.inst     76478500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu6.inst     76736500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu7.inst     91405000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    741040000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data     96183000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data     49139500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data     51023000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data     44056000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu4.data     57025500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu5.data     49303000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu6.data     56455000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu7.data     41231500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    444416500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    218391000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    191899000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     67789500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     97007000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     74146500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     97079500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst     29399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    103344000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst    106693500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data    102560000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst     76478500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data    100410500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst     76736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data    105101500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst     91405000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     71427500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1609869000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    218391000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    191899000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     67789500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     97007000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     74146500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     97079500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst     29399500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    103344000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst    106693500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data    102560000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst     76478500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data    100410500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst     76736500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data    105101500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst     91405000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     71427500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1609869000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        44183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1366375                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1366375                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data           48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu4.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu5.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu6.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu7.data           34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              232                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu4.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            128                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          8907                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          2032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          2496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          2255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data          2069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data          2218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data          1307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             23334                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst      1156953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst       189710                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst       190167                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst       189782                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu4.inst       187701                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu5.inst       187321                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu6.inst       187710                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu7.inst       125188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2414532                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data        45678                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data         4807                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data         5052                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data         5099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu4.data         5186                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu5.data         4799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu6.data         5111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu7.data         3082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         78814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst          1156953                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            54585                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           189710                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data             6857                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           190167                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             7084                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           189782                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             7595                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst           187701                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data             7441                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst           187321                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data             6868                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst           187710                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data             7329                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst           125188                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data             4389                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2516680                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst         1156953                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           54585                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          189710                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data            6857                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          190167                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            7084                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          189782                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            7595                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst          187701                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data            7441                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst          187321                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data            6868                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst          187710                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data            7329                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst          125188                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data            4389                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2516680                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.358491                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.181818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.312500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu4.data     0.235294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu5.data     0.416667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu6.data     0.071429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu7.data     0.117647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.267241                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.444444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.277778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu4.data     0.100000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data     0.187500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu6.data     0.090909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data     0.157895                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.273438                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.175705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.381951                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.370571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.389022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.329933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.404060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.358431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.377200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.297420                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.003081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.005825                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.006331                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.002534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu4.inst     0.009249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu5.inst     0.006630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu6.inst     0.006617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu7.inst     0.012022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005003                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.034108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.166008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.163895                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.140616                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu4.data     0.178750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu5.data     0.167118                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu6.data     0.179808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu7.data     0.218689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.091646                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.003081                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.057214                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.005825                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.230567                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.006331                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.223179                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.002534                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.222251                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.009249                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.224567                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.006630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.238497                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.006617                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.233865                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.012022                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.265892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010428                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.003081                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.057214                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.005825                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.230567                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.006331                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.223179                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.002534                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.222251                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.009249                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.224567                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.006630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.238497                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.006617                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.233865                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.012022                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.265892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010428                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  6605.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data  3687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data        15750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data 16533.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu4.data        23125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu5.data        12600                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10532.258065                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data         5250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data  3937.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data        31500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu4.data        31500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu5.data        10500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu7.data        10500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         7200                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61160.383387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61133.461047                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61164.010624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 61058.702369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 61202.284946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 61133.373206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 61190.566038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 61249.492901                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61154.538905                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 61259.747546                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 61347.963801                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 61583.471761                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 61121.621622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu4.inst 61459.389401                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu5.inst 61576.892110                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu6.inst 61784.621578                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu7.inst 60734.219269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 61344.370861                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61734.916560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 61578.320802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 61621.980676                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 61444.909344                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu4.data 61516.181230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu5.data 61475.062344                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu6.data 61430.903156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu7.data 61174.332344                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61527.966219                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 61259.747546                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61447.006084                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 61347.963801                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61358.001265                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 61583.471761                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61403.858318                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 61121.621622                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 61222.748815                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 61459.389401                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 61376.421305                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 61576.892110                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 61300.671551                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 61784.621578                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 61319.428238                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 60734.219269                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 61206.083976                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61344.701444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 61259.747546                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61447.006084                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 61347.963801                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61358.001265                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 61583.471761                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61403.858318                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 61121.621622                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 61222.748815                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 61459.389401                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 61376.421305                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 61576.892110                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 61300.671551                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 61784.621578                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 61319.428238                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 60734.219269                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 61206.083976                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61344.701444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets               71                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       2                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    35.500000                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 8224                       # number of writebacks
system.l2.writebacks::total                      8224                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst           80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu4.inst           86                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu5.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu6.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu7.inst           65                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           456                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           23                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           14                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu4.data           23                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu5.data           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu6.data           17                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu7.data           22                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          139                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst              80                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              86                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data              23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst              65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data              22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 595                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst             80                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             86                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data             23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst             65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data             22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                595                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         1536                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1536                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu4.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu5.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu6.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu7.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            62                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu4.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu6.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           35                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1565                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          783                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          744                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          836                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          493                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6940                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         3485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst         1029                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         1165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst          441                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu4.inst         1650                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu5.inst         1201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu6.inst         1213                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu7.inst         1440                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11624                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         1535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data          784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data          815                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data          709                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu4.data          904                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu5.data          783                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu6.data          902                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu7.data          652                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7084                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          3485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          3100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst          1029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          1165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          1680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst          1650                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data          1648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.inst          1201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data          1619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst          1213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data          1697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst          1440                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data          1145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             25648                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         3485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         3100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst         1029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         1165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         1680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst         1650                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data         1648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.inst         1201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data         1619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst         1213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data         1697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst         1440                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data         1145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25648                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       407500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data       164000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data       129000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data       315500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu4.data        84000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu5.data       103500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu6.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu7.data        82000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1306000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data       258000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data       171000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data        43000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data       105500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu4.data        21500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data        64500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu6.data        21500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data        64500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       749500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     80066000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     40037001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     38526500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     49578000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     38094500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     42747001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     40696500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     25266000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    355011502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    179667500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst     53673500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst     60615000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst     23149000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu4.inst     85815500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu5.inst     62357500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu6.inst     63058500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu7.inst     73957002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    602293502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data     79586500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data     40540000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data     42156000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data     36550000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu4.data     46872500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu5.data     40505000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu6.data     46581000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu7.data     33664500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    366455500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    179667500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    159652500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst     53673500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     80577001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst     60615000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     80682500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst     23149000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     86128000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst     85815500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     84967000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.inst     62357500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     83252001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst     63058500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     87277500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst     73957002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     58930500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1323760504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    179667500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    159652500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst     53673500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     80577001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst     60615000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     80682500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst     23149000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     86128000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst     85815500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     84967000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.inst     62357500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     83252001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst     63058500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     87277500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst     73957002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     58930500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1323760504                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.358491                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.181818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.312500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu4.data     0.235294                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu5.data     0.416667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu6.data     0.071429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu7.data     0.117647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.267241                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.444444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.277778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu4.data     0.100000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data     0.187500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu6.data     0.090909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data     0.157895                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.273438                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.175705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.381951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.370571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.389022                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.329933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.404060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.358431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.377200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.297420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.003012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.005424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.006126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.002324                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu4.inst     0.008791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu5.inst     0.006411                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu6.inst     0.006462                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu7.inst     0.011503                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004814                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.033605                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.163095                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.161322                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.139047                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu4.data     0.174315                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu5.data     0.163159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu6.data     0.176482                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu7.data     0.211551                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.089883                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.003012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.056792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.005424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.228526                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.006126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.221344                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.002324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.221198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.008791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.221476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.inst     0.006411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.235731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.006462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.231546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.011503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.260879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.010191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.003012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.056792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.005424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.228526                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.006126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.221344                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.002324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.221198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.008791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.221476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.inst     0.006411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.235731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.006462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.231546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.011503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.260879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.010191                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 21447.368421                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 21033.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu4.data        21000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu5.data        20700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu6.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu7.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21064.516129                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        21375                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        21100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu4.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu6.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21414.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51160.383387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51132.823755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51164.010624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 51058.702369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 51202.284946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 51132.776316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 51190.566038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 51249.492901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51154.395101                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51554.519369                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 52160.835763                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 52030.042918                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 52492.063492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu4.inst 52009.393939                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu5.inst 51921.315570                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu6.inst 51985.572960                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu7.inst 51359.029167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51814.650895                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51847.882736                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51709.183673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51725.153374                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 51551.480959                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu4.data 51850.110619                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu5.data 51730.523627                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu6.data 51641.906874                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu7.data 51632.668712                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51730.025409                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51554.519369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51500.806452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 52160.835763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51421.187620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 52030.042918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51455.676020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 52492.063492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 51266.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 52009.393939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 51557.645631                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.inst 51921.315570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 51421.865967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst 51985.572960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 51430.465527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 51359.029167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 51467.685590                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51612.621023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51554.519369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51500.806452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 52160.835763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51421.187620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 52030.042918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51455.676020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 52492.063492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 51266.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 52009.393939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 51557.645631                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.inst 51921.315570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 51421.865967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst 51985.572960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 51430.465527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 51359.029167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 51467.685590                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51612.621023                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         49047                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        27610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18708                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8224                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10665                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              941                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1823                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7025                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18708                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port        73034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  73034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port      2167744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2167744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2753                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             29994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   29994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               29994                       # Request fanout histogram
system.membus.reqLayer0.occupancy            94699849                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          128235000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5042117                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1840277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1759831                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          17693                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        12282                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5411                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  95754347000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2499466                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           23                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        52407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2413510                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           84029                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1110                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1916                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3026                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          297                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          297                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            24290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           24290                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2414536                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        84953                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3470731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       165309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       569002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        22131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       570379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        22347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       569218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        24527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       562975                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        23351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       561835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        21894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       563002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        22688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side       375436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        14330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7559155                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    148081792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      4806592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     24274688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       651776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     24333312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       678464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     24283904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       734016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side     24017536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       724480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     23968896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       655360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side     24018688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       698944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side     16015872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       415552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              318359872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           44995                       # Total snoops (count)
system.tol2bus.snoopTraffic                    999680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2562037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.113729                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.774128                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1459279     56.96%     56.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 413099     16.12%     73.08% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 273582     10.68%     83.76% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 159951      6.24%     90.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  74127      2.89%     92.90% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  62014      2.42%     95.32% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  58128      2.27%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  51312      2.00%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   4213      0.16%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   2514      0.10%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1681      0.07%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1001      0.04%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   549      0.02%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   304      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   168      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   114      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2562037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4978782438                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1736978791                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          83887230                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         285635218                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          12319732                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         286453935                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          12144153                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        285553580                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         13631687                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy        283066882                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         12674093                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy        282351180                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         12096681                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy        282914251                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         12058134                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy        188491030                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          8154236                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
