<img src="banner_github.png" alt="GitHub Banner" width="100%" />

# Hello World!, I'm Amal Antony, a Electronics and Eelctrical Engineer ğŸ‘‹ğŸ¼:
ğŸ›œ currently working on my own PLL layout and design<br>ğŸ‘¨ğŸ¼â€ğŸ“ graduated with Masters in Electrical and Computer Engineering<br>ğŸ“š Proficient in Analog Layout and UVM verification<br>

# ğŸ’» Tech Stack:
![C++](https://img.shields.io/badge/c%23-%23239120.svg?style=for-the-badge&logo=csharp&logoColor=white) ![PowerShell](https://img.shields.io/badge/PowerShell-%235391FE.svg?style=for-the-badge&logo=powershell&logoColor=white) ![Notion](https://img.shields.io/badge/Notion-%23000000.svg?style=for-the-badge&logo=notion&logoColor=white) ![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white) ![Python](https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54) [![SystemVerilog](https://img.shields.io/badge/SystemVerilog-1B1F23?style=for-the-badge&logoColor=ADD8E6)](https://en.wikipedia.org/wiki/SystemVerilog)
[![Magic VLSI](https://img.shields.io/badge/Magic%20VLSI-A020F0?style=for-the-badge&logoColor=white)](http://opencircuitdesign.com/magic/)


### ğŸ” Top Contributed Repo
![](https://github-contributor-stats.vercel.app/api?username=default12318&limit=5&theme=dark&combine_all_yearly_contributions=true)

---
[![](https://visitcount.itsvg.in/api?id=default12318&icon=0&color=0)](https://visitcount.itsvg.in)

<picture>
  <source media="(prefers-color-scheme: dark)" srcset="https://raw.githubusercontent.com/tobiasmeyhoefer/tobiasmeyhoefer/output/github-snake-dark.svg" />
  <source media="(prefers-color-scheme: light)" srcset="https://raw.githubusercontent.com/tobiasmeyhoefer/tobiasmeyhoefer/output/github-snake.svg" />
  <img alt="github-snake" src="https://raw.githubusercontent.com/tobiasmeyhoefer/tobiasmeyhoefer/output/github-snake.svg" />
</picture>






