
ultrasonic sensor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000095e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  0000095e  000009d2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      00000030  00000000  00000000  000009ec  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000a1c  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000100  00000000  00000000  00000a58  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000131f  00000000  00000000  00000b58  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000099a  00000000  00000000  00001e77  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000b95  00000000  00000000  00002811  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000204  00000000  00000000  000033a8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000505  00000000  00000000  000035ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d0a  00000000  00000000  00003ab1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000c0  00000000  00000000  000047bb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 de 00 	jmp	0x1bc	; 0x1bc <__ctors_end>
   4:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
   8:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
   c:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  10:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  14:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  18:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  1c:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  20:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  24:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  28:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  2c:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  30:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  34:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  38:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  3c:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  40:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  44:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  48:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  4c:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  50:	0c 94 f3 00 	jmp	0x1e6	; 0x1e6 <__bad_interrupt>
  54:	01 01       	movw	r0, r2
  56:	1a 01       	movw	r2, r20
  58:	33 01       	movw	r6, r6
  5a:	4c 01       	movw	r8, r24
  5c:	64 01       	movw	r12, r8
  5e:	64 01       	movw	r12, r8
  60:	64 01       	movw	r12, r8
  62:	64 01       	movw	r12, r8
  64:	64 01       	movw	r12, r8
  66:	64 01       	movw	r12, r8
  68:	64 01       	movw	r12, r8
  6a:	64 01       	movw	r12, r8
  6c:	64 01       	movw	r12, r8
  6e:	64 01       	movw	r12, r8
  70:	64 01       	movw	r12, r8
  72:	64 01       	movw	r12, r8
  74:	64 01       	movw	r12, r8
  76:	64 01       	movw	r12, r8
  78:	64 01       	movw	r12, r8
  7a:	64 01       	movw	r12, r8
  7c:	64 01       	movw	r12, r8
  7e:	64 01       	movw	r12, r8
  80:	64 01       	movw	r12, r8
  82:	64 01       	movw	r12, r8
  84:	64 01       	movw	r12, r8
  86:	64 01       	movw	r12, r8
  88:	64 01       	movw	r12, r8
  8a:	64 01       	movw	r12, r8
  8c:	64 01       	movw	r12, r8
  8e:	64 01       	movw	r12, r8
  90:	64 01       	movw	r12, r8
  92:	64 01       	movw	r12, r8
  94:	01 01       	movw	r0, r2
  96:	1a 01       	movw	r2, r20
  98:	33 01       	movw	r6, r6
  9a:	4c 01       	movw	r8, r24
  9c:	71 01       	movw	r14, r2
  9e:	8a 01       	movw	r16, r20
  a0:	a3 01       	movw	r20, r6
  a2:	bc 01       	movw	r22, r24
  a4:	d4 01       	movw	r26, r8
  a6:	d4 01       	movw	r26, r8
  a8:	d4 01       	movw	r26, r8
  aa:	d4 01       	movw	r26, r8
  ac:	d4 01       	movw	r26, r8
  ae:	d4 01       	movw	r26, r8
  b0:	d4 01       	movw	r26, r8
  b2:	d4 01       	movw	r26, r8
  b4:	d4 01       	movw	r26, r8
  b6:	d4 01       	movw	r26, r8
  b8:	d4 01       	movw	r26, r8
  ba:	d4 01       	movw	r26, r8
  bc:	d4 01       	movw	r26, r8
  be:	d4 01       	movw	r26, r8
  c0:	d4 01       	movw	r26, r8
  c2:	d4 01       	movw	r26, r8
  c4:	d4 01       	movw	r26, r8
  c6:	d4 01       	movw	r26, r8
  c8:	d4 01       	movw	r26, r8
  ca:	d4 01       	movw	r26, r8
  cc:	d4 01       	movw	r26, r8
  ce:	d4 01       	movw	r26, r8
  d0:	d4 01       	movw	r26, r8
  d2:	d4 01       	movw	r26, r8
  d4:	d4 01       	movw	r26, r8
  d6:	d4 01       	movw	r26, r8
  d8:	d4 01       	movw	r26, r8
  da:	d4 01       	movw	r26, r8
  dc:	71 01       	movw	r14, r2
  de:	8a 01       	movw	r16, r20
  e0:	a3 01       	movw	r20, r6
  e2:	bc 01       	movw	r22, r24
  e4:	e0 01       	movw	r28, r0
  e6:	e2 01       	movw	r28, r4
  e8:	e4 01       	movw	r28, r8
  ea:	e6 01       	movw	r28, r12
  ec:	e7 01       	movw	r28, r14
  ee:	e7 01       	movw	r28, r14
  f0:	e7 01       	movw	r28, r14
  f2:	e7 01       	movw	r28, r14
  f4:	e7 01       	movw	r28, r14
  f6:	e7 01       	movw	r28, r14
  f8:	e7 01       	movw	r28, r14
  fa:	e7 01       	movw	r28, r14
  fc:	e7 01       	movw	r28, r14
  fe:	e7 01       	movw	r28, r14
 100:	e7 01       	movw	r28, r14
 102:	e7 01       	movw	r28, r14
 104:	e7 01       	movw	r28, r14
 106:	e7 01       	movw	r28, r14
 108:	e7 01       	movw	r28, r14
 10a:	e7 01       	movw	r28, r14
 10c:	e7 01       	movw	r28, r14
 10e:	e7 01       	movw	r28, r14
 110:	e7 01       	movw	r28, r14
 112:	e7 01       	movw	r28, r14
 114:	e7 01       	movw	r28, r14
 116:	e7 01       	movw	r28, r14
 118:	e7 01       	movw	r28, r14
 11a:	e7 01       	movw	r28, r14
 11c:	e7 01       	movw	r28, r14
 11e:	e7 01       	movw	r28, r14
 120:	e7 01       	movw	r28, r14
 122:	e7 01       	movw	r28, r14
 124:	e0 01       	movw	r28, r0
 126:	e2 01       	movw	r28, r4
 128:	e4 01       	movw	r28, r8
 12a:	e6 01       	movw	r28, r12
 12c:	fc 01       	movw	r30, r24
 12e:	0c 02       	muls	r16, r28
 130:	1c 02       	muls	r17, r28
 132:	2c 02       	muls	r18, r28
 134:	76 02       	muls	r23, r22
 136:	76 02       	muls	r23, r22
 138:	76 02       	muls	r23, r22
 13a:	76 02       	muls	r23, r22
 13c:	76 02       	muls	r23, r22
 13e:	76 02       	muls	r23, r22
 140:	76 02       	muls	r23, r22
 142:	76 02       	muls	r23, r22
 144:	76 02       	muls	r23, r22
 146:	76 02       	muls	r23, r22
 148:	76 02       	muls	r23, r22
 14a:	76 02       	muls	r23, r22
 14c:	76 02       	muls	r23, r22
 14e:	76 02       	muls	r23, r22
 150:	76 02       	muls	r23, r22
 152:	76 02       	muls	r23, r22
 154:	76 02       	muls	r23, r22
 156:	76 02       	muls	r23, r22
 158:	76 02       	muls	r23, r22
 15a:	76 02       	muls	r23, r22
 15c:	76 02       	muls	r23, r22
 15e:	76 02       	muls	r23, r22
 160:	76 02       	muls	r23, r22
 162:	76 02       	muls	r23, r22
 164:	76 02       	muls	r23, r22
 166:	76 02       	muls	r23, r22
 168:	76 02       	muls	r23, r22
 16a:	76 02       	muls	r23, r22
 16c:	fc 01       	movw	r30, r24
 16e:	0c 02       	muls	r16, r28
 170:	1c 02       	muls	r17, r28
 172:	2c 02       	muls	r18, r28
 174:	47 02       	muls	r20, r23
 176:	53 02       	muls	r21, r19
 178:	5f 02       	muls	r21, r31
 17a:	6b 02       	muls	r22, r27
 17c:	76 02       	muls	r23, r22
 17e:	76 02       	muls	r23, r22
 180:	76 02       	muls	r23, r22
 182:	76 02       	muls	r23, r22
 184:	76 02       	muls	r23, r22
 186:	76 02       	muls	r23, r22
 188:	76 02       	muls	r23, r22
 18a:	76 02       	muls	r23, r22
 18c:	76 02       	muls	r23, r22
 18e:	76 02       	muls	r23, r22
 190:	76 02       	muls	r23, r22
 192:	76 02       	muls	r23, r22
 194:	76 02       	muls	r23, r22
 196:	76 02       	muls	r23, r22
 198:	76 02       	muls	r23, r22
 19a:	76 02       	muls	r23, r22
 19c:	76 02       	muls	r23, r22
 19e:	76 02       	muls	r23, r22
 1a0:	76 02       	muls	r23, r22
 1a2:	76 02       	muls	r23, r22
 1a4:	76 02       	muls	r23, r22
 1a6:	76 02       	muls	r23, r22
 1a8:	76 02       	muls	r23, r22
 1aa:	76 02       	muls	r23, r22
 1ac:	76 02       	muls	r23, r22
 1ae:	76 02       	muls	r23, r22
 1b0:	76 02       	muls	r23, r22
 1b2:	76 02       	muls	r23, r22
 1b4:	47 02       	muls	r20, r23
 1b6:	53 02       	muls	r21, r19
 1b8:	5f 02       	muls	r21, r31
 1ba:	6b 02       	muls	r22, r27

000001bc <__ctors_end>:
 1bc:	11 24       	eor	r1, r1
 1be:	1f be       	out	0x3f, r1	; 63
 1c0:	cf e5       	ldi	r28, 0x5F	; 95
 1c2:	d8 e0       	ldi	r29, 0x08	; 8
 1c4:	de bf       	out	0x3e, r29	; 62
 1c6:	cd bf       	out	0x3d, r28	; 61

000001c8 <__do_copy_data>:
 1c8:	10 e0       	ldi	r17, 0x00	; 0
 1ca:	a0 e6       	ldi	r26, 0x60	; 96
 1cc:	b0 e0       	ldi	r27, 0x00	; 0
 1ce:	ee e5       	ldi	r30, 0x5E	; 94
 1d0:	f9 e0       	ldi	r31, 0x09	; 9
 1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x10>
 1d4:	05 90       	lpm	r0, Z+
 1d6:	0d 92       	st	X+, r0
 1d8:	aa 37       	cpi	r26, 0x7A	; 122
 1da:	b1 07       	cpc	r27, r17
 1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0xc>
 1de:	0e 94 c4 03 	call	0x788	; 0x788 <main>
 1e2:	0c 94 ad 04 	jmp	0x95a	; 0x95a <_exit>

000001e6 <__bad_interrupt>:
 1e6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001ea <DIO_vsetbitdir>:
		case 'D':
		case 'd':	data=PIND;
		break;
	}
	return data;
}
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	fc 01       	movw	r30, r24
 1ee:	e1 54       	subi	r30, 0x41	; 65
 1f0:	f1 09       	sbc	r31, r1
 1f2:	e4 32       	cpi	r30, 0x24	; 36
 1f4:	f1 05       	cpc	r31, r1
 1f6:	08 f0       	brcs	.+2      	; 0x1fa <DIO_vsetbitdir+0x10>
 1f8:	67 c0       	rjmp	.+206    	; 0x2c8 <DIO_vsetbitdir+0xde>
 1fa:	e6 5d       	subi	r30, 0xD6	; 214
 1fc:	ff 4f       	sbci	r31, 0xFF	; 255
 1fe:	0c 94 98 04 	jmp	0x930	; 0x930 <__tablejump2__>
 202:	41 11       	cpse	r20, r1
 204:	0c c0       	rjmp	.+24     	; 0x21e <DIO_vsetbitdir+0x34>
 206:	2a b3       	in	r18, 0x1a	; 26
 208:	81 e0       	ldi	r24, 0x01	; 1
 20a:	90 e0       	ldi	r25, 0x00	; 0
 20c:	02 c0       	rjmp	.+4      	; 0x212 <DIO_vsetbitdir+0x28>
 20e:	88 0f       	add	r24, r24
 210:	99 1f       	adc	r25, r25
 212:	6a 95       	dec	r22
 214:	e2 f7       	brpl	.-8      	; 0x20e <DIO_vsetbitdir+0x24>
 216:	80 95       	com	r24
 218:	82 23       	and	r24, r18
 21a:	8a bb       	out	0x1a, r24	; 26
 21c:	08 95       	ret
 21e:	2a b3       	in	r18, 0x1a	; 26
 220:	81 e0       	ldi	r24, 0x01	; 1
 222:	90 e0       	ldi	r25, 0x00	; 0
 224:	02 c0       	rjmp	.+4      	; 0x22a <DIO_vsetbitdir+0x40>
 226:	88 0f       	add	r24, r24
 228:	99 1f       	adc	r25, r25
 22a:	6a 95       	dec	r22
 22c:	e2 f7       	brpl	.-8      	; 0x226 <DIO_vsetbitdir+0x3c>
 22e:	82 2b       	or	r24, r18
 230:	8a bb       	out	0x1a, r24	; 26
 232:	08 95       	ret
 234:	41 11       	cpse	r20, r1
 236:	0c c0       	rjmp	.+24     	; 0x250 <DIO_vsetbitdir+0x66>
 238:	27 b3       	in	r18, 0x17	; 23
 23a:	81 e0       	ldi	r24, 0x01	; 1
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	02 c0       	rjmp	.+4      	; 0x244 <DIO_vsetbitdir+0x5a>
 240:	88 0f       	add	r24, r24
 242:	99 1f       	adc	r25, r25
 244:	6a 95       	dec	r22
 246:	e2 f7       	brpl	.-8      	; 0x240 <DIO_vsetbitdir+0x56>
 248:	80 95       	com	r24
 24a:	82 23       	and	r24, r18
 24c:	87 bb       	out	0x17, r24	; 23
 24e:	08 95       	ret
 250:	27 b3       	in	r18, 0x17	; 23
 252:	81 e0       	ldi	r24, 0x01	; 1
 254:	90 e0       	ldi	r25, 0x00	; 0
 256:	02 c0       	rjmp	.+4      	; 0x25c <DIO_vsetbitdir+0x72>
 258:	88 0f       	add	r24, r24
 25a:	99 1f       	adc	r25, r25
 25c:	6a 95       	dec	r22
 25e:	e2 f7       	brpl	.-8      	; 0x258 <DIO_vsetbitdir+0x6e>
 260:	82 2b       	or	r24, r18
 262:	87 bb       	out	0x17, r24	; 23
 264:	08 95       	ret
 266:	41 11       	cpse	r20, r1
 268:	0c c0       	rjmp	.+24     	; 0x282 <DIO_vsetbitdir+0x98>
 26a:	24 b3       	in	r18, 0x14	; 20
 26c:	81 e0       	ldi	r24, 0x01	; 1
 26e:	90 e0       	ldi	r25, 0x00	; 0
 270:	02 c0       	rjmp	.+4      	; 0x276 <DIO_vsetbitdir+0x8c>
 272:	88 0f       	add	r24, r24
 274:	99 1f       	adc	r25, r25
 276:	6a 95       	dec	r22
 278:	e2 f7       	brpl	.-8      	; 0x272 <DIO_vsetbitdir+0x88>
 27a:	80 95       	com	r24
 27c:	82 23       	and	r24, r18
 27e:	84 bb       	out	0x14, r24	; 20
 280:	08 95       	ret
 282:	24 b3       	in	r18, 0x14	; 20
 284:	81 e0       	ldi	r24, 0x01	; 1
 286:	90 e0       	ldi	r25, 0x00	; 0
 288:	02 c0       	rjmp	.+4      	; 0x28e <DIO_vsetbitdir+0xa4>
 28a:	88 0f       	add	r24, r24
 28c:	99 1f       	adc	r25, r25
 28e:	6a 95       	dec	r22
 290:	e2 f7       	brpl	.-8      	; 0x28a <DIO_vsetbitdir+0xa0>
 292:	82 2b       	or	r24, r18
 294:	84 bb       	out	0x14, r24	; 20
 296:	08 95       	ret
 298:	41 11       	cpse	r20, r1
 29a:	0c c0       	rjmp	.+24     	; 0x2b4 <DIO_vsetbitdir+0xca>
 29c:	21 b3       	in	r18, 0x11	; 17
 29e:	81 e0       	ldi	r24, 0x01	; 1
 2a0:	90 e0       	ldi	r25, 0x00	; 0
 2a2:	02 c0       	rjmp	.+4      	; 0x2a8 <DIO_vsetbitdir+0xbe>
 2a4:	88 0f       	add	r24, r24
 2a6:	99 1f       	adc	r25, r25
 2a8:	6a 95       	dec	r22
 2aa:	e2 f7       	brpl	.-8      	; 0x2a4 <DIO_vsetbitdir+0xba>
 2ac:	80 95       	com	r24
 2ae:	82 23       	and	r24, r18
 2b0:	81 bb       	out	0x11, r24	; 17
 2b2:	08 95       	ret
 2b4:	21 b3       	in	r18, 0x11	; 17
 2b6:	81 e0       	ldi	r24, 0x01	; 1
 2b8:	90 e0       	ldi	r25, 0x00	; 0
 2ba:	02 c0       	rjmp	.+4      	; 0x2c0 <DIO_vsetbitdir+0xd6>
 2bc:	88 0f       	add	r24, r24
 2be:	99 1f       	adc	r25, r25
 2c0:	6a 95       	dec	r22
 2c2:	e2 f7       	brpl	.-8      	; 0x2bc <DIO_vsetbitdir+0xd2>
 2c4:	82 2b       	or	r24, r18
 2c6:	81 bb       	out	0x11, r24	; 17
 2c8:	08 95       	ret

000002ca <DIO_vpinwrite>:
 2ca:	90 e0       	ldi	r25, 0x00	; 0
 2cc:	fc 01       	movw	r30, r24
 2ce:	e1 54       	subi	r30, 0x41	; 65
 2d0:	f1 09       	sbc	r31, r1
 2d2:	e4 32       	cpi	r30, 0x24	; 36
 2d4:	f1 05       	cpc	r31, r1
 2d6:	08 f0       	brcs	.+2      	; 0x2da <DIO_vpinwrite+0x10>
 2d8:	67 c0       	rjmp	.+206    	; 0x3a8 <DIO_vpinwrite+0xde>
 2da:	e2 5b       	subi	r30, 0xB2	; 178
 2dc:	ff 4f       	sbci	r31, 0xFF	; 255
 2de:	0c 94 98 04 	jmp	0x930	; 0x930 <__tablejump2__>
 2e2:	41 11       	cpse	r20, r1
 2e4:	0c c0       	rjmp	.+24     	; 0x2fe <DIO_vpinwrite+0x34>
 2e6:	2b b3       	in	r18, 0x1b	; 27
 2e8:	81 e0       	ldi	r24, 0x01	; 1
 2ea:	90 e0       	ldi	r25, 0x00	; 0
 2ec:	02 c0       	rjmp	.+4      	; 0x2f2 <DIO_vpinwrite+0x28>
 2ee:	88 0f       	add	r24, r24
 2f0:	99 1f       	adc	r25, r25
 2f2:	6a 95       	dec	r22
 2f4:	e2 f7       	brpl	.-8      	; 0x2ee <DIO_vpinwrite+0x24>
 2f6:	80 95       	com	r24
 2f8:	82 23       	and	r24, r18
 2fa:	8b bb       	out	0x1b, r24	; 27
 2fc:	08 95       	ret
 2fe:	2b b3       	in	r18, 0x1b	; 27
 300:	81 e0       	ldi	r24, 0x01	; 1
 302:	90 e0       	ldi	r25, 0x00	; 0
 304:	02 c0       	rjmp	.+4      	; 0x30a <DIO_vpinwrite+0x40>
 306:	88 0f       	add	r24, r24
 308:	99 1f       	adc	r25, r25
 30a:	6a 95       	dec	r22
 30c:	e2 f7       	brpl	.-8      	; 0x306 <DIO_vpinwrite+0x3c>
 30e:	82 2b       	or	r24, r18
 310:	8b bb       	out	0x1b, r24	; 27
 312:	08 95       	ret
 314:	41 11       	cpse	r20, r1
 316:	0c c0       	rjmp	.+24     	; 0x330 <DIO_vpinwrite+0x66>
 318:	28 b3       	in	r18, 0x18	; 24
 31a:	81 e0       	ldi	r24, 0x01	; 1
 31c:	90 e0       	ldi	r25, 0x00	; 0
 31e:	02 c0       	rjmp	.+4      	; 0x324 <DIO_vpinwrite+0x5a>
 320:	88 0f       	add	r24, r24
 322:	99 1f       	adc	r25, r25
 324:	6a 95       	dec	r22
 326:	e2 f7       	brpl	.-8      	; 0x320 <DIO_vpinwrite+0x56>
 328:	80 95       	com	r24
 32a:	82 23       	and	r24, r18
 32c:	88 bb       	out	0x18, r24	; 24
 32e:	08 95       	ret
 330:	28 b3       	in	r18, 0x18	; 24
 332:	81 e0       	ldi	r24, 0x01	; 1
 334:	90 e0       	ldi	r25, 0x00	; 0
 336:	02 c0       	rjmp	.+4      	; 0x33c <DIO_vpinwrite+0x72>
 338:	88 0f       	add	r24, r24
 33a:	99 1f       	adc	r25, r25
 33c:	6a 95       	dec	r22
 33e:	e2 f7       	brpl	.-8      	; 0x338 <DIO_vpinwrite+0x6e>
 340:	82 2b       	or	r24, r18
 342:	88 bb       	out	0x18, r24	; 24
 344:	08 95       	ret
 346:	41 11       	cpse	r20, r1
 348:	0c c0       	rjmp	.+24     	; 0x362 <DIO_vpinwrite+0x98>
 34a:	25 b3       	in	r18, 0x15	; 21
 34c:	81 e0       	ldi	r24, 0x01	; 1
 34e:	90 e0       	ldi	r25, 0x00	; 0
 350:	02 c0       	rjmp	.+4      	; 0x356 <DIO_vpinwrite+0x8c>
 352:	88 0f       	add	r24, r24
 354:	99 1f       	adc	r25, r25
 356:	6a 95       	dec	r22
 358:	e2 f7       	brpl	.-8      	; 0x352 <DIO_vpinwrite+0x88>
 35a:	80 95       	com	r24
 35c:	82 23       	and	r24, r18
 35e:	85 bb       	out	0x15, r24	; 21
 360:	08 95       	ret
 362:	25 b3       	in	r18, 0x15	; 21
 364:	81 e0       	ldi	r24, 0x01	; 1
 366:	90 e0       	ldi	r25, 0x00	; 0
 368:	02 c0       	rjmp	.+4      	; 0x36e <DIO_vpinwrite+0xa4>
 36a:	88 0f       	add	r24, r24
 36c:	99 1f       	adc	r25, r25
 36e:	6a 95       	dec	r22
 370:	e2 f7       	brpl	.-8      	; 0x36a <DIO_vpinwrite+0xa0>
 372:	82 2b       	or	r24, r18
 374:	85 bb       	out	0x15, r24	; 21
 376:	08 95       	ret
 378:	41 11       	cpse	r20, r1
 37a:	0c c0       	rjmp	.+24     	; 0x394 <DIO_vpinwrite+0xca>
 37c:	22 b3       	in	r18, 0x12	; 18
 37e:	81 e0       	ldi	r24, 0x01	; 1
 380:	90 e0       	ldi	r25, 0x00	; 0
 382:	02 c0       	rjmp	.+4      	; 0x388 <DIO_vpinwrite+0xbe>
 384:	88 0f       	add	r24, r24
 386:	99 1f       	adc	r25, r25
 388:	6a 95       	dec	r22
 38a:	e2 f7       	brpl	.-8      	; 0x384 <DIO_vpinwrite+0xba>
 38c:	80 95       	com	r24
 38e:	82 23       	and	r24, r18
 390:	82 bb       	out	0x12, r24	; 18
 392:	08 95       	ret
 394:	22 b3       	in	r18, 0x12	; 18
 396:	81 e0       	ldi	r24, 0x01	; 1
 398:	90 e0       	ldi	r25, 0x00	; 0
 39a:	02 c0       	rjmp	.+4      	; 0x3a0 <DIO_vpinwrite+0xd6>
 39c:	88 0f       	add	r24, r24
 39e:	99 1f       	adc	r25, r25
 3a0:	6a 95       	dec	r22
 3a2:	e2 f7       	brpl	.-8      	; 0x39c <DIO_vpinwrite+0xd2>
 3a4:	82 2b       	or	r24, r18
 3a6:	82 bb       	out	0x12, r24	; 18
 3a8:	08 95       	ret

000003aa <DIO_vportwrite>:
 3aa:	90 e0       	ldi	r25, 0x00	; 0
 3ac:	fc 01       	movw	r30, r24
 3ae:	e1 54       	subi	r30, 0x41	; 65
 3b0:	f1 09       	sbc	r31, r1
 3b2:	e4 32       	cpi	r30, 0x24	; 36
 3b4:	f1 05       	cpc	r31, r1
 3b6:	58 f4       	brcc	.+22     	; 0x3ce <DIO_vportwrite+0x24>
 3b8:	ee 58       	subi	r30, 0x8E	; 142
 3ba:	ff 4f       	sbci	r31, 0xFF	; 255
 3bc:	0c 94 98 04 	jmp	0x930	; 0x930 <__tablejump2__>
 3c0:	6b bb       	out	0x1b, r22	; 27
 3c2:	08 95       	ret
 3c4:	68 bb       	out	0x18, r22	; 24
 3c6:	08 95       	ret
 3c8:	65 bb       	out	0x15, r22	; 21
 3ca:	08 95       	ret
 3cc:	62 bb       	out	0x12, r22	; 18
 3ce:	08 95       	ret

000003d0 <Pullup_enable>:

void Pullup_enable(char port, char pin, char enable)
{	//your pin is an input
 3d0:	e8 2f       	mov	r30, r24
	if (enable)
 3d2:	44 23       	and	r20, r20
 3d4:	09 f4       	brne	.+2      	; 0x3d8 <Pullup_enable+0x8>
 3d6:	50 c0       	rjmp	.+160    	; 0x478 <__EEPROM_REGION_LENGTH__+0x78>
	{
		CLR_BIT(SFIOR,2);//Clears PUDisable bit for all
 3d8:	80 b7       	in	r24, 0x30	; 48
 3da:	8b 7f       	andi	r24, 0xFB	; 251
 3dc:	80 bf       	out	0x30, r24	; 48
		switch (port)
 3de:	8e 2f       	mov	r24, r30
 3e0:	90 e0       	ldi	r25, 0x00	; 0
 3e2:	fc 01       	movw	r30, r24
 3e4:	e1 54       	subi	r30, 0x41	; 65
 3e6:	f1 09       	sbc	r31, r1
 3e8:	e4 32       	cpi	r30, 0x24	; 36
 3ea:	f1 05       	cpc	r31, r1
 3ec:	08 f0       	brcs	.+2      	; 0x3f0 <Pullup_enable+0x20>
 3ee:	7e c0       	rjmp	.+252    	; 0x4ec <__EEPROM_REGION_LENGTH__+0xec>
 3f0:	ea 56       	subi	r30, 0x6A	; 106
 3f2:	ff 4f       	sbci	r31, 0xFF	; 255
 3f4:	0c 94 98 04 	jmp	0x930	; 0x930 <__tablejump2__>
		{
			case 'A':
			case 'a':	CLR_BIT(DDRA,pin);//make sure the pin is input
 3f8:	2a b3       	in	r18, 0x1a	; 26
 3fa:	81 e0       	ldi	r24, 0x01	; 1
 3fc:	90 e0       	ldi	r25, 0x00	; 0
 3fe:	02 c0       	rjmp	.+4      	; 0x404 <__EEPROM_REGION_LENGTH__+0x4>
 400:	88 0f       	add	r24, r24
 402:	99 1f       	adc	r25, r25
 404:	6a 95       	dec	r22
 406:	e2 f7       	brpl	.-8      	; 0x400 <__EEPROM_REGION_LENGTH__>
 408:	98 2f       	mov	r25, r24
 40a:	90 95       	com	r25
 40c:	92 23       	and	r25, r18
 40e:	9a bb       	out	0x1a, r25	; 26
			SET_BIT(PORTA,pin);//set your port pin to enable PU for that specific pin
 410:	9b b3       	in	r25, 0x1b	; 27
 412:	89 2b       	or	r24, r25
 414:	8b bb       	out	0x1b, r24	; 27
			break;
 416:	08 95       	ret
			
			case 'B':
			case 'b':	CLR_BIT(DDRB,pin);//make sure the pin is input
 418:	27 b3       	in	r18, 0x17	; 23
 41a:	81 e0       	ldi	r24, 0x01	; 1
 41c:	90 e0       	ldi	r25, 0x00	; 0
 41e:	02 c0       	rjmp	.+4      	; 0x424 <__EEPROM_REGION_LENGTH__+0x24>
 420:	88 0f       	add	r24, r24
 422:	99 1f       	adc	r25, r25
 424:	6a 95       	dec	r22
 426:	e2 f7       	brpl	.-8      	; 0x420 <__EEPROM_REGION_LENGTH__+0x20>
 428:	98 2f       	mov	r25, r24
 42a:	90 95       	com	r25
 42c:	92 23       	and	r25, r18
 42e:	97 bb       	out	0x17, r25	; 23
			SET_BIT(PORTB,pin);//set your port pin to enable PU for that specific pin
 430:	98 b3       	in	r25, 0x18	; 24
 432:	89 2b       	or	r24, r25
 434:	88 bb       	out	0x18, r24	; 24
			break;
 436:	08 95       	ret
			
			case 'C':
			case 'c':	CLR_BIT(DDRC,pin);//make sure the pin is input
 438:	24 b3       	in	r18, 0x14	; 20
 43a:	81 e0       	ldi	r24, 0x01	; 1
 43c:	90 e0       	ldi	r25, 0x00	; 0
 43e:	02 c0       	rjmp	.+4      	; 0x444 <__EEPROM_REGION_LENGTH__+0x44>
 440:	88 0f       	add	r24, r24
 442:	99 1f       	adc	r25, r25
 444:	6a 95       	dec	r22
 446:	e2 f7       	brpl	.-8      	; 0x440 <__EEPROM_REGION_LENGTH__+0x40>
 448:	98 2f       	mov	r25, r24
 44a:	90 95       	com	r25
 44c:	92 23       	and	r25, r18
 44e:	94 bb       	out	0x14, r25	; 20
			SET_BIT(PORTC,pin);//set your port pin to enable PU for that specific pin
 450:	95 b3       	in	r25, 0x15	; 21
 452:	89 2b       	or	r24, r25
 454:	85 bb       	out	0x15, r24	; 21
			break;
 456:	08 95       	ret
			case 'D':
			case 'd':	CLR_BIT(DDRD,pin);//make sure the pin is input
 458:	21 b3       	in	r18, 0x11	; 17
 45a:	81 e0       	ldi	r24, 0x01	; 1
 45c:	90 e0       	ldi	r25, 0x00	; 0
 45e:	02 c0       	rjmp	.+4      	; 0x464 <__EEPROM_REGION_LENGTH__+0x64>
 460:	88 0f       	add	r24, r24
 462:	99 1f       	adc	r25, r25
 464:	6a 95       	dec	r22
 466:	e2 f7       	brpl	.-8      	; 0x460 <__EEPROM_REGION_LENGTH__+0x60>
 468:	98 2f       	mov	r25, r24
 46a:	90 95       	com	r25
 46c:	92 23       	and	r25, r18
 46e:	91 bb       	out	0x11, r25	; 17
			SET_BIT(PORTD,pin);//set your port pin to enable PU for that specific pin
 470:	92 b3       	in	r25, 0x12	; 18
 472:	89 2b       	or	r24, r25
 474:	82 bb       	out	0x12, r24	; 18
			break;
 476:	08 95       	ret
			break;
		}
	}
	else
	{
		switch (port)
 478:	90 e0       	ldi	r25, 0x00	; 0
 47a:	fc 01       	movw	r30, r24
 47c:	e1 54       	subi	r30, 0x41	; 65
 47e:	f1 09       	sbc	r31, r1
 480:	e4 32       	cpi	r30, 0x24	; 36
 482:	f1 05       	cpc	r31, r1
 484:	98 f5       	brcc	.+102    	; 0x4ec <__EEPROM_REGION_LENGTH__+0xec>
 486:	e6 54       	subi	r30, 0x46	; 70
 488:	ff 4f       	sbci	r31, 0xFF	; 255
 48a:	0c 94 98 04 	jmp	0x930	; 0x930 <__tablejump2__>
		{
			case 'A':
			case 'a':	CLR_BIT(PORTA,pin);// disable PU for that specific bit only
 48e:	2b b3       	in	r18, 0x1b	; 27
 490:	81 e0       	ldi	r24, 0x01	; 1
 492:	90 e0       	ldi	r25, 0x00	; 0
 494:	02 c0       	rjmp	.+4      	; 0x49a <__EEPROM_REGION_LENGTH__+0x9a>
 496:	88 0f       	add	r24, r24
 498:	99 1f       	adc	r25, r25
 49a:	6a 95       	dec	r22
 49c:	e2 f7       	brpl	.-8      	; 0x496 <__EEPROM_REGION_LENGTH__+0x96>
 49e:	80 95       	com	r24
 4a0:	82 23       	and	r24, r18
 4a2:	8b bb       	out	0x1b, r24	; 27
			break;
 4a4:	08 95       	ret
			
			case 'B':
			case 'b':	CLR_BIT(PORTB,pin);// disable PU for that specific bit only
 4a6:	28 b3       	in	r18, 0x18	; 24
 4a8:	81 e0       	ldi	r24, 0x01	; 1
 4aa:	90 e0       	ldi	r25, 0x00	; 0
 4ac:	02 c0       	rjmp	.+4      	; 0x4b2 <__EEPROM_REGION_LENGTH__+0xb2>
 4ae:	88 0f       	add	r24, r24
 4b0:	99 1f       	adc	r25, r25
 4b2:	6a 95       	dec	r22
 4b4:	e2 f7       	brpl	.-8      	; 0x4ae <__EEPROM_REGION_LENGTH__+0xae>
 4b6:	80 95       	com	r24
 4b8:	82 23       	and	r24, r18
 4ba:	88 bb       	out	0x18, r24	; 24
			break;
 4bc:	08 95       	ret
			
			case 'C':
			case 'c':	CLR_BIT(PORTC,pin);// disable PU for that specific bit only
 4be:	25 b3       	in	r18, 0x15	; 21
 4c0:	81 e0       	ldi	r24, 0x01	; 1
 4c2:	90 e0       	ldi	r25, 0x00	; 0
 4c4:	02 c0       	rjmp	.+4      	; 0x4ca <__EEPROM_REGION_LENGTH__+0xca>
 4c6:	88 0f       	add	r24, r24
 4c8:	99 1f       	adc	r25, r25
 4ca:	6a 95       	dec	r22
 4cc:	e2 f7       	brpl	.-8      	; 0x4c6 <__EEPROM_REGION_LENGTH__+0xc6>
 4ce:	80 95       	com	r24
 4d0:	82 23       	and	r24, r18
 4d2:	85 bb       	out	0x15, r24	; 21
			break;
 4d4:	08 95       	ret
			case 'D':
			case 'd':	CLR_BIT(PORTD,pin);// disable PU for that specific bit only
 4d6:	22 b3       	in	r18, 0x12	; 18
 4d8:	81 e0       	ldi	r24, 0x01	; 1
 4da:	90 e0       	ldi	r25, 0x00	; 0
 4dc:	02 c0       	rjmp	.+4      	; 0x4e2 <__EEPROM_REGION_LENGTH__+0xe2>
 4de:	88 0f       	add	r24, r24
 4e0:	99 1f       	adc	r25, r25
 4e2:	6a 95       	dec	r22
 4e4:	e2 f7       	brpl	.-8      	; 0x4de <__EEPROM_REGION_LENGTH__+0xde>
 4e6:	80 95       	com	r24
 4e8:	82 23       	and	r24, r18
 4ea:	82 bb       	out	0x12, r24	; 18
 4ec:	08 95       	ret

000004ee <LCD_enable>:
	_delay_ms(1);
	LCD_vsend_command(CLEAR);
}
static void LCD_enable()
{	//you can enable lcd by sending a pulse of length 1-5msec
	DIO_vpinwrite(port2,E,1);
 4ee:	41 e0       	ldi	r20, 0x01	; 1
 4f0:	62 e0       	ldi	r22, 0x02	; 2
 4f2:	81 e4       	ldi	r24, 0x41	; 65
 4f4:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_vpinwrite>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 4f8:	8f e9       	ldi	r24, 0x9F	; 159
 4fa:	9f e0       	ldi	r25, 0x0F	; 15
 4fc:	01 97       	sbiw	r24, 0x01	; 1
 4fe:	f1 f7       	brne	.-4      	; 0x4fc <LCD_enable+0xe>
 500:	00 c0       	rjmp	.+0      	; 0x502 <LCD_enable+0x14>
 502:	00 00       	nop
	_delay_ms(2);
	DIO_vpinwrite(port2,E,0);
 504:	40 e0       	ldi	r20, 0x00	; 0
 506:	62 e0       	ldi	r22, 0x02	; 2
 508:	81 e4       	ldi	r24, 0x41	; 65
 50a:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_vpinwrite>
 50e:	8f e9       	ldi	r24, 0x9F	; 159
 510:	9f e0       	ldi	r25, 0x0F	; 15
 512:	01 97       	sbiw	r24, 0x01	; 1
 514:	f1 f7       	brne	.-4      	; 0x512 <LCD_enable+0x24>
 516:	00 c0       	rjmp	.+0      	; 0x518 <LCD_enable+0x2a>
 518:	00 00       	nop
 51a:	08 95       	ret

0000051c <LCD_vsend_char>:
	_delay_ms(2);
}


void LCD_vsend_char(char data)
{	
 51c:	cf 93       	push	r28
 51e:	c8 2f       	mov	r28, r24
	DIO_vportwrite(portd,data);
	DIO_vpinwrite(port2,RS,1);
	LCD_enable();
	
	#elif defined four_mode
	char dataH=((data>>4)&(0x07))|(((data>>4)&(0x08))<<1);
 520:	68 2f       	mov	r22, r24
 522:	62 95       	swap	r22
 524:	6f 70       	andi	r22, 0x0F	; 15
 526:	96 2f       	mov	r25, r22
 528:	98 70       	andi	r25, 0x08	; 8
 52a:	89 2f       	mov	r24, r25
 52c:	90 e0       	ldi	r25, 0x00	; 0
 52e:	88 0f       	add	r24, r24
 530:	99 1f       	adc	r25, r25
 532:	67 70       	andi	r22, 0x07	; 7
 534:	68 2b       	or	r22, r24
	//write_high_nibble(portd,data>>4);
	DIO_vportwrite(portd,dataH);
 536:	82 e4       	ldi	r24, 0x42	; 66
 538:	0e 94 d5 01 	call	0x3aa	; 0x3aa <DIO_vportwrite>
	DIO_vpinwrite(port2,RS,1);
 53c:	41 e0       	ldi	r20, 0x01	; 1
 53e:	63 e0       	ldi	r22, 0x03	; 3
 540:	81 e4       	ldi	r24, 0x41	; 65
 542:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_vpinwrite>
	LCD_enable();
 546:	0e 94 77 02 	call	0x4ee	; 0x4ee <LCD_enable>
	char dataL=((data)&(0x07))|(((data)&(0x08))<<1);
 54a:	2c 2f       	mov	r18, r28
 54c:	28 70       	andi	r18, 0x08	; 8
 54e:	30 e0       	ldi	r19, 0x00	; 0
 550:	22 0f       	add	r18, r18
 552:	33 1f       	adc	r19, r19
 554:	6c 2f       	mov	r22, r28
 556:	67 70       	andi	r22, 0x07	; 7
 558:	62 2b       	or	r22, r18
	DIO_vportwrite(portd,dataL);
 55a:	82 e4       	ldi	r24, 0x42	; 66
 55c:	0e 94 d5 01 	call	0x3aa	; 0x3aa <DIO_vportwrite>
	//write_high_nibble(portd,data);
	DIO_vpinwrite(port2,RS,1);
 560:	41 e0       	ldi	r20, 0x01	; 1
 562:	63 e0       	ldi	r22, 0x03	; 3
 564:	81 e4       	ldi	r24, 0x41	; 65
 566:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_vpinwrite>
	LCD_enable();
 56a:	0e 94 77 02 	call	0x4ee	; 0x4ee <LCD_enable>
	#endif
}
 56e:	cf 91       	pop	r28
 570:	08 95       	ret

00000572 <LCD_vsend_command>:
void LCD_vsend_command(char cmd)
{
 572:	cf 93       	push	r28
 574:	c8 2f       	mov	r28, r24
	DIO_vportwrite(portd,cmd);
	DIO_vpinwrite(port2,RS,0);
	LCD_enable();
	
	#elif defined four_mode
	char cmdH=((cmd>>4)&(0x07))|(((cmd>>4)&(0x08))<<1);
 576:	68 2f       	mov	r22, r24
 578:	62 95       	swap	r22
 57a:	6f 70       	andi	r22, 0x0F	; 15
 57c:	96 2f       	mov	r25, r22
 57e:	98 70       	andi	r25, 0x08	; 8
 580:	89 2f       	mov	r24, r25
 582:	90 e0       	ldi	r25, 0x00	; 0
 584:	88 0f       	add	r24, r24
 586:	99 1f       	adc	r25, r25
 588:	67 70       	andi	r22, 0x07	; 7
 58a:	68 2b       	or	r22, r24
	DIO_vportwrite(portd,cmdH);
 58c:	82 e4       	ldi	r24, 0x42	; 66
 58e:	0e 94 d5 01 	call	0x3aa	; 0x3aa <DIO_vportwrite>
	/**/
	//write_high_nibble(portd,cmd>>4);
	DIO_vpinwrite(port2,RS,0);
 592:	40 e0       	ldi	r20, 0x00	; 0
 594:	63 e0       	ldi	r22, 0x03	; 3
 596:	81 e4       	ldi	r24, 0x41	; 65
 598:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_vpinwrite>
	LCD_enable();
 59c:	0e 94 77 02 	call	0x4ee	; 0x4ee <LCD_enable>
	char cmdL=(cmd&(0x07))|(((cmd)&(0x08))<<1);
 5a0:	2c 2f       	mov	r18, r28
 5a2:	28 70       	andi	r18, 0x08	; 8
 5a4:	30 e0       	ldi	r19, 0x00	; 0
 5a6:	22 0f       	add	r18, r18
 5a8:	33 1f       	adc	r19, r19
 5aa:	6c 2f       	mov	r22, r28
 5ac:	67 70       	andi	r22, 0x07	; 7
 5ae:	62 2b       	or	r22, r18
	DIO_vportwrite(portd,cmdL);
 5b0:	82 e4       	ldi	r24, 0x42	; 66
 5b2:	0e 94 d5 01 	call	0x3aa	; 0x3aa <DIO_vportwrite>
	/**/
	//write_high_nibble(portd,cmd);
	DIO_vpinwrite(port2,RS,0);
 5b6:	40 e0       	ldi	r20, 0x00	; 0
 5b8:	63 e0       	ldi	r22, 0x03	; 3
 5ba:	81 e4       	ldi	r24, 0x41	; 65
 5bc:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_vpinwrite>
	LCD_enable();
 5c0:	0e 94 77 02 	call	0x4ee	; 0x4ee <LCD_enable>
	#endif
}
 5c4:	cf 91       	pop	r28
 5c6:	08 95       	ret

000005c8 <LCD_vinit>:
	LCD_vsend_command(RETURN_HOME)
	_delay_ms(10);//wait for the cmd register to flush	
	LCD_vsend_command(eight_mode);
	
	#elif defined FOUR_MODE
	DIO_vsetbitdir(portd,0,1);
 5c8:	41 e0       	ldi	r20, 0x01	; 1
 5ca:	60 e0       	ldi	r22, 0x00	; 0
 5cc:	82 e4       	ldi	r24, 0x42	; 66
 5ce:	0e 94 f5 00 	call	0x1ea	; 0x1ea <DIO_vsetbitdir>
	DIO_vsetbitdir(portd,1,1);
 5d2:	41 e0       	ldi	r20, 0x01	; 1
 5d4:	61 e0       	ldi	r22, 0x01	; 1
 5d6:	82 e4       	ldi	r24, 0x42	; 66
 5d8:	0e 94 f5 00 	call	0x1ea	; 0x1ea <DIO_vsetbitdir>
	DIO_vsetbitdir(portd,2,1);
 5dc:	41 e0       	ldi	r20, 0x01	; 1
 5de:	62 e0       	ldi	r22, 0x02	; 2
 5e0:	82 e4       	ldi	r24, 0x42	; 66
 5e2:	0e 94 f5 00 	call	0x1ea	; 0x1ea <DIO_vsetbitdir>
	DIO_vsetbitdir(portd,4,1);
 5e6:	41 e0       	ldi	r20, 0x01	; 1
 5e8:	64 e0       	ldi	r22, 0x04	; 4
 5ea:	82 e4       	ldi	r24, 0x42	; 66
 5ec:	0e 94 f5 00 	call	0x1ea	; 0x1ea <DIO_vsetbitdir>
	DIO_vsetbitdir(port2,E,1);
 5f0:	41 e0       	ldi	r20, 0x01	; 1
 5f2:	62 e0       	ldi	r22, 0x02	; 2
 5f4:	81 e4       	ldi	r24, 0x41	; 65
 5f6:	0e 94 f5 00 	call	0x1ea	; 0x1ea <DIO_vsetbitdir>
	DIO_vsetbitdir(port2,RS,1);
 5fa:	41 e0       	ldi	r20, 0x01	; 1
 5fc:	63 e0       	ldi	r22, 0x03	; 3
 5fe:	81 e4       	ldi	r24, 0x41	; 65
 600:	0e 94 f5 00 	call	0x1ea	; 0x1ea <DIO_vsetbitdir>
	/*DIO_vsetbitdir(port2,RW,1);
	DIO_vpinwrite(port2,RW,0);//write=0*/
	
	LCD_vsend_command(RETURN_HOME);//must be called before four mode cmd
 604:	82 e0       	ldi	r24, 0x02	; 2
 606:	0e 94 b9 02 	call	0x572	; 0x572 <LCD_vsend_command>
 60a:	8f e1       	ldi	r24, 0x1F	; 31
 60c:	9e e4       	ldi	r25, 0x4E	; 78
 60e:	01 97       	sbiw	r24, 0x01	; 1
 610:	f1 f7       	brne	.-4      	; 0x60e <LCD_vinit+0x46>
 612:	00 c0       	rjmp	.+0      	; 0x614 <LCD_vinit+0x4c>
 614:	00 00       	nop
	_delay_ms(10);//wait for the cmd register to flush
	LCD_vsend_command(four_mode);
 616:	88 e2       	ldi	r24, 0x28	; 40
 618:	0e 94 b9 02 	call	0x572	; 0x572 <LCD_vsend_command>
 61c:	8f ec       	ldi	r24, 0xCF	; 207
 61e:	97 e0       	ldi	r25, 0x07	; 7
 620:	01 97       	sbiw	r24, 0x01	; 1
 622:	f1 f7       	brne	.-4      	; 0x620 <LCD_vinit+0x58>
 624:	00 c0       	rjmp	.+0      	; 0x626 <LCD_vinit+0x5e>
 626:	00 00       	nop
	#endif
	_delay_ms(1);
	LCD_vsend_command(DISPLAY_ON_CURSOR_ON);
 628:	8e e0       	ldi	r24, 0x0E	; 14
 62a:	0e 94 b9 02 	call	0x572	; 0x572 <LCD_vsend_command>
 62e:	8f ec       	ldi	r24, 0xCF	; 207
 630:	97 e0       	ldi	r25, 0x07	; 7
 632:	01 97       	sbiw	r24, 0x01	; 1
 634:	f1 f7       	brne	.-4      	; 0x632 <LCD_vinit+0x6a>
 636:	00 c0       	rjmp	.+0      	; 0x638 <LCD_vinit+0x70>
 638:	00 00       	nop
	_delay_ms(1);
	LCD_vsend_command(ENTRY_MODE);
 63a:	86 e0       	ldi	r24, 0x06	; 6
 63c:	0e 94 b9 02 	call	0x572	; 0x572 <LCD_vsend_command>
 640:	8f ec       	ldi	r24, 0xCF	; 207
 642:	97 e0       	ldi	r25, 0x07	; 7
 644:	01 97       	sbiw	r24, 0x01	; 1
 646:	f1 f7       	brne	.-4      	; 0x644 <LCD_vinit+0x7c>
 648:	00 c0       	rjmp	.+0      	; 0x64a <LCD_vinit+0x82>
 64a:	00 00       	nop
	_delay_ms(1);
	LCD_vsend_command(CLEAR);
 64c:	81 e0       	ldi	r24, 0x01	; 1
 64e:	0e 94 b9 02 	call	0x572	; 0x572 <LCD_vsend_command>
 652:	08 95       	ret

00000654 <LCD_vsend_string>:
	DIO_vpinwrite(port2,RS,0);
	LCD_enable();
	#endif
}
void LCD_vsend_string(char* data)
{
 654:	cf 93       	push	r28
 656:	df 93       	push	r29
 658:	ec 01       	movw	r28, r24
	while((*data)!='\0')
 65a:	03 c0       	rjmp	.+6      	; 0x662 <LCD_vsend_string+0xe>
	{
		LCD_vsend_char(*data);
 65c:	0e 94 8e 02 	call	0x51c	; 0x51c <LCD_vsend_char>
		data++;
 660:	21 96       	adiw	r28, 0x01	; 1
	LCD_enable();
	#endif
}
void LCD_vsend_string(char* data)
{
	while((*data)!='\0')
 662:	88 81       	ld	r24, Y
 664:	81 11       	cpse	r24, r1
 666:	fa cf       	rjmp	.-12     	; 0x65c <LCD_vsend_string+0x8>
	{
		LCD_vsend_char(*data);
		data++;
	}
} 
 668:	df 91       	pop	r29
 66a:	cf 91       	pop	r28
 66c:	08 95       	ret

0000066e <LCD_vclearscreen>:
void LCD_vclearscreen()
{
	LCD_vsend_command(CLEAR);
 66e:	81 e0       	ldi	r24, 0x01	; 1
 670:	0e 94 b9 02 	call	0x572	; 0x572 <LCD_vsend_command>
 674:	8f e1       	ldi	r24, 0x1F	; 31
 676:	9e e4       	ldi	r25, 0x4E	; 78
 678:	01 97       	sbiw	r24, 0x01	; 1
 67a:	f1 f7       	brne	.-4      	; 0x678 <LCD_vclearscreen+0xa>
 67c:	00 c0       	rjmp	.+0      	; 0x67e <LCD_vclearscreen+0x10>
 67e:	00 00       	nop
 680:	08 95       	ret

00000682 <LCD_vmove_cursor>:
	_delay_ms(10);
}
void LCD_vmove_cursor(char row,char col)
{	if((col<1)||(col>16)||(row<1)||(row>2))//limit your cursor within your LCD
 682:	61 50       	subi	r22, 0x01	; 1
 684:	60 31       	cpi	r22, 0x10	; 16
 686:	20 f4       	brcc	.+8      	; 0x690 <LCD_vmove_cursor+0xe>
 688:	88 23       	and	r24, r24
 68a:	11 f0       	breq	.+4      	; 0x690 <LCD_vmove_cursor+0xe>
 68c:	83 30       	cpi	r24, 0x03	; 3
 68e:	20 f0       	brcs	.+8      	; 0x698 <LCD_vmove_cursor+0x16>
		LCD_vsend_command(0x80);
 690:	80 e8       	ldi	r24, 0x80	; 128
 692:	0e 94 b9 02 	call	0x572	; 0x572 <LCD_vsend_command>
 696:	0e c0       	rjmp	.+28     	; 0x6b4 <LCD_vmove_cursor+0x32>
	else{
			switch (row)
 698:	81 30       	cpi	r24, 0x01	; 1
 69a:	19 f0       	breq	.+6      	; 0x6a2 <LCD_vmove_cursor+0x20>
 69c:	82 30       	cpi	r24, 0x02	; 2
 69e:	31 f0       	breq	.+12     	; 0x6ac <LCD_vmove_cursor+0x2a>
 6a0:	09 c0       	rjmp	.+18     	; 0x6b4 <LCD_vmove_cursor+0x32>
			{	case 1:
						LCD_vsend_command(0x80|(col-1));
 6a2:	86 2f       	mov	r24, r22
 6a4:	80 68       	ori	r24, 0x80	; 128
 6a6:	0e 94 b9 02 	call	0x572	; 0x572 <LCD_vsend_command>
						break;
 6aa:	04 c0       	rjmp	.+8      	; 0x6b4 <LCD_vmove_cursor+0x32>
				case 2:
						LCD_vsend_command(0xC0|(col-1));
 6ac:	86 2f       	mov	r24, r22
 6ae:	80 6c       	ori	r24, 0xC0	; 192
 6b0:	0e 94 b9 02 	call	0x572	; 0x572 <LCD_vsend_command>
 6b4:	8f e1       	ldi	r24, 0x1F	; 31
 6b6:	9e e4       	ldi	r25, 0x4E	; 78
 6b8:	01 97       	sbiw	r24, 0x01	; 1
 6ba:	f1 f7       	brne	.-4      	; 0x6b8 <LCD_vmove_cursor+0x36>
 6bc:	00 c0       	rjmp	.+0      	; 0x6be <LCD_vmove_cursor+0x3c>
 6be:	00 00       	nop
 6c0:	08 95       	ret

000006c2 <LCD_integerToString>:
			}
		}
	_delay_ms(10);
}
void LCD_integerToString(unsigned long int num)
{
 6c2:	cf 92       	push	r12
 6c4:	df 92       	push	r13
 6c6:	ef 92       	push	r14
 6c8:	ff 92       	push	r15
 6ca:	0f 93       	push	r16
 6cc:	1f 93       	push	r17
 6ce:	cf 93       	push	r28
 6d0:	df 93       	push	r29
 6d2:	cd b7       	in	r28, 0x3d	; 61
 6d4:	de b7       	in	r29, 0x3e	; 62
 6d6:	60 97       	sbiw	r28, 0x10	; 16
 6d8:	0f b6       	in	r0, 0x3f	; 63
 6da:	f8 94       	cli
 6dc:	de bf       	out	0x3e, r29	; 62
 6de:	0f be       	out	0x3f, r0	; 63
 6e0:	cd bf       	out	0x3d, r28	; 61
 6e2:	6b 01       	movw	r12, r22
 6e4:	7c 01       	movw	r14, r24
	
	signed char str[16];
	unsigned char i, rem, len=0;
	unsigned long int n = num;
	if(n ==0)
 6e6:	61 15       	cp	r22, r1
 6e8:	71 05       	cpc	r23, r1
 6ea:	81 05       	cpc	r24, r1
 6ec:	91 05       	cpc	r25, r1
 6ee:	99 f0       	breq	.+38     	; 0x716 <LCD_integerToString+0x54>
 6f0:	9b 01       	movw	r18, r22
 6f2:	ac 01       	movw	r20, r24
 6f4:	00 e0       	ldi	r16, 0x00	; 0
 6f6:	09 c0       	rjmp	.+18     	; 0x70a <LCD_integerToString+0x48>
	}
	else
	{
		while(n != 0)
		{
			len++;
 6f8:	0f 5f       	subi	r16, 0xFF	; 255
			n /= 10;
 6fa:	ca 01       	movw	r24, r20
 6fc:	b9 01       	movw	r22, r18
 6fe:	2a e0       	ldi	r18, 0x0A	; 10
 700:	30 e0       	ldi	r19, 0x00	; 0
 702:	40 e0       	ldi	r20, 0x00	; 0
 704:	50 e0       	ldi	r21, 0x00	; 0
 706:	0e 94 57 04 	call	0x8ae	; 0x8ae <__udivmodsi4>
	{
		len = 1;
	}
	else
	{
		while(n != 0)
 70a:	21 15       	cp	r18, r1
 70c:	31 05       	cpc	r19, r1
 70e:	41 05       	cpc	r20, r1
 710:	51 05       	cpc	r21, r1
 712:	91 f7       	brne	.-28     	; 0x6f8 <LCD_integerToString+0x36>
 714:	01 c0       	rjmp	.+2      	; 0x718 <LCD_integerToString+0x56>
	signed char str[16];
	unsigned char i, rem, len=0;
	unsigned long int n = num;
	if(n ==0)
	{
		len = 1;
 716:	01 e0       	ldi	r16, 0x01	; 1
		{
			len++;
			n /= 10;
		}
	}
	for(i=0 ; i<len ; i++)
 718:	10 e0       	ldi	r17, 0x00	; 0
 71a:	1a c0       	rjmp	.+52     	; 0x750 <LCD_integerToString+0x8e>
	{
		rem = num % 10;
		num = num /10;
 71c:	c7 01       	movw	r24, r14
 71e:	b6 01       	movw	r22, r12
 720:	2a e0       	ldi	r18, 0x0A	; 10
 722:	30 e0       	ldi	r19, 0x00	; 0
 724:	40 e0       	ldi	r20, 0x00	; 0
 726:	50 e0       	ldi	r21, 0x00	; 0
 728:	0e 94 57 04 	call	0x8ae	; 0x8ae <__udivmodsi4>
 72c:	69 01       	movw	r12, r18
 72e:	7a 01       	movw	r14, r20
		str[len - (i + 1)] = rem + '0';
 730:	81 2f       	mov	r24, r17
 732:	90 e0       	ldi	r25, 0x00	; 0
 734:	01 96       	adiw	r24, 0x01	; 1
 736:	e0 2f       	mov	r30, r16
 738:	f0 e0       	ldi	r31, 0x00	; 0
 73a:	e8 1b       	sub	r30, r24
 73c:	f9 0b       	sbc	r31, r25
 73e:	81 e0       	ldi	r24, 0x01	; 1
 740:	90 e0       	ldi	r25, 0x00	; 0
 742:	8c 0f       	add	r24, r28
 744:	9d 1f       	adc	r25, r29
 746:	e8 0f       	add	r30, r24
 748:	f9 1f       	adc	r31, r25
 74a:	60 5d       	subi	r22, 0xD0	; 208
 74c:	60 83       	st	Z, r22
		{
			len++;
			n /= 10;
		}
	}
	for(i=0 ; i<len ; i++)
 74e:	1f 5f       	subi	r17, 0xFF	; 255
 750:	10 17       	cp	r17, r16
 752:	20 f3       	brcs	.-56     	; 0x71c <LCD_integerToString+0x5a>
	{
		rem = num % 10;
		num = num /10;
		str[len - (i + 1)] = rem + '0';
	}
	str[len] = '\0';
 754:	e1 e0       	ldi	r30, 0x01	; 1
 756:	f0 e0       	ldi	r31, 0x00	; 0
 758:	ec 0f       	add	r30, r28
 75a:	fd 1f       	adc	r31, r29
 75c:	e0 0f       	add	r30, r16
 75e:	f1 1d       	adc	r31, r1
 760:	10 82       	st	Z, r1
	LCD_vsend_string(str);
 762:	ce 01       	movw	r24, r28
 764:	01 96       	adiw	r24, 0x01	; 1
 766:	0e 94 2a 03 	call	0x654	; 0x654 <LCD_vsend_string>
	
 76a:	60 96       	adiw	r28, 0x10	; 16
 76c:	0f b6       	in	r0, 0x3f	; 63
 76e:	f8 94       	cli
 770:	de bf       	out	0x3e, r29	; 62
 772:	0f be       	out	0x3f, r0	; 63
 774:	cd bf       	out	0x3d, r28	; 61
 776:	df 91       	pop	r29
 778:	cf 91       	pop	r28
 77a:	1f 91       	pop	r17
 77c:	0f 91       	pop	r16
 77e:	ff 90       	pop	r15
 780:	ef 90       	pop	r14
 782:	df 90       	pop	r13
 784:	cf 90       	pop	r12
 786:	08 95       	ret

00000788 <main>:
#include "Ultrasonic_Interface.h"
#include "LCD.h"
#define F_CPU	16000000
#include <util/delay.h>
int main(void)
{	LCD_vinit();
 788:	cf 93       	push	r28
 78a:	df 93       	push	r29
 78c:	00 d0       	rcall	.+0      	; 0x78e <main+0x6>
 78e:	cd b7       	in	r28, 0x3d	; 61
 790:	de b7       	in	r29, 0x3e	; 62
 792:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <LCD_vinit>
	unsigned short distance=0;
 796:	1a 82       	std	Y+2, r1	; 0x02
 798:	19 82       	std	Y+1, r1	; 0x01
    HAL_ULTRASONIC_EINIT();
 79a:	0e 94 03 04 	call	0x806	; 0x806 <HAL_ULTRASONIC_EINIT>
    while (1) 
    {
		HAL_ULTRASONIC_EdistanceESTIMATION(&distance);
 79e:	ce 01       	movw	r24, r28
 7a0:	01 96       	adiw	r24, 0x01	; 1
 7a2:	0e 94 24 04 	call	0x848	; 0x848 <HAL_ULTRASONIC_EdistanceESTIMATION>
		LCD_vclearscreen();
 7a6:	0e 94 37 03 	call	0x66e	; 0x66e <LCD_vclearscreen>
		LCD_vsend_string("distance=");
 7aa:	80 e6       	ldi	r24, 0x60	; 96
 7ac:	90 e0       	ldi	r25, 0x00	; 0
 7ae:	0e 94 2a 03 	call	0x654	; 0x654 <LCD_vsend_string>
		LCD_integerToString(distance);
 7b2:	69 81       	ldd	r22, Y+1	; 0x01
 7b4:	7a 81       	ldd	r23, Y+2	; 0x02
 7b6:	80 e0       	ldi	r24, 0x00	; 0
 7b8:	90 e0       	ldi	r25, 0x00	; 0
 7ba:	0e 94 61 03 	call	0x6c2	; 0x6c2 <LCD_integerToString>
		LCD_vsend_string("CM");
 7be:	8a e6       	ldi	r24, 0x6A	; 106
 7c0:	90 e0       	ldi	r25, 0x00	; 0
 7c2:	0e 94 2a 03 	call	0x654	; 0x654 <LCD_vsend_string>
 7c6:	2f ef       	ldi	r18, 0xFF	; 255
 7c8:	83 ed       	ldi	r24, 0xD3	; 211
 7ca:	90 e3       	ldi	r25, 0x30	; 48
 7cc:	21 50       	subi	r18, 0x01	; 1
 7ce:	80 40       	sbci	r24, 0x00	; 0
 7d0:	90 40       	sbci	r25, 0x00	; 0
 7d2:	e1 f7       	brne	.-8      	; 0x7cc <main+0x44>
 7d4:	00 c0       	rjmp	.+0      	; 0x7d6 <main+0x4e>
 7d6:	00 00       	nop
		_delay_ms(1000);
		if(distance>=80)
 7d8:	89 81       	ldd	r24, Y+1	; 0x01
 7da:	9a 81       	ldd	r25, Y+2	; 0x02
 7dc:	80 35       	cpi	r24, 0x50	; 80
 7de:	91 05       	cpc	r25, r1
 7e0:	f0 f2       	brcs	.-68     	; 0x79e <main+0x16>
		{
			LCD_vmove_cursor(2,1);
 7e2:	61 e0       	ldi	r22, 0x01	; 1
 7e4:	82 e0       	ldi	r24, 0x02	; 2
 7e6:	0e 94 41 03 	call	0x682	; 0x682 <LCD_vmove_cursor>
			LCD_vsend_string("OUT OF RANGE");
 7ea:	8d e6       	ldi	r24, 0x6D	; 109
 7ec:	90 e0       	ldi	r25, 0x00	; 0
 7ee:	0e 94 2a 03 	call	0x654	; 0x654 <LCD_vsend_string>
 7f2:	2f ef       	ldi	r18, 0xFF	; 255
 7f4:	87 ea       	ldi	r24, 0xA7	; 167
 7f6:	91 e6       	ldi	r25, 0x61	; 97
 7f8:	21 50       	subi	r18, 0x01	; 1
 7fa:	80 40       	sbci	r24, 0x00	; 0
 7fc:	90 40       	sbci	r25, 0x00	; 0
 7fe:	e1 f7       	brne	.-8      	; 0x7f8 <main+0x70>
 800:	00 c0       	rjmp	.+0      	; 0x802 <__DATA_REGION_LENGTH__+0x2>
 802:	00 00       	nop
 804:	cc cf       	rjmp	.-104    	; 0x79e <main+0x16>

00000806 <HAL_ULTRASONIC_EINIT>:
#define F_CPU	16000000
#include <util/delay.h>
#include <avr/io.h>
void HAL_ULTRASONIC_EINIT(void)
{
	DIO_vsetbitdir(TRIGGER_PORT,TRIGGER_PIN,1);
 806:	41 e0       	ldi	r20, 0x01	; 1
 808:	65 e0       	ldi	r22, 0x05	; 5
 80a:	84 e4       	ldi	r24, 0x44	; 68
 80c:	0e 94 f5 00 	call	0x1ea	; 0x1ea <DIO_vsetbitdir>
	DIO_vsetbitdir(ECHO_PORT,ECHO_PIN,0);
 810:	40 e0       	ldi	r20, 0x00	; 0
 812:	66 e0       	ldi	r22, 0x06	; 6
 814:	84 e4       	ldi	r24, 0x44	; 68
 816:	0e 94 f5 00 	call	0x1ea	; 0x1ea <DIO_vsetbitdir>
	Pullup_enable(ECHO_PORT,ECHO_PIN,1);
 81a:	41 e0       	ldi	r20, 0x01	; 1
 81c:	66 e0       	ldi	r22, 0x06	; 6
 81e:	84 e4       	ldi	r24, 0x44	; 68
 820:	0e 94 e8 01 	call	0x3d0	; 0x3d0 <Pullup_enable>
 824:	08 95       	ret

00000826 <HAL_ULTRASONIC_EtrigPULSE>:
	//SET_BIT(TIMSK,TICIE1);
}

void HAL_ULTRASONIC_EtrigPULSE(void)
{
	DIO_vpinwrite(TRIGGER_PORT,TRIGGER_PIN,1);
 826:	41 e0       	ldi	r20, 0x01	; 1
 828:	65 e0       	ldi	r22, 0x05	; 5
 82a:	84 e4       	ldi	r24, 0x44	; 68
 82c:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_vpinwrite>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 830:	87 ec       	ldi	r24, 0xC7	; 199
 832:	90 e0       	ldi	r25, 0x00	; 0
 834:	01 97       	sbiw	r24, 0x01	; 1
 836:	f1 f7       	brne	.-4      	; 0x834 <HAL_ULTRASONIC_EtrigPULSE+0xe>
 838:	00 c0       	rjmp	.+0      	; 0x83a <HAL_ULTRASONIC_EtrigPULSE+0x14>
 83a:	00 00       	nop
	_delay_us(50);
	DIO_vpinwrite(TRIGGER_PORT,TRIGGER_PIN,0);
 83c:	40 e0       	ldi	r20, 0x00	; 0
 83e:	65 e0       	ldi	r22, 0x05	; 5
 840:	84 e4       	ldi	r24, 0x44	; 68
 842:	0e 94 65 01 	call	0x2ca	; 0x2ca <DIO_vpinwrite>
 846:	08 95       	ret

00000848 <HAL_ULTRASONIC_EdistanceESTIMATION>:
}

void HAL_ULTRASONIC_EdistanceESTIMATION(unsigned short* distance)
{
 848:	cf 93       	push	r28
 84a:	df 93       	push	r29
 84c:	ec 01       	movw	r28, r24
	TCCR1A=0;
 84e:	1f bc       	out	0x2f, r1	; 47
	unsigned short rise,fall,high;
	SET_BIT(TIFR,ICF1);
 850:	88 b7       	in	r24, 0x38	; 56
 852:	80 62       	ori	r24, 0x20	; 32
 854:	88 bf       	out	0x38, r24	; 56
	HAL_ULTRASONIC_EtrigPULSE();
 856:	0e 94 13 04 	call	0x826	; 0x826 <HAL_ULTRASONIC_EtrigPULSE>
	TCNT1=0X0000;
 85a:	1d bc       	out	0x2d, r1	; 45
 85c:	1c bc       	out	0x2c, r1	; 44
	TCCR1B=0b11000001;//0xc1 NOISE CANCELLER & RISING EDGE & NO PRESCALLER
 85e:	81 ec       	ldi	r24, 0xC1	; 193
 860:	8e bd       	out	0x2e, r24	; 46
	while (READ_BIT(TIFR,ICF1)!=1);
 862:	08 b6       	in	r0, 0x38	; 56
 864:	05 fe       	sbrs	r0, 5
 866:	fd cf       	rjmp	.-6      	; 0x862 <__stack+0x3>
	rise=ICR1;
 868:	46 b5       	in	r20, 0x26	; 38
 86a:	57 b5       	in	r21, 0x27	; 39
	SET_BIT(TIFR,ICF1);
 86c:	88 b7       	in	r24, 0x38	; 56
 86e:	80 62       	ori	r24, 0x20	; 32
 870:	88 bf       	out	0x38, r24	; 56
	TCCR1B=0b10000001;//0x81 NOISE CANCELLER & FALLING EDGE & NO PRESCALLER
 872:	81 e8       	ldi	r24, 0x81	; 129
 874:	8e bd       	out	0x2e, r24	; 46
	
	while (READ_BIT(TIFR,ICF1)!=1);
 876:	08 b6       	in	r0, 0x38	; 56
 878:	05 fe       	sbrs	r0, 5
 87a:	fd cf       	rjmp	.-6      	; 0x876 <__stack+0x17>
	fall=ICR1;
 87c:	26 b5       	in	r18, 0x26	; 38
 87e:	37 b5       	in	r19, 0x27	; 39
	SET_BIT(TIFR,ICF1);
 880:	88 b7       	in	r24, 0x38	; 56
 882:	80 62       	ori	r24, 0x20	; 32
 884:	88 bf       	out	0x38, r24	; 56
	TCNT1=0X0000;
 886:	1d bc       	out	0x2d, r1	; 45
 888:	1c bc       	out	0x2c, r1	; 44
	TCCR1B=0X00;
 88a:	1e bc       	out	0x2e, r1	; 46
	high=fall-rise;
 88c:	24 1b       	sub	r18, r20
 88e:	35 0b       	sbc	r19, r21
	(*distance)=(high*SPEED_OF_SOUND)/(F_CPU*2);
 890:	ac ef       	ldi	r26, 0xFC	; 252
 892:	b5 e8       	ldi	r27, 0x85	; 133
 894:	0e 94 9e 04 	call	0x93c	; 0x93c <__umulhisi3>
 898:	20 e0       	ldi	r18, 0x00	; 0
 89a:	38 e4       	ldi	r19, 0x48	; 72
 89c:	48 ee       	ldi	r20, 0xE8	; 232
 89e:	51 e0       	ldi	r21, 0x01	; 1
 8a0:	0e 94 79 04 	call	0x8f2	; 0x8f2 <__divmodsi4>
 8a4:	39 83       	std	Y+1, r19	; 0x01
 8a6:	28 83       	st	Y, r18
 8a8:	df 91       	pop	r29
 8aa:	cf 91       	pop	r28
 8ac:	08 95       	ret

000008ae <__udivmodsi4>:
 8ae:	a1 e2       	ldi	r26, 0x21	; 33
 8b0:	1a 2e       	mov	r1, r26
 8b2:	aa 1b       	sub	r26, r26
 8b4:	bb 1b       	sub	r27, r27
 8b6:	fd 01       	movw	r30, r26
 8b8:	0d c0       	rjmp	.+26     	; 0x8d4 <__udivmodsi4_ep>

000008ba <__udivmodsi4_loop>:
 8ba:	aa 1f       	adc	r26, r26
 8bc:	bb 1f       	adc	r27, r27
 8be:	ee 1f       	adc	r30, r30
 8c0:	ff 1f       	adc	r31, r31
 8c2:	a2 17       	cp	r26, r18
 8c4:	b3 07       	cpc	r27, r19
 8c6:	e4 07       	cpc	r30, r20
 8c8:	f5 07       	cpc	r31, r21
 8ca:	20 f0       	brcs	.+8      	; 0x8d4 <__udivmodsi4_ep>
 8cc:	a2 1b       	sub	r26, r18
 8ce:	b3 0b       	sbc	r27, r19
 8d0:	e4 0b       	sbc	r30, r20
 8d2:	f5 0b       	sbc	r31, r21

000008d4 <__udivmodsi4_ep>:
 8d4:	66 1f       	adc	r22, r22
 8d6:	77 1f       	adc	r23, r23
 8d8:	88 1f       	adc	r24, r24
 8da:	99 1f       	adc	r25, r25
 8dc:	1a 94       	dec	r1
 8de:	69 f7       	brne	.-38     	; 0x8ba <__udivmodsi4_loop>
 8e0:	60 95       	com	r22
 8e2:	70 95       	com	r23
 8e4:	80 95       	com	r24
 8e6:	90 95       	com	r25
 8e8:	9b 01       	movw	r18, r22
 8ea:	ac 01       	movw	r20, r24
 8ec:	bd 01       	movw	r22, r26
 8ee:	cf 01       	movw	r24, r30
 8f0:	08 95       	ret

000008f2 <__divmodsi4>:
 8f2:	05 2e       	mov	r0, r21
 8f4:	97 fb       	bst	r25, 7
 8f6:	1e f4       	brtc	.+6      	; 0x8fe <__divmodsi4+0xc>
 8f8:	00 94       	com	r0
 8fa:	0e 94 90 04 	call	0x920	; 0x920 <__negsi2>
 8fe:	57 fd       	sbrc	r21, 7
 900:	07 d0       	rcall	.+14     	; 0x910 <__divmodsi4_neg2>
 902:	0e 94 57 04 	call	0x8ae	; 0x8ae <__udivmodsi4>
 906:	07 fc       	sbrc	r0, 7
 908:	03 d0       	rcall	.+6      	; 0x910 <__divmodsi4_neg2>
 90a:	4e f4       	brtc	.+18     	; 0x91e <__divmodsi4_exit>
 90c:	0c 94 90 04 	jmp	0x920	; 0x920 <__negsi2>

00000910 <__divmodsi4_neg2>:
 910:	50 95       	com	r21
 912:	40 95       	com	r20
 914:	30 95       	com	r19
 916:	21 95       	neg	r18
 918:	3f 4f       	sbci	r19, 0xFF	; 255
 91a:	4f 4f       	sbci	r20, 0xFF	; 255
 91c:	5f 4f       	sbci	r21, 0xFF	; 255

0000091e <__divmodsi4_exit>:
 91e:	08 95       	ret

00000920 <__negsi2>:
 920:	90 95       	com	r25
 922:	80 95       	com	r24
 924:	70 95       	com	r23
 926:	61 95       	neg	r22
 928:	7f 4f       	sbci	r23, 0xFF	; 255
 92a:	8f 4f       	sbci	r24, 0xFF	; 255
 92c:	9f 4f       	sbci	r25, 0xFF	; 255
 92e:	08 95       	ret

00000930 <__tablejump2__>:
 930:	ee 0f       	add	r30, r30
 932:	ff 1f       	adc	r31, r31
 934:	05 90       	lpm	r0, Z+
 936:	f4 91       	lpm	r31, Z
 938:	e0 2d       	mov	r30, r0
 93a:	09 94       	ijmp

0000093c <__umulhisi3>:
 93c:	a2 9f       	mul	r26, r18
 93e:	b0 01       	movw	r22, r0
 940:	b3 9f       	mul	r27, r19
 942:	c0 01       	movw	r24, r0
 944:	a3 9f       	mul	r26, r19
 946:	70 0d       	add	r23, r0
 948:	81 1d       	adc	r24, r1
 94a:	11 24       	eor	r1, r1
 94c:	91 1d       	adc	r25, r1
 94e:	b2 9f       	mul	r27, r18
 950:	70 0d       	add	r23, r0
 952:	81 1d       	adc	r24, r1
 954:	11 24       	eor	r1, r1
 956:	91 1d       	adc	r25, r1
 958:	08 95       	ret

0000095a <_exit>:
 95a:	f8 94       	cli

0000095c <__stop_program>:
 95c:	ff cf       	rjmp	.-2      	; 0x95c <__stop_program>
